<Results/membwl/dimm1/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7fb5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9597.79 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6692.17 --|
|-- Mem Ch  2: Reads (MB/s):    94.70 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    40.64 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    94.70 --||-- NODE 1 Mem Read (MB/s) :  9597.79 --|
|-- NODE 0 Mem Write(MB/s) :    40.64 --||-- NODE 1 Mem Write(MB/s) :  6692.17 --|
|-- NODE 0 P. Write (T/s):      31167 --||-- NODE 1 P. Write (T/s):     168179 --|
|-- NODE 0 Memory (MB/s):      135.35 --||-- NODE 1 Memory (MB/s):    16289.96 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9692.50                --|
            |--                System Write Throughput(MB/s):       6732.81                --|
            |--               System Memory Throughput(MB/s):      16425.31                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M        14 K  3021 K  2337 K     46 M    12    1356  
 1      96 M      2448      29 M   249 M     25 M     0    1193 K
-----------------------------------------------------------------------
 *     134 M        16 K    32 M   251 M     72 M    12    1194 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.80        Core1: 157.61        
Core2: 35.32        Core3: 151.92        
Core4: 29.19        Core5: 152.46        
Core6: 31.00        Core7: 114.22        
Core8: 15.09        Core9: 116.47        
Core10: 25.60        Core11: 189.78        
Core12: 29.61        Core13: 186.58        
Core14: 30.37        Core15: 185.39        
Core16: 27.87        Core17: 32.28        
Core18: 27.34        Core19: 25.78        
Core20: 26.80        Core21: 130.73        
Core22: 26.25        Core23: 40.54        
Core24: 31.25        Core25: 128.51        
Core26: 35.20        Core27: 173.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.11
Socket1: 112.74
DDR read Latency(ns)
Socket0: 28196.47
Socket1: 253.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.86        Core1: 155.66        
Core2: 35.22        Core3: 152.43        
Core4: 27.57        Core5: 155.10        
Core6: 24.17        Core7: 112.04        
Core8: 13.62        Core9: 118.01        
Core10: 23.57        Core11: 188.83        
Core12: 28.84        Core13: 186.63        
Core14: 28.17        Core15: 185.12        
Core16: 27.39        Core17: 28.35        
Core18: 29.60        Core19: 29.26        
Core20: 26.21        Core21: 126.77        
Core22: 21.89        Core23: 38.51        
Core24: 30.24        Core25: 127.75        
Core26: 32.53        Core27: 173.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.94
Socket1: 112.22
DDR read Latency(ns)
Socket0: 29238.83
Socket1: 259.75
irq_total: 254782.422293528
cpu_total: 46.49
cpu_0: 1.26
cpu_1: 100.00
cpu_2: 0.60
cpu_3: 100.00
cpu_4: 0.40
cpu_5: 100.00
cpu_6: 2.06
cpu_7: 95.08
cpu_8: 4.19
cpu_9: 13.10
cpu_10: 0.86
cpu_11: 100.00
cpu_12: 1.66
cpu_13: 100.00
cpu_14: 1.80
cpu_15: 100.00
cpu_16: 1.73
cpu_17: 97.54
cpu_18: 1.06
cpu_19: 94.68
cpu_20: 0.86
cpu_21: 85.24
cpu_22: 0.60
cpu_23: 98.34
cpu_24: 0.60
cpu_25: 99.73
cpu_26: 0.40
cpu_27: 100.00
enp130s0f0_tx_bytes_phy: 2415755575
enp130s0f1_tx_bytes_phy: 3398278730
enp4s0f0_tx_bytes_phy: 1187588528
enp4s0f1_tx_bytes_phy: 1071859420
Total_tx_bytes_phy: 8073482253
enp130s0f0_tx_packets: 274363
enp130s0f1_tx_packets: 381954
enp4s0f0_tx_packets: 139236
enp4s0f1_tx_packets: 129324
Total_tx_packets: 924877
enp130s0f0_tx_bytes: 2414334046
enp130s0f1_tx_bytes: 3396480660
enp4s0f0_tx_bytes: 1186476622
enp4s0f1_tx_bytes: 1070094518
Total_tx_bytes: 8067385846
enp130s0f0_rx_packets_phy: 134632
enp130s0f1_rx_packets_phy: 123113
enp4s0f0_rx_packets_phy: 139764
enp4s0f1_rx_packets_phy: 224974
Total_rx_packets_phy: 622483
enp130s0f0_tx_packets_phy: 278642
enp130s0f1_tx_packets_phy: 386046
enp4s0f0_tx_packets_phy: 146697
enp4s0f1_tx_packets_phy: 148579
Total_tx_packets_phy: 959964
enp130s0f0_rx_bytes: 905213630
enp130s0f1_rx_bytes: 768652184
enp4s0f0_rx_bytes: 1073719537
enp4s0f1_rx_bytes: 1799029417
Total_rx_bytes: 4546614768
enp130s0f0_rx_bytes_phy: 911388520
enp130s0f1_rx_bytes_phy: 773890754
enp4s0f0_rx_bytes_phy: 1080633140
enp4s0f1_rx_bytes_phy: 1810930557
Total_rx_bytes_phy: 4576842971
enp130s0f0_rx_packets: 134627
enp130s0f1_rx_packets: 123115
enp4s0f0_rx_packets: 139778
enp4s0f1_rx_packets: 224964
Total_rx_packets: 622484


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.85        Core1: 154.09        
Core2: 38.24        Core3: 152.01        
Core4: 34.87        Core5: 150.45        
Core6: 36.76        Core7: 114.36        
Core8: 16.57        Core9: 117.19        
Core10: 20.51        Core11: 189.62        
Core12: 29.44        Core13: 186.61        
Core14: 27.68        Core15: 186.03        
Core16: 29.46        Core17: 34.10        
Core18: 30.92        Core19: 25.37        
Core20: 32.39        Core21: 132.67        
Core22: 31.57        Core23: 37.94        
Core24: 24.94        Core25: 126.20        
Core26: 34.06        Core27: 173.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.33
Socket1: 112.38
DDR read Latency(ns)
Socket0: 29095.80
Socket1: 259.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.39        Core1: 156.92        
Core2: 30.09        Core3: 150.88        
Core4: 34.97        Core5: 153.97        
Core6: 32.41        Core7: 107.23        
Core8: 29.66        Core9: 117.21        
Core10: 26.26        Core11: 189.13        
Core12: 28.54        Core13: 186.35        
Core14: 30.54        Core15: 184.96        
Core16: 28.40        Core17: 31.53        
Core18: 31.87        Core19: 27.93        
Core20: 30.04        Core21: 130.85        
Core22: 14.27        Core23: 37.17        
Core24: 35.30        Core25: 126.90        
Core26: 26.34        Core27: 173.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.72
Socket1: 112.21
DDR read Latency(ns)
Socket0: 29346.50
Socket1: 260.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.84        Core1: 155.68        
Core2: 34.54        Core3: 152.65        
Core4: 30.62        Core5: 151.09        
Core6: 31.81        Core7: 110.73        
Core8: 30.36        Core9: 117.27        
Core10: 13.76        Core11: 190.39        
Core12: 29.73        Core13: 186.65        
Core14: 28.02        Core15: 186.44        
Core16: 30.21        Core17: 34.70        
Core18: 26.30        Core19: 23.77        
Core20: 31.20        Core21: 129.44        
Core22: 18.14        Core23: 36.79        
Core24: 25.49        Core25: 128.49        
Core26: 26.73        Core27: 173.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 111.03
DDR read Latency(ns)
Socket0: 30211.78
Socket1: 260.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.96        Core1: 155.48        
Core2: 34.94        Core3: 153.46        
Core4: 29.92        Core5: 152.53        
Core6: 28.40        Core7: 111.86        
Core8: 13.76        Core9: 116.50        
Core10: 19.33        Core11: 190.47        
Core12: 29.50        Core13: 187.59        
Core14: 27.73        Core15: 186.22        
Core16: 27.59        Core17: 30.89        
Core18: 27.72        Core19: 22.50        
Core20: 27.00        Core21: 131.02        
Core22: 29.64        Core23: 43.11        
Core24: 28.65        Core25: 126.64        
Core26: 34.29        Core27: 173.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 110.84
DDR read Latency(ns)
Socket0: 29577.05
Socket1: 258.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1200
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6017 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14456052750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14456072866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7228041268; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7228041268; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7228193091; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7228193091; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6023420043; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4255971; Consumed Joules: 259.76; Watts: 43.17; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 699280; Consumed DRAM Joules: 10.70; DRAM Watts: 1.78
S1P0; QPIClocks: 14456088322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14456093466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7228147719; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7228147719; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7228061081; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7228061081; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6020079035; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7522252; Consumed Joules: 459.12; Watts: 76.30; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1728511; Consumed DRAM Joules: 26.45; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60     126 K    902 K    0.86    0.09    0.00    0.02     3360        4        2     70
   1    1     0.09   0.07   1.20    1.20      37 M     47 M    0.20    0.28    0.04    0.05     2240     4361       40     55
   2    0     0.00   0.38   0.01    0.60      41 K    366 K    0.89    0.14    0.00    0.02      224        1        0     68
   3    1     0.10   0.08   1.20    1.20      33 M     43 M    0.22    0.32    0.03    0.04     3024     3621       43     54
   4    0     0.01   0.41   0.02    0.60     168 K   1689 K    0.90    0.08    0.00    0.03      896        1        2     70
   5    1     0.07   0.06   1.20    1.20      39 M     48 M    0.20    0.29    0.06    0.07     2184     3779       11     55
   6    0     0.01   0.43   0.01    0.60     132 K   1343 K    0.90    0.08    0.00    0.02      504        4        1     69
   7    1     0.09   0.08   1.13    1.20      28 M     39 M    0.29    0.36    0.03    0.04     2632     3126      266     54
   8    0     0.03   1.31   0.02    0.91     106 K    874 K    0.88    0.38    0.00    0.00     5880       12        1     68
   9    1     0.04   0.32   0.13    0.60    1368 K   2287 K    0.40    0.23    0.00    0.01      168      113        5     56
  10    0     0.03   1.43   0.02    0.89      49 K    516 K    0.90    0.51    0.00    0.00     5208       11        1     68
  11    1     0.03   0.02   1.20    1.20      47 M     54 M    0.14    0.18    0.16    0.19     1792     6374        5     54
  12    0     0.05   1.42   0.03    1.00      52 K    709 K    0.93    0.55    0.00    0.00     5880        7        2     69
  13    1     0.03   0.03   1.20    1.20      46 M     54 M    0.15    0.19    0.14    0.17     1736     3819        0     53
  14    0     0.00   0.62   0.01    0.60      25 K    247 K    0.90    0.33    0.00    0.01      336        1        0     69
  15    1     0.04   0.03   1.20    1.20      45 M     52 M    0.15    0.21    0.12    0.14     1400     3695       19     53
  16    0     0.01   1.51   0.01    0.72      36 K    276 K    0.87    0.32    0.00    0.00     1904        7        1     70
  17    1     0.15   0.13   1.18    1.20      17 M     36 M    0.53    0.58    0.01    0.02     4760     3733       57     54
  18    0     0.00   0.60   0.01    0.60      32 K    327 K    0.90    0.30    0.00    0.01      672        3        1     70
  19    1     0.14   0.12   1.15    1.20      16 M     40 M    0.60    0.60    0.01    0.03     3920     3684       14     55
  20    0     0.00   0.62   0.01    0.60      25 K    235 K    0.89    0.33    0.00    0.01      448        1        1     70
  21    1     0.07   0.07   1.03    1.20      27 M     36 M    0.26    0.30    0.04    0.05     1568     3818       20     55
  22    0     0.00   0.54   0.00    0.60      20 K    209 K    0.90    0.30    0.00    0.01      168        3        0     70
  23    1     0.13   0.11   1.19    1.20      19 M     41 M    0.52    0.54    0.02    0.03     4368     3283       17     55
  24    0     0.00   0.44   0.01    0.70      41 K    364 K    0.88    0.12    0.00    0.01     1568       13        0     71
  25    1     0.14   0.12   1.20    1.20      29 M     40 M    0.28    0.37    0.02    0.03     1960     3348       12     54
  26    0     0.00   0.38   0.01    0.60      69 K    716 K    0.90    0.08    0.00    0.02      224       24        1     70
  27    1     0.07   0.06   1.20    1.20      40 M     48 M    0.17    0.28    0.06    0.07     2296     3447        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.94   0.01    0.73     929 K   8779 K    0.89    0.26    0.00    0.01    27272       92       12     61
 SKT    1     0.08   0.08   1.10    1.19     428 M    587 M    0.27    0.36    0.04    0.05    34048    50201      516     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.18     429 M    595 M    0.28    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.07 %

 C1 core residency: 6.60 %; C3 core residency: 0.36 %; C6 core residency: 45.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.19 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1       12 G     12 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.47     0.21     219.01       8.99         237.41
 SKT   1    48.59    33.78     387.79      22.23         553.02
---------------------------------------------------------------------------------------------------------------
       *    49.06    33.98     606.80      31.22         552.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9727.66 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6569.39 --|
|-- Mem Ch  2: Reads (MB/s):   103.39 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    45.30 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   103.39 --||-- NODE 1 Mem Read (MB/s) :  9727.66 --|
|-- NODE 0 Mem Write(MB/s) :    45.30 --||-- NODE 1 Mem Write(MB/s) :  6569.39 --|
|-- NODE 0 P. Write (T/s):      31183 --||-- NODE 1 P. Write (T/s):     171868 --|
|-- NODE 0 Memory (MB/s):      148.69 --||-- NODE 1 Memory (MB/s):    16297.05 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9831.05                --|
            |--                System Write Throughput(MB/s):       6614.69                --|
            |--               System Memory Throughput(MB/s):      16445.74                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 90b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      33 M        11 K  5100 K  2475 K     42 M     0    1188  
 1      97 M      2940      27 M   244 M     27 M     0    1216 K
-----------------------------------------------------------------------
 *     131 M        14 K    32 M   247 M     70 M     0    1218 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.11        Core1: 135.35        
Core2: 19.56        Core3: 158.96        
Core4: 24.43        Core5: 154.06        
Core6: 24.04        Core7: 114.10        
Core8: 34.03        Core9: 91.90        
Core10: 22.84        Core11: 169.67        
Core12: 37.87        Core13: 186.76        
Core14: 29.69        Core15: 184.90        
Core16: 26.34        Core17: 23.81        
Core18: 14.07        Core19: 18.41        
Core20: 30.30        Core21: 135.22        
Core22: 30.20        Core23: 125.40        
Core24: 27.53        Core25: 130.86        
Core26: 30.16        Core27: 172.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.89
Socket1: 114.04
DDR read Latency(ns)
Socket0: 25516.44
Socket1: 253.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.04        Core1: 137.58        
Core2: 31.34        Core3: 158.44        
Core4: 27.06        Core5: 156.29        
Core6: 26.48        Core7: 120.87        
Core8: 24.74        Core9: 90.44        
Core10: 13.50        Core11: 173.72        
Core12: 31.41        Core13: 186.26        
Core14: 29.23        Core15: 185.42        
Core16: 23.64        Core17: 20.37        
Core18: 26.62        Core19: 18.22        
Core20: 23.27        Core21: 132.81        
Core22: 31.36        Core23: 123.38        
Core24: 28.86        Core25: 126.88        
Core26: 19.74        Core27: 171.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.55
Socket1: 112.45
DDR read Latency(ns)
Socket0: 26482.86
Socket1: 256.88
irq_total: 256683.718229938
cpu_total: 46.39
cpu_0: 1.53
cpu_1: 100.00
cpu_2: 1.20
cpu_3: 100.00
cpu_4: 0.47
cpu_5: 100.00
cpu_6: 3.19
cpu_7: 93.28
cpu_8: 1.53
cpu_9: 17.23
cpu_10: 2.00
cpu_11: 100.00
cpu_12: 0.80
cpu_13: 100.00
cpu_14: 1.06
cpu_15: 100.00
cpu_16: 1.26
cpu_17: 95.14
cpu_18: 1.06
cpu_19: 96.87
cpu_20: 1.06
cpu_21: 96.67
cpu_22: 0.73
cpu_23: 100.00
cpu_24: 0.67
cpu_25: 82.50
cpu_26: 0.53
cpu_27: 100.00
enp130s0f0_tx_packets: 353943
enp130s0f1_tx_packets: 320876
enp4s0f0_tx_packets: 135726
enp4s0f1_tx_packets: 133433
Total_tx_packets: 943978
enp130s0f0_rx_packets: 134107
enp130s0f1_rx_packets: 137343
enp4s0f0_rx_packets: 141267
enp4s0f1_rx_packets: 187795
Total_rx_packets: 600512
enp130s0f0_tx_bytes: 3137934536
enp130s0f1_tx_bytes: 2838869749
enp4s0f0_tx_bytes: 1152639026
enp4s0f1_tx_bytes: 1097972208
Total_tx_bytes: 8227415519
enp130s0f0_tx_packets_phy: 357951
enp130s0f1_tx_packets_phy: 325532
enp4s0f0_tx_packets_phy: 143051
enp4s0f1_tx_packets_phy: 146256
Total_tx_packets_phy: 972790
enp130s0f0_tx_bytes_phy: 3139440980
enp130s0f1_tx_bytes_phy: 2840427656
enp4s0f0_tx_bytes_phy: 1153639003
enp4s0f1_tx_bytes_phy: 1099390319
Total_tx_bytes_phy: 8232897958
enp130s0f0_rx_packets_phy: 134103
enp130s0f1_rx_packets_phy: 137360
enp4s0f0_rx_packets_phy: 141258
enp4s0f1_rx_packets_phy: 187798
Total_rx_packets_phy: 600519
enp130s0f0_rx_bytes: 848157545
enp130s0f1_rx_bytes: 854051026
enp4s0f0_rx_bytes: 1088855020
enp4s0f1_rx_bytes: 1460776040
Total_rx_bytes: 4251839631
enp130s0f0_rx_bytes_phy: 853959686
enp130s0f1_rx_bytes_phy: 860080765
enp4s0f0_rx_bytes_phy: 1095943155
enp4s0f1_rx_bytes_phy: 1470369291
Total_rx_bytes_phy: 4280352897


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.87        Core1: 136.15        
Core2: 31.51        Core3: 159.98        
Core4: 29.71        Core5: 155.88        
Core6: 18.18        Core7: 120.73        
Core8: 14.47        Core9: 98.74        
Core10: 17.85        Core11: 171.78        
Core12: 23.35        Core13: 187.92        
Core14: 23.99        Core15: 186.07        
Core16: 24.87        Core17: 19.19        
Core18: 23.23        Core19: 17.33        
Core20: 24.08        Core21: 135.19        
Core22: 29.35        Core23: 122.02        
Core24: 29.31        Core25: 129.25        
Core26: 29.89        Core27: 170.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 111.59
DDR read Latency(ns)
Socket0: 25824.98
Socket1: 257.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.23        Core1: 134.94        
Core2: 32.88        Core3: 159.40        
Core4: 31.41        Core5: 150.55        
Core6: 28.61        Core7: 118.60        
Core8: 14.08        Core9: 98.15        
Core10: 21.15        Core11: 173.56        
Core12: 22.84        Core13: 186.94        
Core14: 22.63        Core15: 185.29        
Core16: 26.23        Core17: 19.96        
Core18: 27.12        Core19: 16.81        
Core20: 24.95        Core21: 133.17        
Core22: 29.98        Core23: 122.73        
Core24: 29.61        Core25: 128.03        
Core26: 30.21        Core27: 169.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.19
Socket1: 110.33
DDR read Latency(ns)
Socket0: 27015.18
Socket1: 257.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.04        Core1: 137.02        
Core2: 34.28        Core3: 156.09        
Core4: 33.04        Core5: 154.07        
Core6: 32.49        Core7: 109.27        
Core8: 15.60        Core9: 98.38        
Core10: 25.79        Core11: 171.34        
Core12: 25.30        Core13: 185.21        
Core14: 23.79        Core15: 183.02        
Core16: 24.92        Core17: 21.54        
Core18: 34.70        Core19: 18.80        
Core20: 33.00        Core21: 132.55        
Core22: 35.92        Core23: 124.43        
Core24: 29.42        Core25: 127.77        
Core26: 30.12        Core27: 169.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.19
Socket1: 111.88
DDR read Latency(ns)
Socket0: 26645.30
Socket1: 257.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.96        Core1: 135.50        
Core2: 30.43        Core3: 160.25        
Core4: 32.48        Core5: 156.96        
Core6: 29.69        Core7: 119.79        
Core8: 28.67        Core9: 98.99        
Core10: 26.54        Core11: 173.04        
Core12: 24.82        Core13: 188.85        
Core14: 30.00        Core15: 186.44        
Core16: 27.93        Core17: 18.27        
Core18: 28.12        Core19: 17.78        
Core20: 13.28        Core21: 133.58        
Core22: 24.05        Core23: 123.77        
Core24: 29.84        Core25: 132.71        
Core26: 29.33        Core27: 171.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.09
Socket1: 111.80
DDR read Latency(ns)
Socket0: 26764.55
Socket1: 257.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2947
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14457639502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14457657094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7228836142; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7228836142; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7228967528; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7228967528; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6024099149; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4242938; Consumed Joules: 258.97; Watts: 43.11; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 705356; Consumed DRAM Joules: 10.79; DRAM Watts: 1.80
S1P0; QPIClocks: 14457694854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14457709314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7228966070; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7228966070; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7228875270; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7228875270; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6028701528; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7517897; Consumed Joules: 458.86; Watts: 76.39; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1731324; Consumed DRAM Joules: 26.49; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: cb8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.41   0.01    0.60     155 K   1162 K    0.87    0.10    0.00    0.02     2352        1        2     70
   1    1     0.05   0.04   1.20    1.20      37 M     47 M    0.21    0.30    0.07    0.09     2240     4181        0     55
   2    0     0.01   0.46   0.02    0.60     205 K   2048 K    0.90    0.07    0.00    0.03      616        3        1     69
   3    1     0.06   0.05   1.20    1.20      36 M     46 M    0.20    0.27    0.06    0.08     1792     3340       26     54
   4    0     0.00   0.47   0.01    0.60     109 K   1029 K    0.89    0.09    0.00    0.02     1008        3        1     70
   5    1     0.06   0.05   1.20    1.20      38 M     47 M    0.20    0.27    0.06    0.07     1848     3725        7     55
   6    0     0.00   0.57   0.01    0.60      74 K    716 K    0.90    0.11    0.00    0.01     2072        8        1     69
   7    1     0.08   0.07   1.12    1.20      28 M     39 M    0.29    0.35    0.03    0.05     2688     3059      274     54
   8    0     0.00   0.40   0.00    0.60      43 K    439 K    0.90    0.10    0.00    0.02      560        1        1     69
   9    1     0.06   0.34   0.18    0.63    1692 K   2995 K    0.44    0.33    0.00    0.00       56      123       11     56
  10    0     0.00   0.45   0.00    0.60      16 K    162 K    0.90    0.22    0.00    0.01      560        2        0     68
  11    1     0.08   0.07   1.20    1.20      37 M     45 M    0.18    0.30    0.04    0.05     1904     3239       22     53
  12    0     0.00   0.56   0.00    0.60      15 K    147 K    0.90    0.25    0.00    0.01      280        1        0     69
  13    1     0.04   0.04   1.20    1.20      43 M     51 M    0.16    0.21    0.10    0.12     1848     3879       66     53
  14    0     0.00   0.45   0.00    0.60      37 K    197 K    0.81    0.29    0.00    0.01     1960        5        0     69
  15    1     0.05   0.05   1.20    1.20      41 M     47 M    0.14    0.25    0.07    0.09     2464     3875       23     53
  16    0     0.09   1.59   0.06    1.07      71 K   1041 K    0.93    0.60    0.00    0.00     8456       11        4     66
  17    1     0.14   0.12   1.14    1.20      16 M     37 M    0.57    0.61    0.01    0.03     5208     4217        1     54
  18    0     0.03   1.51   0.02    0.93      46 K    433 K    0.89    0.53    0.00    0.00     6944        9        2     70
  19    1     0.16   0.13   1.17    1.20      14 M     39 M    0.62    0.61    0.01    0.02     4368     4212        5     55
  20    0     0.00   0.72   0.01    0.60      29 K    226 K    0.87    0.33    0.00    0.01      728        2        0     70
  21    1     0.11   0.10   1.16    1.20      28 M     38 M    0.27    0.33    0.02    0.03     2352     3608       15     55
  22    0     0.00   0.68   0.00    0.60      25 K    217 K    0.88    0.31    0.00    0.01      392        1        0     70
  23    1     0.12   0.10   1.20    1.20      30 M     41 M    0.27    0.36    0.03    0.03     2128     3519       13     55
  24    0     0.00   0.70   0.00    0.60      28 K    236 K    0.88    0.31    0.00    0.01      504        1        0     71
  25    1     0.08   0.07   1.02    1.20      25 M     34 M    0.25    0.33    0.03    0.05     2296     2934        1     55
  26    0     0.00   0.49   0.01    0.60      75 K    789 K    0.90    0.11    0.00    0.02     1120        2        1     70
  27    1     0.09   0.08   1.20    1.20      37 M     45 M    0.18    0.30    0.04    0.05     1792     4561        3     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.01   0.01    0.75     932 K   8849 K    0.89    0.27    0.00    0.01    27552       50       11     61
 SKT    1     0.09   0.08   1.10    1.19     417 M    566 M    0.26    0.37    0.03    0.05    32984    48472      467     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.18     418 M    575 M    0.27    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.05 %

 C1 core residency: 5.87 %; C3 core residency: 0.30 %; C6 core residency: 46.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.19 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    13%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.23     215.56       8.94         252.46
 SKT   1    48.59    32.97     383.55      22.06         559.86
---------------------------------------------------------------------------------------------------------------
       *    49.11    33.20     599.11      31.00         559.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e99
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9573.08 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6677.24 --|
|-- Mem Ch  2: Reads (MB/s):    97.04 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    41.32 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    97.04 --||-- NODE 1 Mem Read (MB/s) :  9573.08 --|
|-- NODE 0 Mem Write(MB/s) :    41.32 --||-- NODE 1 Mem Write(MB/s) :  6677.24 --|
|-- NODE 0 P. Write (T/s):      31179 --||-- NODE 1 P. Write (T/s):     165811 --|
|-- NODE 0 Memory (MB/s):      138.36 --||-- NODE 1 Memory (MB/s):    16250.33 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9670.12                --|
            |--                System Write Throughput(MB/s):       6718.56                --|
            |--               System Memory Throughput(MB/s):      16388.68                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: fe9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      33 M      8676    1607 K  1736 K     41 M     0    2592  
 1      92 M      2676      26 M   235 M     26 M     0    1157 K
-----------------------------------------------------------------------
 *     126 M        11 K    27 M   237 M     67 M     0    1160 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.82        Core1: 156.31        
Core2: 26.46        Core3: 142.70        
Core4: 18.62        Core5: 141.43        
Core6: 27.21        Core7: 118.48        
Core8: 26.51        Core9: 123.54        
Core10: 26.31        Core11: 180.44        
Core12: 14.25        Core13: 180.78        
Core14: 26.07        Core15: 184.55        
Core16: 26.93        Core17: 32.37        
Core18: 32.10        Core19: 26.23        
Core20: 28.26        Core21: 142.22        
Core22: 30.40        Core23: 37.47        
Core24: 30.70        Core25: 129.29        
Core26: 31.96        Core27: 175.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.74
Socket1: 110.17
DDR read Latency(ns)
Socket0: 28130.52
Socket1: 255.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.69        Core1: 153.78        
Core2: 30.53        Core3: 144.86        
Core4: 34.15        Core5: 139.02        
Core6: 35.56        Core7: 111.21        
Core8: 35.31        Core9: 127.52        
Core10: 33.92        Core11: 180.81        
Core12: 17.82        Core13: 178.32        
Core14: 24.89        Core15: 184.24        
Core16: 25.85        Core17: 27.88        
Core18: 29.83        Core19: 27.36        
Core20: 35.15        Core21: 140.98        
Core22: 31.98        Core23: 35.93        
Core24: 32.30        Core25: 132.02        
Core26: 30.70        Core27: 175.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.24
Socket1: 108.50
DDR read Latency(ns)
Socket0: 28846.57
Socket1: 256.39
irq_total: 251404.906571907
cpu_total: 45.76
cpu_0: 1.73
cpu_1: 100.00
cpu_2: 0.60
cpu_3: 100.00
cpu_4: 1.46
cpu_5: 100.00
cpu_6: 1.86
cpu_7: 92.95
cpu_8: 2.00
cpu_9: 18.16
cpu_10: 0.67
cpu_11: 100.00
cpu_12: 1.26
cpu_13: 100.00
cpu_14: 1.26
cpu_15: 100.00
cpu_16: 1.13
cpu_17: 98.80
cpu_18: 1.13
cpu_19: 96.67
cpu_20: 1.40
cpu_21: 75.45
cpu_22: 1.06
cpu_23: 98.87
cpu_24: 0.47
cpu_25: 83.43
cpu_26: 1.06
cpu_27: 100.00
enp130s0f0_rx_packets: 124332
enp130s0f1_rx_packets: 133130
enp4s0f0_rx_packets: 131127
enp4s0f1_rx_packets: 197445
Total_rx_packets: 586034
enp130s0f0_rx_bytes: 811714678
enp130s0f1_rx_bytes: 832212919
enp4s0f0_rx_bytes: 994845606
enp4s0f1_rx_bytes: 1558729614
Total_rx_bytes: 4197502817
enp130s0f0_rx_bytes_phy: 817255186
enp130s0f1_rx_bytes_phy: 838062216
enp4s0f0_rx_bytes_phy: 1001372416
enp4s0f1_rx_bytes_phy: 1568915820
Total_rx_bytes_phy: 4225605638
enp130s0f0_tx_bytes: 2544919167
enp130s0f1_tx_bytes: 3349811997
enp4s0f0_tx_bytes: 1137779624
enp4s0f1_tx_bytes: 1004413696
Total_tx_bytes: 8036924484
enp130s0f0_tx_bytes_phy: 2546124005
enp130s0f1_tx_bytes_phy: 3351646812
enp4s0f0_tx_bytes_phy: 1138727180
enp4s0f1_tx_bytes_phy: 1005851638
Total_tx_bytes_phy: 8042349635
enp130s0f0_tx_packets_phy: 292261
enp130s0f1_tx_packets_phy: 381934
enp4s0f0_tx_packets_phy: 140257
enp4s0f1_tx_packets_phy: 136749
Total_tx_packets_phy: 951201
enp130s0f0_rx_packets_phy: 124331
enp130s0f1_rx_packets_phy: 133147
enp4s0f0_rx_packets_phy: 131124
enp4s0f1_rx_packets_phy: 197435
Total_rx_packets_phy: 586037
enp130s0f0_tx_packets: 288296
enp130s0f1_tx_packets: 377262
enp4s0f0_tx_packets: 133864
enp4s0f1_tx_packets: 121879
Total_tx_packets: 921301


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.18        Core1: 155.38        
Core2: 31.32        Core3: 145.07        
Core4: 22.71        Core5: 137.69        
Core6: 29.23        Core7: 113.19        
Core8: 26.97        Core9: 125.37        
Core10: 26.09        Core11: 180.42        
Core12: 35.03        Core13: 179.84        
Core14: 33.93        Core15: 183.35        
Core16: 17.25        Core17: 28.82        
Core18: 35.20        Core19: 27.49        
Core20: 28.06        Core21: 140.84        
Core22: 31.73        Core23: 34.52        
Core24: 30.44        Core25: 129.93        
Core26: 31.37        Core27: 176.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.46
Socket1: 109.04
DDR read Latency(ns)
Socket0: 26703.65
Socket1: 252.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.78        Core1: 155.61        
Core2: 14.60        Core3: 142.10        
Core4: 18.41        Core5: 143.46        
Core6: 22.84        Core7: 114.19        
Core8: 28.73        Core9: 125.10        
Core10: 29.34        Core11: 179.24        
Core12: 27.10        Core13: 178.53        
Core14: 26.05        Core15: 182.93        
Core16: 27.45        Core17: 27.69        
Core18: 29.42        Core19: 27.09        
Core20: 33.73        Core21: 142.29        
Core22: 28.98        Core23: 35.31        
Core24: 30.68        Core25: 130.13        
Core26: 31.71        Core27: 174.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.24
Socket1: 107.75
DDR read Latency(ns)
Socket0: 28165.78
Socket1: 256.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.63        Core1: 156.26        
Core2: 22.00        Core3: 141.96        
Core4: 26.58        Core5: 139.52        
Core6: 13.34        Core7: 111.93        
Core8: 23.01        Core9: 126.72        
Core10: 25.13        Core11: 179.83        
Core12: 24.96        Core13: 178.54        
Core14: 28.98        Core15: 182.33        
Core16: 34.46        Core17: 33.59        
Core18: 29.62        Core19: 25.00        
Core20: 28.47        Core21: 140.10        
Core22: 27.11        Core23: 37.92        
Core24: 31.65        Core25: 131.31        
Core26: 31.04        Core27: 175.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 109.72
DDR read Latency(ns)
Socket0: 27816.76
Socket1: 255.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.52        Core1: 156.07        
Core2: 15.75        Core3: 141.91        
Core4: 23.68        Core5: 141.45        
Core6: 18.32        Core7: 109.82        
Core8: 24.85        Core9: 125.49        
Core10: 24.29        Core11: 177.32        
Core12: 28.43        Core13: 179.23        
Core14: 24.19        Core15: 182.75        
Core16: 31.78        Core17: 34.32        
Core18: 30.44        Core19: 26.25        
Core20: 28.33        Core21: 143.04        
Core22: 26.61        Core23: 35.24        
Core24: 30.55        Core25: 131.64        
Core26: 29.88        Core27: 175.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.02
Socket1: 109.88
DDR read Latency(ns)
Socket0: 28445.83
Socket1: 257.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4717
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14443512454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14443528206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7221776552; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7221776552; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7221958806; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7221958806; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6018198900; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4232885; Consumed Joules: 258.35; Watts: 42.97; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 699067; Consumed DRAM Joules: 10.70; DRAM Watts: 1.78
S1P0; QPIClocks: 14443514402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14443524986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7221889920; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7221889920; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7221789000; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7221789000; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6022892667; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7490664; Consumed Joules: 457.19; Watts: 76.03; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1730827; Consumed DRAM Joules: 26.48; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13ad
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   1.25   0.04    0.90     151 K   1232 K    0.88    0.41    0.00    0.00     9632       13        3     70
   1    1     0.08   0.07   1.20    1.20      37 M     46 M    0.20    0.28    0.04    0.05     2296     3627      115     55
   2    0     0.01   0.68   0.01    0.60      59 K    464 K    0.87    0.25    0.00    0.01     1008        3        0     69
   3    1     0.13   0.10   1.20    1.20      29 M     39 M    0.24    0.36    0.02    0.03     1232     2614       69     55
   4    0     0.00   0.71   0.00    0.60      24 K    225 K    0.89    0.32    0.00    0.01      672        1        1     70
   5    1     0.05   0.04   1.20    1.20      39 M     49 M    0.20    0.28    0.08    0.10     3304     4244       35     55
   6    0     0.01   0.47   0.02    0.60     160 K   1463 K    0.89    0.10    0.00    0.02      840       20        1     69
   7    1     0.08   0.07   1.11    1.20      28 M     38 M    0.27    0.32    0.04    0.05     2856     3063      156     54
   8    0     0.00   0.44   0.01    0.60      70 K    624 K    0.89    0.09    0.00    0.02      952        2        2     69
   9    1     0.06   0.34   0.17    0.61    1713 K   2775 K    0.38    0.22    0.00    0.00        0      108       11     55
  10    0     0.00   0.48   0.01    0.60      94 K    900 K    0.90    0.13    0.00    0.02      504        5        1     68
  11    1     0.07   0.06   1.20    1.20      40 M     48 M    0.17    0.25    0.05    0.06     1624     3150       17     54
  12    0     0.00   0.46   0.01    0.60     107 K   1027 K    0.90    0.13    0.00    0.02      224        3        1     69
  13    1     0.06   0.05   1.20    1.20      42 M     50 M    0.17    0.23    0.07    0.09     1568     4528       63     52
  14    0     0.00   0.53   0.01    0.60      57 K    474 K    0.88    0.19    0.00    0.01     1064        4        0     69
  15    1     0.05   0.04   1.20    1.20      42 M     50 M    0.15    0.23    0.09    0.10     2016     3782       20     53
  16    0     0.00   0.72   0.00    0.60      17 K    144 K    0.88    0.26    0.00    0.01     1008        1        0     70
  17    1     0.14   0.12   1.19    1.20      17 M     35 M    0.52    0.58    0.01    0.03     4088     4079        9     54
  18    0     0.00   0.32   0.00    0.61      11 K    102 K    0.88    0.14    0.00    0.02      392        1        0     70
  19    1     0.13   0.11   1.16    1.20      17 M     37 M    0.54    0.56    0.01    0.03     4368     4048        8     55
  20    0     0.00   0.31   0.00    0.60      11 K    124 K    0.91    0.19    0.00    0.01     1512        1        0     70
  21    1     0.05   0.05   0.91    1.20      25 M     33 M    0.23    0.25    0.06    0.07     2240     3562        9     55
  22    0     0.00   0.52   0.00    0.60      15 K    163 K    0.90    0.25    0.00    0.01      560        2        0     70
  23    1     0.12   0.10   1.19    1.20      19 M     38 M    0.50    0.54    0.02    0.03     3360     3775       16     54
  24    0     0.00   0.47   0.00    0.60      13 K    147 K    0.91    0.24    0.00    0.01     1400        3        1     70
  25    1     0.08   0.08   1.03    1.20      26 M     35 M    0.24    0.33    0.03    0.04     1792     3145        5     55
  26    0     0.07   1.70   0.04    1.03      62 K    714 K    0.91    0.57    0.00    0.00     9128        9        4     69
  27    1     0.07   0.06   1.20    1.20      39 M     47 M    0.17    0.28    0.06    0.07     2464     5156        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.01   0.01    0.74     858 K   7808 K    0.89    0.27    0.00    0.00    28896       68       14     61
 SKT    1     0.08   0.08   1.08    1.19     407 M    554 M    0.26    0.36    0.04    0.05    33208    48881      540     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     408 M    561 M    0.27    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.31 %

 C1 core residency: 7.01 %; C3 core residency: 0.28 %; C6 core residency: 46.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   13%    13%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.48     0.20     217.46       8.97         243.12
 SKT   1    47.74    33.53     382.11      22.02         556.42
---------------------------------------------------------------------------------------------------------------
       *    48.22    33.72     599.58      31.00         554.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15ab
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9479.70 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6754.91 --|
|-- Mem Ch  2: Reads (MB/s):   101.05 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    45.66 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   101.05 --||-- NODE 1 Mem Read (MB/s) :  9479.70 --|
|-- NODE 0 Mem Write(MB/s) :    45.66 --||-- NODE 1 Mem Write(MB/s) :  6754.91 --|
|-- NODE 0 P. Write (T/s):      31189 --||-- NODE 1 P. Write (T/s):     165149 --|
|-- NODE 0 Memory (MB/s):      146.71 --||-- NODE 1 Memory (MB/s):    16234.61 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9580.75                --|
            |--                System Write Throughput(MB/s):       6800.57                --|
            |--               System Memory Throughput(MB/s):      16381.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16e4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      30 M        15 K  4073 K    11 M     45 M     0    1296  
 1     104 M      2184      29 M   242 M     25 M     0    1242 K
-----------------------------------------------------------------------
 *     135 M        17 K    33 M   253 M     71 M     0    1243 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.52        Core1: 158.74        
Core2: 17.45        Core3: 158.56        
Core4: 32.02        Core5: 158.31        
Core6: 26.46        Core7: 135.48        
Core8: 31.89        Core9: 84.31        
Core10: 26.53        Core11: 196.40        
Core12: 26.34        Core13: 195.86        
Core14: 27.18        Core15: 187.22        
Core16: 29.10        Core17: 21.51        
Core18: 34.22        Core19: 18.73        
Core20: 32.29        Core21: 149.09        
Core22: 28.78        Core23: 19.32        
Core24: 30.64        Core25: 137.41        
Core26: 26.36        Core27: 182.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.46
Socket1: 105.42
DDR read Latency(ns)
Socket0: 25655.88
Socket1: 251.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.18        Core1: 155.45        
Core2: 23.16        Core3: 159.45        
Core4: 14.22        Core5: 159.80        
Core6: 26.29        Core7: 127.44        
Core8: 24.30        Core9: 84.49        
Core10: 29.96        Core11: 196.11        
Core12: 28.10        Core13: 195.55        
Core14: 32.81        Core15: 184.62        
Core16: 28.44        Core17: 36.57        
Core18: 34.15        Core19: 16.24        
Core20: 33.10        Core21: 147.43        
Core22: 33.24        Core23: 19.52        
Core24: 28.66        Core25: 140.38        
Core26: 30.91        Core27: 181.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.70
Socket1: 107.59
DDR read Latency(ns)
Socket0: 26293.91
Socket1: 260.48
irq_total: 264499.19214294
cpu_total: 46.05
cpu_0: 2.53
cpu_1: 100.00
cpu_2: 2.66
cpu_3: 100.00
cpu_4: 2.99
cpu_5: 100.00
cpu_6: 1.40
cpu_7: 89.22
cpu_8: 0.73
cpu_9: 24.42
cpu_10: 0.73
cpu_11: 99.93
cpu_12: 0.40
cpu_13: 100.00
cpu_14: 0.53
cpu_15: 100.00
cpu_16: 0.86
cpu_17: 100.00
cpu_18: 0.60
cpu_19: 98.67
cpu_20: 0.60
cpu_21: 84.70
cpu_22: 0.40
cpu_23: 99.60
cpu_24: 0.86
cpu_25: 75.58
cpu_26: 2.00
cpu_27: 100.00
enp130s0f0_rx_packets_phy: 132991
enp130s0f1_rx_packets_phy: 130837
enp4s0f0_rx_packets_phy: 154427
enp4s0f1_rx_packets_phy: 208400
Total_rx_packets_phy: 626655
enp130s0f0_tx_bytes: 2388240679
enp130s0f1_tx_bytes: 4180857196
enp4s0f0_tx_bytes: 1023516215
enp4s0f1_tx_bytes: 947311176
Total_tx_bytes: 8539925266
enp130s0f0_tx_bytes_phy: 2389470439
enp130s0f1_tx_bytes_phy: 4182864592
enp4s0f0_tx_bytes_phy: 1024612047
enp4s0f1_tx_bytes_phy: 948983324
Total_tx_bytes_phy: 8545930402
enp130s0f0_rx_packets: 132996
enp130s0f1_rx_packets: 130856
enp4s0f0_rx_packets: 154430
enp4s0f1_rx_packets: 208392
Total_rx_packets: 626674
enp130s0f0_rx_bytes_phy: 901581028
enp130s0f1_rx_bytes_phy: 730224674
enp4s0f0_rx_bytes_phy: 1190054948
enp4s0f1_rx_bytes_phy: 1664745034
Total_rx_bytes_phy: 4486605684
enp130s0f0_rx_bytes: 895490721
enp130s0f1_rx_bytes: 725414270
enp4s0f0_rx_bytes: 1182358412
enp4s0f1_rx_bytes: 1653918744
Total_rx_bytes: 4457182147
enp130s0f0_tx_packets: 271636
enp130s0f1_tx_packets: 468841
enp4s0f0_tx_packets: 120914
enp4s0f1_tx_packets: 114649
Total_tx_packets: 976040
enp130s0f0_tx_packets_phy: 275904
enp130s0f1_tx_packets_phy: 472676
enp4s0f0_tx_packets_phy: 130684
enp4s0f1_tx_packets_phy: 134132
Total_tx_packets_phy: 1013396


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.99        Core1: 158.99        
Core2: 34.98        Core3: 160.41        
Core4: 15.11        Core5: 161.31        
Core6: 26.62        Core7: 131.27        
Core8: 24.91        Core9: 84.06        
Core10: 18.78        Core11: 196.97        
Core12: 25.09        Core13: 196.04        
Core14: 23.08        Core15: 186.76        
Core16: 24.49        Core17: 32.97        
Core18: 31.80        Core19: 18.77        
Core20: 31.71        Core21: 149.32        
Core22: 33.46        Core23: 20.99        
Core24: 30.12        Core25: 140.76        
Core26: 30.31        Core27: 182.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.07
Socket1: 109.58
DDR read Latency(ns)
Socket0: 26302.66
Socket1: 260.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.81        Core1: 157.45        
Core2: 33.42        Core3: 159.27        
Core4: 17.36        Core5: 159.71        
Core6: 25.17        Core7: 130.87        
Core8: 28.22        Core9: 85.95        
Core10: 26.75        Core11: 197.09        
Core12: 36.17        Core13: 196.09        
Core14: 35.61        Core15: 185.69        
Core16: 28.80        Core17: 45.37        
Core18: 33.09        Core19: 16.32        
Core20: 30.28        Core21: 151.35        
Core22: 31.66        Core23: 16.79        
Core24: 29.90        Core25: 141.10        
Core26: 30.70        Core27: 181.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.86
Socket1: 107.88
DDR read Latency(ns)
Socket0: 27493.22
Socket1: 260.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.46        Core1: 156.97        
Core2: 32.21        Core3: 158.19        
Core4: 31.75        Core5: 158.91        
Core6: 27.33        Core7: 135.59        
Core8: 27.61        Core9: 86.67        
Core10: 26.24        Core11: 195.93        
Core12: 28.56        Core13: 196.04        
Core14: 27.62        Core15: 185.30        
Core16: 37.11        Core17: 26.16        
Core18: 33.54        Core19: 17.78        
Core20: 41.58        Core21: 146.09        
Core22: 38.69        Core23: 21.38        
Core24: 33.73        Core25: 140.15        
Core26: 30.73        Core27: 181.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 106.65
DDR read Latency(ns)
Socket0: 27908.17
Socket1: 260.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.50        Core1: 157.60        
Core2: 29.62        Core3: 159.74        
Core4: 32.51        Core5: 158.27        
Core6: 27.00        Core7: 132.36        
Core8: 31.75        Core9: 87.32        
Core10: 28.20        Core11: 196.11        
Core12: 28.32        Core13: 196.17        
Core14: 29.16        Core15: 186.33        
Core16: 25.67        Core17: 31.52        
Core18: 33.88        Core19: 18.13        
Core20: 33.05        Core21: 150.39        
Core22: 28.58        Core23: 20.51        
Core24: 32.87        Core25: 139.84        
Core26: 14.17        Core27: 181.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.33
Socket1: 108.53
DDR read Latency(ns)
Socket0: 27665.81
Socket1: 263.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6477
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14459308566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14459331882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7229672052; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7229672052; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7229830210; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7229830210; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6024786544; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4237143; Consumed Joules: 258.61; Watts: 43.04; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 701733; Consumed DRAM Joules: 10.74; DRAM Watts: 1.79
S1P0; QPIClocks: 14459306442; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14459315774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7229779778; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7229779778; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7229680245; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7229680245; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6019874942; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7538484; Consumed Joules: 460.11; Watts: 76.57; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1726888; Consumed DRAM Joules: 26.42; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a84
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.41   0.01    0.60     134 K    829 K    0.84    0.14    0.00    0.02     4536        4        2     70
   1    1     0.07   0.06   1.20    1.20      37 M     47 M    0.20    0.30    0.05    0.07     2800     3796        5     55
   2    0     0.03   1.31   0.02    0.83      85 K    706 K    0.88    0.43    0.00    0.00     5432        6        2     69
   3    1     0.07   0.06   1.20    1.20      34 M     43 M    0.20    0.30    0.05    0.06     2632     3080       23     54
   4    0     0.01   0.43   0.02    0.60     171 K   1502 K    0.89    0.09    0.00    0.02     1176        2        1     70
   5    1     0.11   0.09   1.20    1.20      34 M     43 M    0.21    0.31    0.03    0.04     1232     3156       55     55
   6    0     0.01   0.48   0.01    0.60     115 K   1069 K    0.89    0.12    0.00    0.02      504       14        0     69
   7    1     0.08   0.08   1.09    1.20      27 M     36 M    0.26    0.32    0.03    0.04     2240     2536      135     54
   8    0     0.01   0.45   0.01    0.60     171 K   1485 K    0.88    0.10    0.00    0.02     2576        5        1     68
   9    1     0.09   0.38   0.23    0.66    2236 K   4172 K    0.46    0.36    0.00    0.00        0      201        4     55
  10    0     0.00   0.51   0.01    0.60      61 K    611 K    0.90    0.17    0.00    0.02      280        4        0     68
  11    1     0.03   0.03   1.20    1.20      44 M     52 M    0.15    0.18    0.15    0.17     1960     3467        5     53
  12    0     0.00   0.51   0.01    0.60      23 K    253 K    0.91    0.27    0.00    0.01      224        1        0     69
  13    1     0.03   0.02   1.20    1.20      44 M     52 M    0.15    0.18    0.15    0.18     2072     4019        6     53
  14    0     0.00   0.49   0.00    0.60      20 K    205 K    0.90    0.27    0.00    0.01      504        2        0     69
  15    1     0.07   0.05   1.20    1.20      39 M     48 M    0.17    0.25    0.06    0.07     1904     3656       40     53
  16    0     0.00   0.60   0.00    0.60      21 K    205 K    0.90    0.26    0.00    0.01     1008        1        0     70
  17    1     0.16   0.13   1.20    1.20      17 M     37 M    0.53    0.59    0.01    0.02     3976     3233       14     54
  18    0     0.00   0.44   0.00    0.60    9694      117 K    0.92    0.20    0.00    0.01      336        1        0     70
  19    1     0.17   0.14   1.19    1.20      16 M     40 M    0.60    0.61    0.01    0.02     4984     3820        5     55
  20    0     0.00   0.27   0.00    0.62      11 K    144 K    0.92    0.18    0.00    0.02      728        1        0     70
  21    1     0.09   0.09   1.03    1.20      25 M     34 M    0.24    0.28    0.03    0.04     2184     2994       20     54
  22    0     0.00   0.46   0.00    0.60      15 K    168 K    0.91    0.28    0.00    0.01      224        0        0     70
  23    1     0.17   0.14   1.20    1.20      14 M     40 M    0.63    0.62    0.01    0.02     4088     3496       11     55
  24    0     0.00   0.52   0.00    0.60      15 K    161 K    0.90    0.30    0.00    0.01      504        0        0     71
  25    1     0.07   0.07   0.94    1.20      24 M     31 M    0.24    0.31    0.04    0.05     1736     2442        4     55
  26    0     0.08   1.64   0.05    1.03      57 K    912 K    0.94    0.59    0.00    0.00    10360       12        4     70
  27    1     0.05   0.04   1.20    1.20      41 M     49 M    0.16    0.26    0.08    0.10     1344     3385        1     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.95   0.01    0.72     913 K   8375 K    0.89    0.26    0.00    0.01    28392       53        8     61
 SKT    1     0.09   0.08   1.09    1.19     405 M    562 M    0.28    0.38    0.03    0.05    33152    43281      328     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     406 M    570 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.82 %

 C1 core residency: 7.01 %; C3 core residency: 0.37 %; C6 core residency: 45.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.27 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.25 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   14%    14%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.51     0.22     215.76       8.91         253.08
 SKT   1    47.67    33.77     385.24      21.99         579.32
---------------------------------------------------------------------------------------------------------------
       *    48.18    33.99     601.00      30.90         578.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c5b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9640.72 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6637.35 --|
|-- Mem Ch  2: Reads (MB/s):   100.00 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    44.35 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   100.00 --||-- NODE 1 Mem Read (MB/s) :  9640.72 --|
|-- NODE 0 Mem Write(MB/s) :    44.35 --||-- NODE 1 Mem Write(MB/s) :  6637.35 --|
|-- NODE 0 P. Write (T/s):      31187 --||-- NODE 1 P. Write (T/s):     169101 --|
|-- NODE 0 Memory (MB/s):      144.35 --||-- NODE 1 Memory (MB/s):    16278.07 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9740.72                --|
            |--                System Write Throughput(MB/s):       6681.70                --|
            |--               System Memory Throughput(MB/s):      16422.42                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d90
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      32 M      8928    5377 K  2268 K     41 M     0    1356  
 1     107 M      3372      27 M   239 M     28 M    36    1276 K
-----------------------------------------------------------------------
 *     140 M        12 K    33 M   241 M     70 M    36    1277 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.37        Core1: 134.37        
Core2: 36.94        Core3: 161.87        
Core4: 33.92        Core5: 150.85        
Core6: 36.15        Core7: 115.65        
Core8: 33.77        Core9: 110.27        
Core10: 32.90        Core11: 185.69        
Core12: 29.31        Core13: 190.81        
Core14: 28.72        Core15: 176.47        
Core16: 29.80        Core17: 16.85        
Core18: 29.80        Core19: 15.44        
Core20: 31.25        Core21: 140.58        
Core22: 31.80        Core23: 111.42        
Core24: 28.88        Core25: 132.01        
Core26: 36.81        Core27: 177.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.95
Socket1: 108.90
DDR read Latency(ns)
Socket0: 27366.62
Socket1: 253.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.74        Core1: 130.79        
Core2: 14.27        Core3: 161.58        
Core4: 23.25        Core5: 146.80        
Core6: 31.76        Core7: 117.87        
Core8: 27.07        Core9: 110.14        
Core10: 30.42        Core11: 184.35        
Core12: 29.79        Core13: 190.29        
Core14: 30.86        Core15: 178.57        
Core16: 27.14        Core17: 16.80        
Core18: 30.29        Core19: 13.83        
Core20: 17.39        Core21: 142.26        
Core22: 32.71        Core23: 110.14        
Core24: 27.20        Core25: 134.21        
Core26: 25.88        Core27: 177.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.07
Socket1: 106.28
DDR read Latency(ns)
Socket0: 27945.95
Socket1: 258.29
irq_total: 259009.983928133
cpu_total: 45.96
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 1.33
cpu_3: 100.00
cpu_4: 0.60
cpu_5: 100.00
cpu_6: 0.53
cpu_7: 89.89
cpu_8: 0.73
cpu_9: 18.35
cpu_10: 2.19
cpu_11: 100.00
cpu_12: 1.99
cpu_13: 100.00
cpu_14: 1.26
cpu_15: 100.00
cpu_16: 2.46
cpu_17: 99.47
cpu_18: 0.80
cpu_19: 98.54
cpu_20: 1.53
cpu_21: 84.38
cpu_22: 0.60
cpu_23: 100.00
cpu_24: 0.80
cpu_25: 77.93
cpu_26: 1.80
cpu_27: 100.00
enp130s0f0_rx_packets: 138745
enp130s0f1_rx_packets: 133907
enp4s0f0_rx_packets: 149571
enp4s0f1_rx_packets: 186316
Total_rx_packets: 608539
enp130s0f0_tx_bytes: 3102325159
enp130s0f1_tx_bytes: 3191833092
enp4s0f0_tx_bytes: 1096536430
enp4s0f1_tx_bytes: 1009698550
Total_tx_bytes: 8400393231
enp130s0f0_tx_packets: 350946
enp130s0f1_tx_packets: 360108
enp4s0f0_tx_packets: 129632
enp4s0f1_tx_packets: 120659
Total_tx_packets: 961345
enp130s0f0_tx_bytes_phy: 3103533258
enp130s0f1_tx_bytes_phy: 3193508215
enp4s0f0_tx_bytes_phy: 1097563055
enp4s0f1_tx_bytes_phy: 1011052033
Total_tx_bytes_phy: 8405656561
enp130s0f0_rx_bytes: 892917872
enp130s0f1_rx_bytes: 821841576
enp4s0f0_rx_bytes: 1163543744
enp4s0f1_rx_bytes: 1449804761
Total_rx_bytes: 4328107953
enp130s0f0_tx_packets_phy: 355037
enp130s0f1_tx_packets_phy: 364588
enp4s0f0_tx_packets_phy: 137432
enp4s0f1_tx_packets_phy: 134501
Total_tx_packets_phy: 991558
enp130s0f0_rx_bytes_phy: 899031743
enp130s0f1_rx_bytes_phy: 827408011
enp4s0f0_rx_bytes_phy: 1171167597
enp4s0f1_rx_bytes_phy: 1459335608
Total_rx_bytes_phy: 4356942959
enp130s0f0_rx_packets_phy: 138738
enp130s0f1_rx_packets_phy: 133900
enp4s0f0_rx_packets_phy: 149562
enp4s0f1_rx_packets_phy: 186321
Total_rx_packets_phy: 608521


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.43        Core1: 129.65        
Core2: 18.47        Core3: 162.39        
Core4: 20.11        Core5: 149.02        
Core6: 23.74        Core7: 117.16        
Core8: 26.12        Core9: 108.72        
Core10: 25.53        Core11: 185.19        
Core12: 28.23        Core13: 190.21        
Core14: 30.70        Core15: 177.71        
Core16: 30.01        Core17: 18.03        
Core18: 29.19        Core19: 15.20        
Core20: 28.79        Core21: 141.04        
Core22: 28.68        Core23: 111.95        
Core24: 13.78        Core25: 131.47        
Core26: 27.29        Core27: 177.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.57
Socket1: 108.53
DDR read Latency(ns)
Socket0: 27057.80
Socket1: 258.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.82        Core1: 133.60        
Core2: 14.71        Core3: 162.61        
Core4: 29.95        Core5: 153.62        
Core6: 23.31        Core7: 118.81        
Core8: 28.24        Core9: 109.73        
Core10: 24.01        Core11: 187.11        
Core12: 29.50        Core13: 191.22        
Core14: 28.46        Core15: 180.01        
Core16: 29.17        Core17: 16.52        
Core18: 30.46        Core19: 15.08        
Core20: 29.24        Core21: 142.78        
Core22: 27.92        Core23: 113.45        
Core24: 17.32        Core25: 132.05        
Core26: 25.37        Core27: 178.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 108.45
DDR read Latency(ns)
Socket0: 29062.41
Socket1: 258.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.85        Core1: 134.90        
Core2: 17.04        Core3: 162.02        
Core4: 31.03        Core5: 150.14        
Core6: 21.59        Core7: 121.00        
Core8: 22.76        Core9: 111.49        
Core10: 27.36        Core11: 183.82        
Core12: 29.12        Core13: 190.60        
Core14: 29.59        Core15: 179.47        
Core16: 29.14        Core17: 16.94        
Core18: 28.66        Core19: 14.78        
Core20: 29.67        Core21: 141.06        
Core22: 24.57        Core23: 111.56        
Core24: 31.22        Core25: 134.08        
Core26: 13.36        Core27: 177.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.15
Socket1: 108.64
DDR read Latency(ns)
Socket0: 28300.71
Socket1: 258.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.46        Core1: 129.42        
Core2: 26.43        Core3: 163.19        
Core4: 39.53        Core5: 151.61        
Core6: 26.57        Core7: 118.51        
Core8: 37.67        Core9: 109.47        
Core10: 35.50        Core11: 180.13        
Core12: 28.05        Core13: 190.42        
Core14: 29.37        Core15: 179.01        
Core16: 31.44        Core17: 19.20        
Core18: 29.89        Core19: 14.26        
Core20: 29.97        Core21: 138.45        
Core22: 30.58        Core23: 109.20        
Core24: 32.32        Core25: 132.19        
Core26: 17.62        Core27: 176.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.46
Socket1: 108.01
DDR read Latency(ns)
Socket0: 27915.36
Socket1: 258.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8192
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14448058106; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14448074522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7224041658; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7224041658; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7224127408; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7224127408; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6020065754; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4230786; Consumed Joules: 258.23; Watts: 43.01; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 699637; Consumed DRAM Joules: 10.70; DRAM Watts: 1.78
S1P0; QPIClocks: 14447989938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14447992462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7224092747; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7224092747; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7224005620; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7224005620; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008006850; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7505464; Consumed Joules: 458.10; Watts: 76.30; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1727144; Consumed DRAM Joules: 26.43; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 213c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.37   0.01    0.60     149 K    954 K    0.84    0.09    0.00    0.02     2072        4        3     70
   1    1     0.06   0.05   1.20    1.20      37 M     47 M    0.22    0.32    0.06    0.07     1904     3985       58     55
   2    0     0.03   1.30   0.02    0.86      89 K    774 K    0.88    0.41    0.00    0.00     4144        9        0     69
   3    1     0.08   0.06   1.20    1.20      35 M     44 M    0.22    0.28    0.05    0.06     2072     3145       46     54
   4    0     0.02   1.12   0.02    0.89      66 K    620 K    0.89    0.45    0.00    0.00     5264       10        1     70
   5    1     0.07   0.06   1.20    1.20      37 M     47 M    0.21    0.28    0.05    0.07     2968     3658        8     55
   6    0     0.01   0.72   0.01    0.60      45 K    393 K    0.88    0.35    0.00    0.01      672       31        0     69
   7    1     0.08   0.07   1.09    1.20      27 M     37 M    0.28    0.35    0.03    0.05     2800     2955      149     54
   8    0     0.00   0.57   0.00    0.60      18 K    191 K    0.90    0.30    0.00    0.01      616        2        0     68
   9    1     0.06   0.34   0.18    0.62    1793 K   3152 K    0.43    0.27    0.00    0.01       56      126       11     56
  10    0     0.00   0.63   0.00    0.60      23 K    251 K    0.91    0.31    0.00    0.01      224        4        0     68
  11    1     0.07   0.06   1.20    1.20      39 M     47 M    0.15    0.25    0.05    0.06     1736     3374       23     54
  12    0     0.00   0.62   0.00    0.60      18 K    176 K    0.89    0.27    0.00    0.01     1232        1        0     69
  13    1     0.03   0.03   1.20    1.20      44 M     52 M    0.15    0.19    0.14    0.16     1960     4026        6     53
  14    0     0.00   0.29   0.00    0.60    9229      123 K    0.93    0.15    0.00    0.02      280        1        0     69
  15    1     0.07   0.06   1.20    1.20      38 M     46 M    0.17    0.29    0.05    0.06     1400     2926       95     53
  16    0     0.00   0.31   0.00    0.60      14 K    122 K    0.88    0.16    0.00    0.02      896        0        1     70
  17    1     0.18   0.15   1.19    1.20      15 M     40 M    0.61    0.63    0.01    0.02     4088     4242       63     54
  18    0     0.01   0.89   0.01    0.97      24 K    288 K    0.91    0.53    0.00    0.00     3640        5        0     70
  19    1     0.18   0.15   1.18    1.20      15 M     44 M    0.65    0.65    0.01    0.03     4536     4542        4     55
  20    0     0.03   1.20   0.03    0.80     138 K   1430 K    0.90    0.28    0.00    0.00     5432        9        2     70
  21    1     0.08   0.08   1.02    1.20      26 M     35 M    0.25    0.28    0.03    0.04     2184     3236        5     54
  22    0     0.00   0.47   0.01    0.60      78 K    838 K    0.91    0.11    0.00    0.02      280        2        1     71
  23    1     0.12   0.10   1.20    1.20      29 M     43 M    0.34    0.41    0.02    0.04     2240     3505       98     55
  24    0     0.05   1.38   0.03    0.75     197 K   2067 K    0.90    0.16    0.00    0.00     3640       10        3     70
  25    1     0.07   0.07   0.96    1.20      24 M     32 M    0.25    0.32    0.04    0.05     1680     2725       77     55
  26    0     0.00   0.44   0.01    0.60     109 K   1105 K    0.90    0.08    0.00    0.02     1456        4        1     69
  27    1     0.05   0.04   1.20    1.20      41 M     49 M    0.17    0.27    0.08    0.09     1568     3592        0     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.74     982 K   9336 K    0.89    0.25    0.00    0.01    29848       92       11     62
 SKT    1     0.09   0.08   1.09    1.19     415 M    573 M    0.28    0.38    0.03    0.05    31192    46037      643     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     416 M    582 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.67 %

 C1 core residency: 6.98 %; C3 core residency: 0.43 %; C6 core residency: 45.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.24     216.13       8.98         267.31
 SKT   1    48.46    33.28     385.16      22.17         567.29
---------------------------------------------------------------------------------------------------------------
       *    48.98    33.51     601.29      31.15         566.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2318
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9531.45 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6714.29 --|
|-- Mem Ch  2: Reads (MB/s):    96.97 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    42.42 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    96.97 --||-- NODE 1 Mem Read (MB/s) :  9531.45 --|
|-- NODE 0 Mem Write(MB/s) :    42.42 --||-- NODE 1 Mem Write(MB/s) :  6714.29 --|
|-- NODE 0 P. Write (T/s):      31160 --||-- NODE 1 P. Write (T/s):     168614 --|
|-- NODE 0 Memory (MB/s):      139.39 --||-- NODE 1 Memory (MB/s):    16245.74 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9628.42                --|
            |--                System Write Throughput(MB/s):       6756.71                --|
            |--               System Memory Throughput(MB/s):      16385.13                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 244d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      33 M        13 K  3298 K  2173 K     44 M     0     876  
 1      89 M      2460      28 M   238 M     28 M     0    1102 K
-----------------------------------------------------------------------
 *     123 M        16 K    31 M   241 M     72 M     0    1103 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.03        Core1: 141.50        
Core2: 29.94        Core3: 153.24        
Core4: 19.47        Core5: 126.76        
Core6: 26.72        Core7: 117.83        
Core8: 23.42        Core9: 74.11        
Core10: 27.26        Core11: 180.02        
Core12: 29.42        Core13: 185.56        
Core14: 29.48        Core15: 187.43        
Core16: 29.87        Core17: 33.53        
Core18: 30.85        Core19: 28.26        
Core20: 32.05        Core21: 143.56        
Core22: 27.37        Core23: 25.51        
Core24: 33.30        Core25: 134.74        
Core26: 14.30        Core27: 176.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.05
Socket1: 107.27
DDR read Latency(ns)
Socket0: 27274.11
Socket1: 251.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.13        Core1: 138.66        
Core2: 31.55        Core3: 152.84        
Core4: 13.19        Core5: 124.95        
Core6: 26.33        Core7: 114.57        
Core8: 24.80        Core9: 74.94        
Core10: 26.23        Core11: 178.14        
Core12: 26.90        Core13: 184.15        
Core14: 29.42        Core15: 186.61        
Core16: 28.86        Core17: 32.09        
Core18: 32.28        Core19: 29.05        
Core20: 32.34        Core21: 144.92        
Core22: 27.76        Core23: 25.46        
Core24: 31.89        Core25: 135.46        
Core26: 16.22        Core27: 175.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.47
Socket1: 106.83
DDR read Latency(ns)
Socket0: 28254.27
Socket1: 254.27
irq_total: 259058.964632433
cpu_total: 46.08
cpu_0: 1.40
cpu_1: 100.00
cpu_2: 0.93
cpu_3: 100.00
cpu_4: 1.80
cpu_5: 100.00
cpu_6: 0.80
cpu_7: 97.14
cpu_8: 1.20
cpu_9: 29.39
cpu_10: 1.20
cpu_11: 100.00
cpu_12: 1.40
cpu_13: 100.00
cpu_14: 1.20
cpu_15: 100.00
cpu_16: 0.60
cpu_17: 99.53
cpu_18: 0.60
cpu_19: 100.00
cpu_20: 0.40
cpu_21: 71.61
cpu_22: 2.59
cpu_23: 99.67
cpu_24: 2.06
cpu_25: 74.73
cpu_26: 1.99
cpu_27: 100.00
enp130s0f0_tx_bytes: 2867921845
enp130s0f1_tx_bytes: 3231561802
enp4s0f0_tx_bytes: 1095433390
enp4s0f1_tx_bytes: 986586798
Total_tx_bytes: 8181503835
enp130s0f0_tx_bytes_phy: 2869617292
enp130s0f1_tx_bytes_phy: 3233329604
enp4s0f0_tx_bytes_phy: 1096454870
enp4s0f1_tx_bytes_phy: 988166913
Total_tx_bytes_phy: 8187568679
enp130s0f0_rx_bytes: 898219285
enp130s0f1_rx_bytes: 902579693
enp4s0f0_rx_bytes: 1146917875
enp4s0f1_rx_bytes: 1644986296
Total_rx_bytes: 4592703149
enp130s0f0_rx_packets_phy: 137880
enp130s0f1_rx_packets_phy: 141901
enp4s0f0_rx_packets_phy: 148326
enp4s0f1_rx_packets_phy: 207388
Total_rx_packets_phy: 635495
enp130s0f0_tx_packets: 325090
enp130s0f1_tx_packets: 365307
enp4s0f0_tx_packets: 129469
enp4s0f1_tx_packets: 120671
Total_tx_packets: 940537
enp130s0f0_rx_packets: 137874
enp130s0f1_rx_packets: 141920
enp4s0f0_rx_packets: 148325
enp4s0f1_rx_packets: 207391
Total_rx_packets: 635510
enp130s0f0_tx_packets_phy: 329343
enp130s0f1_tx_packets_phy: 370322
enp4s0f0_tx_packets_phy: 137505
enp4s0f1_tx_packets_phy: 137127
Total_tx_packets_phy: 974297
enp130s0f0_rx_bytes_phy: 904369243
enp130s0f1_rx_bytes_phy: 908585987
enp4s0f0_rx_bytes_phy: 1154458083
enp4s0f1_rx_bytes_phy: 1655718304
Total_rx_bytes_phy: 4623131617


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.54        Core1: 142.73        
Core2: 36.38        Core3: 153.59        
Core4: 17.97        Core5: 127.27        
Core6: 27.37        Core7: 114.96        
Core8: 27.15        Core9: 73.21        
Core10: 28.16        Core11: 183.77        
Core12: 29.10        Core13: 186.83        
Core14: 25.55        Core15: 188.87        
Core16: 32.98        Core17: 34.17        
Core18: 29.52        Core19: 49.61        
Core20: 29.95        Core21: 141.53        
Core22: 28.51        Core23: 24.97        
Core24: 27.20        Core25: 132.36        
Core26: 12.83        Core27: 180.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.64
Socket1: 111.98
DDR read Latency(ns)
Socket0: 28295.70
Socket1: 253.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.46        Core1: 139.66        
Core2: 38.04        Core3: 149.58        
Core4: 38.32        Core5: 125.83        
Core6: 37.06        Core7: 113.11        
Core8: 37.89        Core9: 73.84        
Core10: 18.59        Core11: 178.51        
Core12: 40.12        Core13: 184.58        
Core14: 28.70        Core15: 186.04        
Core16: 30.55        Core17: 25.51        
Core18: 31.05        Core19: 41.73        
Core20: 30.81        Core21: 142.96        
Core22: 30.18        Core23: 19.38        
Core24: 36.82        Core25: 134.85        
Core26: 26.81        Core27: 176.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.13
Socket1: 104.86
DDR read Latency(ns)
Socket0: 29014.11
Socket1: 255.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.13        Core1: 139.10        
Core2: 35.19        Core3: 151.50        
Core4: 27.77        Core5: 121.29        
Core6: 31.77        Core7: 115.78        
Core8: 25.83        Core9: 72.12        
Core10: 16.84        Core11: 179.39        
Core12: 24.82        Core13: 184.67        
Core14: 29.13        Core15: 186.50        
Core16: 29.93        Core17: 31.81        
Core18: 30.52        Core19: 23.65        
Core20: 30.77        Core21: 144.39        
Core22: 27.60        Core23: 27.60        
Core24: 32.83        Core25: 137.37        
Core26: 31.48        Core27: 173.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.51
Socket1: 105.13
DDR read Latency(ns)
Socket0: 28223.81
Socket1: 254.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.50        Core1: 144.01        
Core2: 27.17        Core3: 151.72        
Core4: 35.98        Core5: 124.57        
Core6: 26.63        Core7: 111.49        
Core8: 28.27        Core9: 73.63        
Core10: 29.48        Core11: 178.37        
Core12: 30.66        Core13: 184.17        
Core14: 29.65        Core15: 186.15        
Core16: 29.41        Core17: 22.72        
Core18: 30.11        Core19: 55.20        
Core20: 31.15        Core21: 142.83        
Core22: 13.51        Core23: 23.22        
Core24: 23.74        Core25: 132.84        
Core26: 27.31        Core27: 178.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.38
Socket1: 107.35
DDR read Latency(ns)
Socket0: 28438.09
Socket1: 256.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9909
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6020 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14461246926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14461260810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7230635765; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7230635765; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7230738237; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7230738237; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6025609977; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4242907; Consumed Joules: 258.97; Watts: 43.02; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 701389; Consumed DRAM Joules: 10.73; DRAM Watts: 1.78
S1P0; QPIClocks: 14461304842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14461307802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7230759246; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7230759246; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7230668976; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7230668976; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6022200976; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7548558; Consumed Joules: 460.73; Watts: 76.53; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1729154; Consumed DRAM Joules: 26.46; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27ea
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.17   0.03    0.82     133 K    980 K    0.86    0.34    0.00    0.00     8232        9        3     70
   1    1     0.06   0.05   1.20    1.20      38 M     48 M    0.20    0.31    0.06    0.08     2408     3998       11     55
   2    0     0.01   0.63   0.01    0.60      69 K    554 K    0.87    0.24    0.00    0.01     1624        4        1     69
   3    1     0.10   0.08   1.20    1.20      33 M     42 M    0.22    0.32    0.03    0.04     1344     2794       31     54
   4    0     0.00   0.61   0.01    0.60      47 K    371 K    0.87    0.24    0.00    0.01      840        1        0     70
   5    1     0.06   0.05   1.20    1.20      37 M     48 M    0.22    0.33    0.07    0.08     2576     3712        0     55
   6    0     0.01   1.44   0.01    0.73      32 K    296 K    0.89    0.37    0.00    0.00      784       16        0     69
   7    1     0.10   0.08   1.17    1.20      28 M     38 M    0.28    0.35    0.03    0.04     2128     2444      158     54
   8    0     0.00   0.63   0.00    0.60      23 K    221 K    0.90    0.30    0.00    0.01      616        1        0     68
   9    1     0.11   0.36   0.32    0.79    2671 K   5414 K    0.51    0.42    0.00    0.00       56      234       37     55
  10    0     0.00   0.49   0.00    0.60      13 K    145 K    0.91    0.25    0.00    0.01      392        2        0     68
  11    1     0.07   0.06   1.20    1.20      40 M     48 M    0.17    0.25    0.06    0.07     2016     3893       15     53
  12    0     0.00   0.66   0.00    0.60      20 K    151 K    0.87    0.24    0.00    0.01     1848        2        0     70
  13    1     0.04   0.03   1.20    1.20      44 M     53 M    0.15    0.21    0.13    0.15     1904     3139        6     53
  14    0     0.00   0.42   0.00    0.60      19 K    119 K    0.84    0.22    0.00    0.01      896        2        0     69
  15    1     0.04   0.03   1.20    1.20      44 M     52 M    0.15    0.20    0.13    0.15     1344     3597       14     53
  16    0     0.00   0.30   0.00    0.62      18 K    163 K    0.89    0.17    0.00    0.02      784        1        0     70
  17    1     0.17   0.14   1.19    1.20      16 M     38 M    0.57    0.61    0.01    0.02     3080     3292       38     54
  18    0     0.00   0.42   0.01    0.60     107 K   1095 K    0.90    0.07    0.00    0.03      280        1        0     70
  19    1     0.15   0.12   1.20    1.20      20 M     39 M    0.49    0.54    0.01    0.03     4536     2851       12     55
  20    0     0.00   0.45   0.01    0.60      99 K    967 K    0.90    0.10    0.00    0.02      336        1        1     70
  21    1     0.05   0.05   0.88    1.20      24 M     32 M    0.24    0.25    0.05    0.07     2240     3180        3     55
  22    0     0.01   0.43   0.02    0.60     189 K   1803 K    0.89    0.07    0.00    0.03     2016        5        1     70
  23    1     0.18   0.15   1.20    1.20      14 M     40 M    0.64    0.62    0.01    0.02     4760     3398      115     55
  24    0     0.00   0.42   0.01    0.60      85 K    921 K    0.91    0.07    0.00    0.03     1736        4        0     70
  25    1     0.07   0.07   0.92    1.20      24 M     32 M    0.24    0.31    0.04    0.05     1624     2595        2     55
  26    0     0.07   1.52   0.05    1.08      66 K    959 K    0.93    0.56    0.00    0.00     8624       11        3     69
  27    1     0.05   0.04   1.20    1.20      42 M     50 M    0.16    0.25    0.08    0.09     1512     3712        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.74     927 K   8750 K    0.89    0.25    0.00    0.01    29008       60        8     61
 SKT    1     0.09   0.08   1.09    1.19     413 M    570 M    0.28    0.38    0.03    0.05    31528    42839      443     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     414 M    579 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.74 %

 C1 core residency: 6.69 %; C3 core residency: 0.28 %; C6 core residency: 46.29 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   14%    14%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.50     0.22     216.57       8.96         247.10
 SKT   1    47.82    33.68     386.02      22.03         559.56
---------------------------------------------------------------------------------------------------------------
       *    48.32    33.90     602.58      30.99         558.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29c3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9705.01 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6614.32 --|
|-- Mem Ch  2: Reads (MB/s):    98.97 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    44.09 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    98.97 --||-- NODE 1 Mem Read (MB/s) :  9705.01 --|
|-- NODE 0 Mem Write(MB/s) :    44.09 --||-- NODE 1 Mem Write(MB/s) :  6614.32 --|
|-- NODE 0 P. Write (T/s):      31209 --||-- NODE 1 P. Write (T/s):     172643 --|
|-- NODE 0 Memory (MB/s):      143.07 --||-- NODE 1 Memory (MB/s):    16319.33 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9803.98                --|
            |--                System Write Throughput(MB/s):       6658.41                --|
            |--               System Memory Throughput(MB/s):      16462.39                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2afd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      33 M        15 K  4703 K  2098 K     43 M     0    1404  
 1     104 M      2748      25 M   244 M     28 M     0    1184 K
-----------------------------------------------------------------------
 *     138 M        17 K    30 M   246 M     71 M     0    1186 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.64        Core1: 152.32        
Core2: 37.28        Core3: 157.47        
Core4: 26.74        Core5: 131.00        
Core6: 31.04        Core7: 120.57        
Core8: 28.52        Core9: 85.14        
Core10: 28.56        Core11: 189.94        
Core12: 29.00        Core13: 183.68        
Core14: 29.01        Core15: 183.06        
Core16: 28.33        Core17: 17.99        
Core18: 14.32        Core19: 18.29        
Core20: 32.81        Core21: 131.80        
Core22: 25.93        Core23: 102.32        
Core24: 25.67        Core25: 126.95        
Core26: 28.97        Core27: 159.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 108.84
DDR read Latency(ns)
Socket0: 27798.39
Socket1: 254.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.21        Core1: 148.97        
Core2: 27.14        Core3: 156.09        
Core4: 24.94        Core5: 130.91        
Core6: 25.97        Core7: 121.23        
Core8: 31.02        Core9: 86.65        
Core10: 28.20        Core11: 190.39        
Core12: 31.81        Core13: 183.91        
Core14: 29.29        Core15: 185.71        
Core16: 30.12        Core17: 17.87        
Core18: 19.28        Core19: 17.66        
Core20: 28.20        Core21: 137.29        
Core22: 30.37        Core23: 93.78        
Core24: 27.87        Core25: 130.26        
Core26: 27.12        Core27: 160.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.02
Socket1: 107.88
DDR read Latency(ns)
Socket0: 27901.28
Socket1: 253.21
irq_total: 263053.795935318
cpu_total: 46.47
cpu_0: 2.06
cpu_1: 100.00
cpu_2: 1.46
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 1.06
cpu_7: 99.00
cpu_8: 1.13
cpu_9: 26.40
cpu_10: 1.00
cpu_11: 100.00
cpu_12: 1.00
cpu_13: 100.00
cpu_14: 0.53
cpu_15: 100.00
cpu_16: 0.47
cpu_17: 97.01
cpu_18: 1.06
cpu_19: 98.54
cpu_20: 0.47
cpu_21: 78.72
cpu_22: 1.66
cpu_23: 100.00
cpu_24: 3.66
cpu_25: 83.31
cpu_26: 1.93
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 380937
enp130s0f1_tx_packets_phy: 339347
enp4s0f0_tx_packets_phy: 150599
enp4s0f1_tx_packets_phy: 140472
Total_tx_packets_phy: 1011355
enp130s0f0_rx_bytes_phy: 910282109
enp130s0f1_rx_bytes_phy: 868001005
enp4s0f0_rx_bytes_phy: 931876907
enp4s0f1_rx_bytes_phy: 1768600888
Total_rx_bytes_phy: 4478760909
enp130s0f0_rx_bytes: 904090456
enp130s0f1_rx_bytes: 862087466
enp4s0f0_rx_bytes: 925910795
enp4s0f1_rx_bytes: 1757028581
Total_rx_bytes: 4449117298
enp130s0f0_rx_packets: 140236
enp130s0f1_rx_packets: 139338
enp4s0f0_rx_packets: 124472
enp4s0f1_rx_packets: 219550
Total_rx_packets: 623596
enp130s0f0_tx_packets: 377259
enp130s0f1_tx_packets: 334471
enp4s0f0_tx_packets: 144537
enp4s0f1_tx_packets: 122283
Total_tx_packets: 978550
enp130s0f0_tx_bytes_phy: 3341350502
enp130s0f1_tx_bytes_phy: 2960984886
enp4s0f0_tx_bytes_phy: 1239111630
enp4s0f1_tx_bytes_phy: 1013212407
Total_tx_bytes_phy: 8554659425
enp130s0f0_tx_bytes: 3339720133
enp130s0f1_tx_bytes: 2959181163
enp4s0f0_tx_bytes: 1238119943
enp4s0f1_tx_bytes: 1011459130
Total_tx_bytes: 8548480369
enp130s0f0_rx_packets_phy: 140232
enp130s0f1_rx_packets_phy: 139339
enp4s0f0_rx_packets_phy: 124458
enp4s0f1_rx_packets_phy: 219554
Total_rx_packets_phy: 623583


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.77        Core1: 147.06        
Core2: 29.18        Core3: 156.81        
Core4: 24.29        Core5: 131.79        
Core6: 26.83        Core7: 113.39        
Core8: 29.60        Core9: 84.09        
Core10: 18.88        Core11: 189.29        
Core12: 23.61        Core13: 183.05        
Core14: 28.03        Core15: 182.30        
Core16: 29.16        Core17: 17.43        
Core18: 27.15        Core19: 17.75        
Core20: 30.95        Core21: 133.25        
Core22: 27.64        Core23: 93.27        
Core24: 26.52        Core25: 128.44        
Core26: 14.32        Core27: 159.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.95
Socket1: 106.48
DDR read Latency(ns)
Socket0: 25931.84
Socket1: 256.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.29        Core1: 148.32        
Core2: 30.84        Core3: 156.02        
Core4: 27.32        Core5: 137.29        
Core6: 24.56        Core7: 120.91        
Core8: 30.70        Core9: 85.16        
Core10: 30.95        Core11: 189.69        
Core12: 28.11        Core13: 183.96        
Core14: 26.85        Core15: 181.97        
Core16: 29.37        Core17: 18.34        
Core18: 29.85        Core19: 19.51        
Core20: 30.22        Core21: 137.93        
Core22: 33.49        Core23: 93.48        
Core24: 30.00        Core25: 125.53        
Core26: 14.26        Core27: 162.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.81
Socket1: 109.45
DDR read Latency(ns)
Socket0: 28182.32
Socket1: 254.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.15        Core1: 150.48        
Core2: 30.07        Core3: 157.26        
Core4: 19.75        Core5: 133.82        
Core6: 26.66        Core7: 120.47        
Core8: 29.56        Core9: 84.67        
Core10: 27.26        Core11: 190.13        
Core12: 28.01        Core13: 183.84        
Core14: 28.72        Core15: 185.05        
Core16: 29.59        Core17: 18.42        
Core18: 28.53        Core19: 19.03        
Core20: 27.58        Core21: 138.94        
Core22: 24.91        Core23: 97.62        
Core24: 13.78        Core25: 126.64        
Core26: 23.35        Core27: 159.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.64
Socket1: 109.51
DDR read Latency(ns)
Socket0: 27847.10
Socket1: 252.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.66        Core1: 149.74        
Core2: 34.06        Core3: 159.30        
Core4: 29.82        Core5: 135.98        
Core6: 27.20        Core7: 120.78        
Core8: 30.61        Core9: 85.23        
Core10: 28.15        Core11: 192.40        
Core12: 29.28        Core13: 185.54        
Core14: 28.94        Core15: 186.53        
Core16: 28.63        Core17: 17.55        
Core18: 37.52        Core19: 17.60        
Core20: 35.08        Core21: 139.54        
Core22: 38.43        Core23: 99.66        
Core24: 22.43        Core25: 129.91        
Core26: 28.39        Core27: 162.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.20
Socket1: 109.36
DDR read Latency(ns)
Socket0: 29921.05
Socket1: 257.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11640
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414160718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414184554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207099932; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207099932; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207245072; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207245072; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005987020; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4237698; Consumed Joules: 258.65; Watts: 43.07; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 695526; Consumed DRAM Joules: 10.64; DRAM Watts: 1.77
S1P0; QPIClocks: 14414177830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414185930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207217223; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207217223; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207109078; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207109078; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005846976; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7529091; Consumed Joules: 459.54; Watts: 76.53; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1721096; Consumed DRAM Joules: 26.33; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2eb2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     126 K    820 K    0.85    0.11    0.00    0.02     1120        3        2     70
   1    1     0.06   0.05   1.20    1.20      38 M     49 M    0.21    0.28    0.06    0.08     1904     3891       22     54
   2    0     0.03   1.29   0.02    0.91      91 K    785 K    0.88    0.39    0.00    0.00     5768        8        1     69
   3    1     0.08   0.07   1.20    1.20      35 M     44 M    0.20    0.30    0.04    0.05     2856     3074       34     54
   4    0     0.03   1.42   0.02    0.97      66 K    494 K    0.86    0.50    0.00    0.00     5152       11        3     70
   5    1     0.05   0.05   1.20    1.20      39 M     49 M    0.21    0.30    0.07    0.09     1904     3674        1     54
   6    0     0.03   1.48   0.02    0.94      48 K    490 K    0.90    0.52    0.00    0.00     5600       15        2     69
   7    1     0.12   0.10   1.19    1.20      30 M     41 M    0.27    0.36    0.03    0.04     2072     2443      161     54
   8    0     0.00   0.68   0.01    0.60      26 K    243 K    0.89    0.31    0.00    0.01      560        2        0     68
   9    1     0.09   0.35   0.27    0.71    2459 K   4309 K    0.43    0.43    0.00    0.00      280      121        9     55
  10    0     0.00   0.60   0.00    0.60      22 K    207 K    0.89    0.31    0.00    0.01      336        5        0     68
  11    1     0.03   0.02   1.20    1.20      46 M     54 M    0.14    0.18    0.16    0.18     1512     3713        6     53
  12    0     0.00   0.46   0.00    0.60      14 K    160 K    0.91    0.27    0.00    0.01        0        0        1     69
  13    1     0.03   0.03   1.20    1.20      45 M     53 M    0.15    0.20    0.13    0.15     2856     3884        2     53
  14    0     0.03   1.40   0.02    1.03      59 K    618 K    0.90    0.44    0.00    0.00     6888       10        1     69
  15    1     0.04   0.04   1.20    1.20      43 M     51 M    0.15    0.22    0.10    0.12     1624     3732       19     53
  16    0     0.00   0.68   0.00    0.60      30 K    215 K    0.86    0.29    0.00    0.01     1176        3        0     70
  17    1     0.16   0.14   1.15    1.20      13 M     38 M    0.64    0.63    0.01    0.02     4760     3679       33     54
  18    0     0.01   0.44   0.01    0.60     183 K   1581 K    0.88    0.08    0.00    0.03     1064        8        3     70
  19    1     0.19   0.16   1.19    1.20      13 M     40 M    0.65    0.61    0.01    0.02     4088     3381        5     54
  20    0     0.01   0.43   0.01    0.60     116 K   1211 K    0.90    0.09    0.00    0.02      448        2        3     70
  21    1     0.05   0.05   0.96    1.20      26 M     35 M    0.24    0.26    0.05    0.07     2464     3034        3     54
  22    0     0.00   0.46   0.01    0.60     101 K   1079 K    0.91    0.09    0.00    0.02      448        2        1     71
  23    1     0.12   0.10   1.20    1.20      29 M     42 M    0.31    0.40    0.02    0.03     3584     3018      160     54
  24    0     0.00   0.43   0.01    0.60      80 K    812 K    0.90    0.10    0.00    0.02      616        2        0     70
  25    1     0.08   0.08   1.02    1.20      26 M     35 M    0.25    0.34    0.03    0.04     1680     2608        1     55
  26    0     0.00   0.48   0.00    0.60      32 K    350 K    0.91    0.16    0.00    0.01      392        1        0     69
  27    1     0.12   0.10   1.20    1.20      33 M     42 M    0.22    0.34    0.03    0.04     1624     2737       19     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.75    1000 K   9070 K    0.89    0.25    0.00    0.01    29568       72       17     61
 SKT    1     0.09   0.08   1.10    1.19     424 M    581 M    0.27    0.36    0.03    0.05    33208    42989      475     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.18     425 M    590 M    0.28    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.11 %

 C1 core residency: 6.52 %; C3 core residency: 0.34 %; C6 core residency: 46.02 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.24 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.25 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     13 G   |   14%    14%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   52 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.49     0.22     216.21       8.86         236.97
 SKT   1    48.60    33.07     385.21      22.02         553.58
---------------------------------------------------------------------------------------------------------------
       *    49.10    33.29     601.42      30.88         553.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3089
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9545.38 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6761.00 --|
|-- Mem Ch  2: Reads (MB/s):    95.43 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    39.26 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    95.43 --||-- NODE 1 Mem Read (MB/s) :  9545.38 --|
|-- NODE 0 Mem Write(MB/s) :    39.26 --||-- NODE 1 Mem Write(MB/s) :  6761.00 --|
|-- NODE 0 P. Write (T/s):      31249 --||-- NODE 1 P. Write (T/s):     167256 --|
|-- NODE 0 Memory (MB/s):      134.70 --||-- NODE 1 Memory (MB/s):    16306.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9640.82                --|
            |--                System Write Throughput(MB/s):       6800.26                --|
            |--               System Memory Throughput(MB/s):      16441.08                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31c3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      32 M        14 K  1508 K  1649 K     46 M     0    1356  
 1     104 M      2304      33 M   246 M     26 M     0    1192 K
-----------------------------------------------------------------------
 *     136 M        17 K    34 M   248 M     72 M     0    1193 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.20        Core1: 148.19        
Core2: 29.65        Core3: 154.81        
Core4: 28.23        Core5: 140.68        
Core6: 13.19        Core7: 125.35        
Core8: 23.53        Core9: 106.40        
Core10: 27.09        Core11: 192.04        
Core12: 23.88        Core13: 184.43        
Core14: 30.86        Core15: 188.02        
Core16: 28.71        Core17: 14.78        
Core18: 29.96        Core19: 16.76        
Core20: 30.16        Core21: 146.49        
Core22: 30.43        Core23: 54.91        
Core24: 29.71        Core25: 129.01        
Core26: 29.46        Core27: 178.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.87
Socket1: 105.36
DDR read Latency(ns)
Socket0: 27962.39
Socket1: 255.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.85        Core1: 147.11        
Core2: 34.41        Core3: 153.32        
Core4: 10.88        Core5: 143.16        
Core6: 16.26        Core7: 117.01        
Core8: 30.71        Core9: 103.80        
Core10: 23.16        Core11: 191.35        
Core12: 36.34        Core13: 183.91        
Core14: 25.79        Core15: 187.23        
Core16: 28.37        Core17: 14.87        
Core18: 29.96        Core19: 16.26        
Core20: 29.62        Core21: 149.23        
Core22: 28.08        Core23: 54.87        
Core24: 31.32        Core25: 126.99        
Core26: 26.25        Core27: 177.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.61
Socket1: 104.23
DDR read Latency(ns)
Socket0: 29153.78
Socket1: 259.09
irq_total: 260022.726676996
cpu_total: 45.59
cpu_0: 1.86
cpu_1: 100.00
cpu_2: 1.86
cpu_3: 100.00
cpu_4: 2.19
cpu_5: 100.00
cpu_6: 1.80
cpu_7: 86.44
cpu_8: 0.86
cpu_9: 14.30
cpu_10: 1.13
cpu_11: 100.00
cpu_12: 0.80
cpu_13: 100.00
cpu_14: 0.80
cpu_15: 100.00
cpu_16: 1.33
cpu_17: 99.60
cpu_18: 1.26
cpu_19: 99.87
cpu_20: 0.86
cpu_21: 69.28
cpu_22: 0.53
cpu_23: 100.00
cpu_24: 0.40
cpu_25: 89.30
cpu_26: 1.99
cpu_27: 100.00
enp130s0f0_rx_bytes_phy: 829200921
enp130s0f1_rx_bytes_phy: 823344311
enp4s0f0_rx_bytes_phy: 1139496018
enp4s0f1_rx_bytes_phy: 1822605204
Total_rx_bytes_phy: 4614646454
enp130s0f0_rx_packets: 132339
enp130s0f1_rx_packets: 131047
enp4s0f0_rx_packets: 146339
enp4s0f1_rx_packets: 225320
Total_rx_packets: 635045
enp130s0f0_tx_bytes_phy: 3341162317
enp130s0f1_tx_bytes_phy: 3295869410
enp4s0f0_tx_bytes_phy: 1057933311
enp4s0f1_tx_bytes_phy: 976338806
Total_tx_bytes_phy: 8671303844
enp130s0f0_rx_bytes: 823506992
enp130s0f1_rx_bytes: 817774647
enp4s0f0_rx_bytes: 1132065153
enp4s0f1_rx_bytes: 1810840112
Total_rx_bytes: 4584186904
enp130s0f0_tx_packets_phy: 380570
enp130s0f1_tx_packets_phy: 375288
enp4s0f0_tx_packets_phy: 132918
enp4s0f1_tx_packets_phy: 138903
Total_tx_packets_phy: 1027679
enp130s0f0_rx_packets_phy: 132344
enp130s0f1_rx_packets_phy: 131048
enp4s0f0_rx_packets_phy: 146339
enp4s0f1_rx_packets_phy: 225317
Total_rx_packets_phy: 635048
enp130s0f0_tx_packets: 376749
enp130s0f1_tx_packets: 371136
enp4s0f0_tx_packets: 124751
enp4s0f1_tx_packets: 120781
Total_tx_packets: 993417
enp130s0f0_tx_bytes: 3339441796
enp130s0f1_tx_bytes: 3294114537
enp4s0f0_tx_bytes: 1056937584
enp4s0f1_tx_bytes: 974635166
Total_tx_bytes: 8665129083


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.45        Core1: 150.22        
Core2: 36.91        Core3: 159.34        
Core4: 20.04        Core5: 140.29        
Core6: 25.67        Core7: 130.62        
Core8: 29.57        Core9: 103.82        
Core10: 27.46        Core11: 194.40        
Core12: 35.16        Core13: 187.54        
Core14: 24.35        Core15: 191.65        
Core16: 28.14        Core17: 14.50        
Core18: 29.70        Core19: 15.55        
Core20: 28.89        Core21: 148.43        
Core22: 33.13        Core23: 72.78        
Core24: 35.60        Core25: 132.05        
Core26: 34.40        Core27: 180.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.71
Socket1: 107.49
DDR read Latency(ns)
Socket0: 30378.99
Socket1: 259.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.57        Core1: 145.68        
Core2: 14.45        Core3: 156.49        
Core4: 17.60        Core5: 146.96        
Core6: 22.75        Core7: 123.95        
Core8: 26.23        Core9: 105.76        
Core10: 22.84        Core11: 193.06        
Core12: 24.58        Core13: 184.51        
Core14: 27.85        Core15: 189.31        
Core16: 29.44        Core17: 15.09        
Core18: 29.73        Core19: 16.73        
Core20: 29.01        Core21: 146.78        
Core22: 29.12        Core23: 58.86        
Core24: 30.96        Core25: 127.93        
Core26: 32.53        Core27: 178.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.65
Socket1: 106.05
DDR read Latency(ns)
Socket0: 29358.10
Socket1: 259.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.37        Core1: 146.49        
Core2: 18.80        Core3: 152.85        
Core4: 14.59        Core5: 139.65        
Core6: 23.46        Core7: 119.09        
Core8: 22.91        Core9: 102.42        
Core10: 30.53        Core11: 191.26        
Core12: 30.49        Core13: 183.24        
Core14: 30.08        Core15: 187.28        
Core16: 28.83        Core17: 14.88        
Core18: 29.25        Core19: 15.61        
Core20: 27.60        Core21: 149.52        
Core22: 30.09        Core23: 58.54        
Core24: 29.49        Core25: 131.35        
Core26: 32.72        Core27: 176.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.11
Socket1: 104.09
DDR read Latency(ns)
Socket0: 29053.24
Socket1: 258.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.92        Core1: 144.45        
Core2: 31.80        Core3: 154.29        
Core4: 18.48        Core5: 142.42        
Core6: 27.43        Core7: 120.58        
Core8: 13.58        Core9: 102.78        
Core10: 25.74        Core11: 191.33        
Core12: 25.99        Core13: 182.10        
Core14: 23.21        Core15: 188.01        
Core16: 27.44        Core17: 15.27        
Core18: 29.21        Core19: 16.14        
Core20: 28.89        Core21: 145.96        
Core22: 30.37        Core23: 65.68        
Core24: 30.46        Core25: 128.71        
Core26: 30.44        Core27: 177.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.27
Socket1: 105.85
DDR read Latency(ns)
Socket0: 28762.52
Socket1: 260.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13355
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14461106186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14461126942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7230568399; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7230568399; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7230689510; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7230689510; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6025513397; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4243606; Consumed Joules: 259.01; Watts: 43.10; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 694828; Consumed DRAM Joules: 10.63; DRAM Watts: 1.77
S1P0; QPIClocks: 14461068046; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14461079262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7230669692; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7230669692; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7230566482; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7230566482; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6016039612; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7522527; Consumed Joules: 459.14; Watts: 76.40; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1726165; Consumed DRAM Joules: 26.41; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3560
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.40   0.01    0.60     136 K   1152 K    0.88    0.11    0.00    0.02     2744        1        4     70
   1    1     0.07   0.06   1.20    1.20      37 M     47 M    0.21    0.29    0.05    0.07     1680     3755       10     55
   2    0     0.01   0.46   0.02    0.60     186 K   1738 K    0.89    0.09    0.00    0.02      560        2        6     69
   3    1     0.11   0.09   1.20    1.20      32 M     41 M    0.23    0.33    0.03    0.04     1792     3023       38     55
   4    0     0.01   0.44   0.01    0.64     133 K   1051 K    0.87    0.11    0.00    0.02     2632        2        4     70
   5    1     0.07   0.06   1.20    1.20      38 M     48 M    0.22    0.30    0.06    0.07     2744     3317        5     55
   6    0     0.01   0.46   0.01    0.60     116 K   1153 K    0.90    0.09    0.00    0.02      784        7        5     70
   7    1     0.07   0.07   1.04    1.20      26 M     36 M    0.27    0.32    0.04    0.05     1960     2266      186     55
   8    0     0.00   0.48   0.01    0.60      31 K    342 K    0.91    0.21    0.00    0.01     1736        4        0     69
   9    1     0.05   0.35   0.15    0.61    1327 K   2482 K    0.47    0.24    0.00    0.00      112      116        4     56
  10    0     0.00   0.66   0.01    0.60      26 K    239 K    0.89    0.26    0.00    0.01     1960        5        1     68
  11    1     0.03   0.03   1.20    1.20      46 M     54 M    0.15    0.18    0.15    0.18     2464     4320        4     53
  12    0     0.00   0.35   0.00    0.60      12 K    128 K    0.90    0.13    0.00    0.02      112        0        1     69
  13    1     0.05   0.04   1.20    1.20      42 M     51 M    0.17    0.22    0.08    0.10     1848     3573       60     53
  14    0     0.00   0.25   0.00    0.60      11 K    140 K    0.92    0.19    0.00    0.02      784        1        0     69
  15    1     0.04   0.03   1.20    1.20      44 M     52 M    0.15    0.21    0.12    0.14     3416     5973       41     53
  16    0     0.00   0.33   0.00    0.60    9832      125 K    0.92    0.21    0.00    0.01      224        0        0     70
  17    1     0.20   0.17   1.20    1.20      13 M     43 M    0.68    0.66    0.01    0.02     3584     3682        6     54
  18    0     0.00   0.42   0.00    0.60      14 K    155 K    0.91    0.22    0.00    0.01      224        0        0     70
  19    1     0.21   0.18   1.20    1.20      12 M     40 M    0.69    0.66    0.01    0.02     3752     3602       12     55
  20    0     0.08   1.63   0.05    1.00      61 K    896 K    0.93    0.59    0.00    0.00     8008       11        3     70
  21    1     0.04   0.05   0.84    1.20      23 M     31 M    0.23    0.25    0.06    0.07     2016     3190        3     54
  22    0     0.01   1.39   0.01    0.70      30 K    299 K    0.90    0.35    0.00    0.00     2856        3        1     70
  23    1     0.13   0.11   1.20    1.20      22 M     38 M    0.42    0.48    0.02    0.03     3752     2518       14     55
  24    0     0.02   1.11   0.02    0.86      47 K    479 K    0.90    0.50    0.00    0.00     6048        7        1     71
  25    1     0.12   0.11   1.09    1.20      26 M     35 M    0.27    0.35    0.02    0.03     1736     2806        1     54
  26    0     0.01   0.54   0.01    0.60      83 K    813 K    0.90    0.16    0.00    0.01      784        1        3     70
  27    1     0.05   0.04   1.20    1.20      42 M     51 M    0.16    0.26    0.08    0.10     1400     3681        0     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.95   0.01    0.72     901 K   8715 K    0.90    0.25    0.00    0.01    29456       44       28     61
 SKT    1     0.09   0.08   1.08    1.19     411 M    575 M    0.29    0.39    0.03    0.05    32256    45822      384     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     412 M    584 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.22 %

 C1 core residency: 7.60 %; C3 core residency: 0.28 %; C6 core residency: 45.90 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.25 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   52 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.48     0.20     216.45       8.94         273.40
 SKT   1    47.74    33.86     384.99      22.02         572.41
---------------------------------------------------------------------------------------------------------------
       *    48.22    34.06     601.44      30.95         571.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3739
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9591.75 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6673.04 --|
|-- Mem Ch  2: Reads (MB/s):   101.15 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    44.43 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   101.15 --||-- NODE 1 Mem Read (MB/s) :  9591.75 --|
|-- NODE 0 Mem Write(MB/s) :    44.43 --||-- NODE 1 Mem Write(MB/s) :  6673.04 --|
|-- NODE 0 P. Write (T/s):      31175 --||-- NODE 1 P. Write (T/s):     168711 --|
|-- NODE 0 Memory (MB/s):      145.58 --||-- NODE 1 Memory (MB/s):    16264.79 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9692.90                --|
            |--                System Write Throughput(MB/s):       6717.47                --|
            |--               System Memory Throughput(MB/s):      16410.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3871
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      33 M      7944    5096 K  8909 K     43 M     0    1368  
 1     108 M      2892      29 M   249 M     26 M     0    1258 K
-----------------------------------------------------------------------
 *     141 M        10 K    34 M   258 M     69 M     0    1260 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.85        Core1: 156.55        
Core2: 39.60        Core3: 157.33        
Core4: 35.01        Core5: 144.28        
Core6: 31.01        Core7: 126.85        
Core8: 27.47        Core9: 102.56        
Core10: 17.94        Core11: 175.41        
Core12: 14.00        Core13: 188.56        
Core14: 25.51        Core15: 189.01        
Core16: 23.33        Core17: 16.24        
Core18: 27.09        Core19: 15.88        
Core20: 31.90        Core21: 143.54        
Core22: 30.59        Core23: 36.21        
Core24: 30.87        Core25: 131.59        
Core26: 27.33        Core27: 166.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 100.58
DDR read Latency(ns)
Socket0: 26734.83
Socket1: 251.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.89        Core1: 156.70        
Core2: 30.70        Core3: 157.94        
Core4: 35.20        Core5: 144.23        
Core6: 30.59        Core7: 126.79        
Core8: 13.59        Core9: 100.07        
Core10: 25.83        Core11: 174.75        
Core12: 18.24        Core13: 188.52        
Core14: 24.60        Core15: 188.42        
Core16: 24.09        Core17: 16.62        
Core18: 25.77        Core19: 15.63        
Core20: 30.42        Core21: 145.11        
Core22: 29.54        Core23: 46.03        
Core24: 30.63        Core25: 129.70        
Core26: 30.16        Core27: 166.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 101.55
DDR read Latency(ns)
Socket0: 28260.13
Socket1: 257.90
irq_total: 263155.825850759
cpu_total: 45.52
cpu_0: 1.86
cpu_1: 100.00
cpu_2: 0.73
cpu_3: 100.00
cpu_4: 0.53
cpu_5: 100.00
cpu_6: 0.40
cpu_7: 84.31
cpu_8: 0.86
cpu_9: 18.48
cpu_10: 2.66
cpu_11: 100.00
cpu_12: 2.46
cpu_13: 100.00
cpu_14: 1.46
cpu_15: 100.00
cpu_16: 0.93
cpu_17: 99.00
cpu_18: 0.93
cpu_19: 99.27
cpu_20: 0.86
cpu_21: 74.73
cpu_22: 1.73
cpu_23: 99.93
cpu_24: 1.26
cpu_25: 80.85
cpu_26: 1.20
cpu_27: 100.00
enp130s0f0_rx_packets: 141737
enp130s0f1_rx_packets: 129822
enp4s0f0_rx_packets: 144713
enp4s0f1_rx_packets: 199123
Total_rx_packets: 615395
enp130s0f0_tx_bytes_phy: 3175802783
enp130s0f1_tx_bytes_phy: 3783838431
enp4s0f0_tx_bytes_phy: 1054637446
enp4s0f1_tx_bytes_phy: 1003665092
Total_tx_bytes_phy: 9017943752
enp130s0f0_rx_bytes_phy: 923192460
enp130s0f1_rx_bytes_phy: 742782561
enp4s0f0_rx_bytes_phy: 1122212574
enp4s0f1_rx_bytes_phy: 1566850266
Total_rx_bytes_phy: 4355037861
enp130s0f0_tx_packets_phy: 363219
enp130s0f1_tx_packets_phy: 428037
enp4s0f0_tx_packets_phy: 132573
enp4s0f1_tx_packets_phy: 136303
Total_tx_packets_phy: 1060132
enp130s0f0_tx_bytes: 3174182959
enp130s0f1_tx_bytes: 3782008018
enp4s0f0_tx_bytes: 1053409657
enp4s0f1_tx_bytes: 1002167055
Total_tx_bytes: 9011767689
enp130s0f0_tx_packets: 358836
enp130s0f1_tx_packets: 424799
enp4s0f0_tx_packets: 124646
enp4s0f1_tx_packets: 121147
Total_tx_packets: 1029428
enp130s0f0_rx_bytes: 916905410
enp130s0f1_rx_bytes: 737748204
enp4s0f0_rx_bytes: 1114726274
enp4s0f1_rx_bytes: 1556547059
Total_rx_bytes: 4325926947
enp130s0f0_rx_packets_phy: 141740
enp130s0f1_rx_packets_phy: 129823
enp4s0f0_rx_packets_phy: 144735
enp4s0f1_rx_packets_phy: 199122
Total_rx_packets_phy: 615420


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.13        Core1: 155.84        
Core2: 27.07        Core3: 155.58        
Core4: 29.79        Core5: 143.68        
Core6: 33.61        Core7: 127.60        
Core8: 13.32        Core9: 100.29        
Core10: 22.47        Core11: 173.44        
Core12: 23.63        Core13: 188.08        
Core14: 22.38        Core15: 188.96        
Core16: 23.78        Core17: 16.28        
Core18: 21.83        Core19: 14.71        
Core20: 27.84        Core21: 145.30        
Core22: 30.29        Core23: 49.61        
Core24: 30.40        Core25: 130.01        
Core26: 29.71        Core27: 165.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.00
Socket1: 100.90
DDR read Latency(ns)
Socket0: 27450.55
Socket1: 257.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.42        Core1: 156.03        
Core2: 32.12        Core3: 155.93        
Core4: 37.07        Core5: 137.02        
Core6: 28.78        Core7: 129.40        
Core8: 18.08        Core9: 100.72        
Core10: 28.82        Core11: 176.05        
Core12: 23.88        Core13: 187.58        
Core14: 18.11        Core15: 189.15        
Core16: 25.93        Core17: 16.58        
Core18: 37.65        Core19: 14.97        
Core20: 34.07        Core21: 143.09        
Core22: 30.29        Core23: 51.81        
Core24: 31.52        Core25: 128.65        
Core26: 28.51        Core27: 165.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.40
Socket1: 101.24
DDR read Latency(ns)
Socket0: 29085.06
Socket1: 260.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.29        Core1: 156.56        
Core2: 35.47        Core3: 154.33        
Core4: 42.61        Core5: 132.10        
Core6: 39.23        Core7: 123.58        
Core8: 31.99        Core9: 97.57        
Core10: 24.85        Core11: 172.37        
Core12: 25.32        Core13: 186.25        
Core14: 19.94        Core15: 187.95        
Core16: 29.78        Core17: 16.62        
Core18: 24.37        Core19: 14.03        
Core20: 24.48        Core21: 143.63        
Core22: 29.87        Core23: 52.48        
Core24: 29.68        Core25: 130.96        
Core26: 30.89        Core27: 163.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.75
Socket1: 100.09
DDR read Latency(ns)
Socket0: 28319.27
Socket1: 260.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.71        Core1: 156.43        
Core2: 37.83        Core3: 155.44        
Core4: 31.34        Core5: 141.87        
Core6: 26.39        Core7: 128.99        
Core8: 32.36        Core9: 97.92        
Core10: 12.72        Core11: 172.05        
Core12: 23.84        Core13: 186.71        
Core14: 18.28        Core15: 187.70        
Core16: 23.51        Core17: 17.89        
Core18: 26.68        Core19: 14.62        
Core20: 23.85        Core21: 144.79        
Core22: 30.29        Core23: 52.30        
Core24: 30.93        Core25: 130.92        
Core26: 31.00        Core27: 163.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 101.78
DDR read Latency(ns)
Socket0: 27597.11
Socket1: 259.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15065
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420537402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420549046; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210279648; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210279648; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210375105; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210375105; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008625505; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4210025; Consumed Joules: 256.96; Watts: 42.77; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 698723; Consumed DRAM Joules: 10.69; DRAM Watts: 1.78
S1P0; QPIClocks: 14420512030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420516526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210365475; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210365475; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210270383; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210270383; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6018951704; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7537075; Consumed Joules: 460.03; Watts: 76.57; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1729519; Consumed DRAM Joules: 26.46; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c0e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.01    0.60     130 K    765 K    0.83    0.09    0.00    0.02     2408        5        2     70
   1    1     0.10   0.08   1.20    1.20      35 M     44 M    0.21    0.31    0.04    0.04     2632     3536       19     55
   2    0     0.01   0.42   0.02    0.60     200 K   1773 K    0.89    0.08    0.00    0.02      448        1        0     69
   3    1     0.07   0.06   1.20    1.20      36 M     46 M    0.21    0.29    0.05    0.07     2352     3856       81     54
   4    0     0.01   0.42   0.02    0.60     190 K   1788 K    0.89    0.07    0.00    0.03      392        1        0     70
   5    1     0.07   0.06   1.20    1.20      37 M     48 M    0.23    0.30    0.05    0.07     3080     3278       46     54
   6    0     0.00   0.42   0.01    0.60     123 K   1216 K    0.90    0.08    0.00    0.03      504        1        0     69
   7    1     0.08   0.07   1.02    1.20      26 M     35 M    0.26    0.32    0.03    0.05     1680     2239      121     54
   8    0     0.00   0.35   0.00    0.60      25 K    290 K    0.91    0.14    0.00    0.02      784        0        1     68
   9    1     0.07   0.39   0.18    0.62    1723 K   3276 K    0.47    0.29    0.00    0.00       56      152        5     56
  10    0     0.01   1.54   0.01    0.70      26 K    262 K    0.90    0.34    0.00    0.00     2632        6        1     68
  11    1     0.10   0.08   1.20    1.20      37 M     46 M    0.19    0.29    0.04    0.05     2016     3194       17     53
  12    0     0.03   1.46   0.02    0.98      41 K    451 K    0.91    0.53    0.00    0.00     4368        7        0     70
  13    1     0.03   0.03   1.20    1.20      45 M     53 M    0.15    0.20    0.14    0.16     1400     3818        0     53
  14    0     0.03   1.47   0.02    0.96      44 K    432 K    0.90    0.53    0.00    0.00     4200        7        2     69
  15    1     0.04   0.03   1.20    1.20      45 M     53 M    0.15    0.20    0.12    0.15     1344     3683       27     53
  16    0     0.02   1.20   0.02    0.94      38 K    390 K    0.90    0.52    0.00    0.00     4760        6        1     70
  17    1     0.18   0.15   1.19    1.20      16 M     44 M    0.63    0.63    0.01    0.02     4088     3998        5     53
  18    0     0.03   1.45   0.02    0.99      40 K    455 K    0.91    0.53    0.00    0.00     5040        8        1     70
  19    1     0.18   0.15   1.19    1.20      17 M     47 M    0.64    0.64    0.01    0.03     4200     4203        6     55
  20    0     0.00   0.67   0.01    0.60      30 K    287 K    0.90    0.36    0.00    0.01      728        1        0     70
  21    1     0.06   0.07   0.91    1.20      24 M     32 M    0.24    0.28    0.04    0.05     2240     3099       25     54
  22    0     0.00   0.56   0.01    0.60      27 K    247 K    0.89    0.29    0.00    0.01      560        0        0     71
  23    1     0.14   0.11   1.20    1.20      20 M     37 M    0.47    0.53    0.01    0.03     3472     2697      123     54
  24    0     0.00   0.52   0.00    0.60      19 K    224 K    0.91    0.28    0.00    0.01      728        1        0     70
  25    1     0.09   0.09   1.01    1.20      25 M     33 M    0.25    0.34    0.03    0.04     1904     2595        1     54
  26    0     0.00   0.63   0.01    0.60      32 K    267 K    0.88    0.27    0.00    0.01     1344        2        0     70
  27    1     0.09   0.08   1.20    1.20      38 M     47 M    0.18    0.32    0.04    0.05     1400     3277        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.95   0.01    0.73     971 K   8854 K    0.89    0.26    0.00    0.01    28896       46        8     62
 SKT    1     0.09   0.09   1.08    1.19     408 M    575 M    0.29    0.40    0.03    0.04    31864    43625      477     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.10   0.55    1.18     409 M    584 M    0.30    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.26 %

 C1 core residency: 7.41 %; C3 core residency: 0.35 %; C6 core residency: 45.98 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.30 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.50     0.22     215.57       8.95         257.96
 SKT   1    48.15    33.43     385.57      22.02         570.11
---------------------------------------------------------------------------------------------------------------
       *    48.65    33.64     601.13      30.97         569.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3dea
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9552.48 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6692.26 --|
|-- Mem Ch  2: Reads (MB/s):   103.84 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    45.16 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   103.84 --||-- NODE 1 Mem Read (MB/s) :  9552.48 --|
|-- NODE 0 Mem Write(MB/s) :    45.16 --||-- NODE 1 Mem Write(MB/s) :  6692.26 --|
|-- NODE 0 P. Write (T/s):      31200 --||-- NODE 1 P. Write (T/s):     164994 --|
|-- NODE 0 Memory (MB/s):      148.99 --||-- NODE 1 Memory (MB/s):    16244.74 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9656.31                --|
            |--                System Write Throughput(MB/s):       6737.42                --|
            |--               System Memory Throughput(MB/s):      16393.73                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3f1f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      34 M      9600    2933 K  1995 K     42 M   372    2388  
 1      95 M      2784      28 M   235 M     27 M     0    1245 K
-----------------------------------------------------------------------
 *     130 M        12 K    31 M   237 M     69 M   372    1248 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.06        Core1: 144.36        
Core2: 34.03        Core3: 156.62        
Core4: 35.00        Core5: 163.60        
Core6: 33.61        Core7: 125.21        
Core8: 29.92        Core9: 87.83        
Core10: 12.28        Core11: 192.36        
Core12: 25.17        Core13: 192.52        
Core14: 19.58        Core15: 182.26        
Core16: 26.17        Core17: 26.08        
Core18: 26.21        Core19: 23.57        
Core20: 30.91        Core21: 141.87        
Core22: 29.32        Core23: 32.26        
Core24: 31.10        Core25: 138.78        
Core26: 26.96        Core27: 177.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.67
Socket1: 110.16
DDR read Latency(ns)
Socket0: 27128.68
Socket1: 251.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.66        Core1: 148.16        
Core2: 30.09        Core3: 155.40        
Core4: 41.41        Core5: 163.48        
Core6: 33.41        Core7: 117.60        
Core8: 38.58        Core9: 86.70        
Core10: 36.80        Core11: 191.33        
Core12: 21.17        Core13: 191.27        
Core14: 29.58        Core15: 179.52        
Core16: 37.84        Core17: 30.34        
Core18: 38.59        Core19: 22.83        
Core20: 32.81        Core21: 141.91        
Core22: 35.39        Core23: 35.98        
Core24: 30.87        Core25: 133.44        
Core26: 31.25        Core27: 175.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.97
Socket1: 111.43
DDR read Latency(ns)
Socket0: 27916.62
Socket1: 255.88
irq_total: 254625.343484506
cpu_total: 46.79
cpu_0: 1.40
cpu_1: 100.00
cpu_2: 0.93
cpu_3: 100.00
cpu_4: 0.40
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 94.48
cpu_8: 0.60
cpu_9: 29.12
cpu_10: 1.86
cpu_11: 100.00
cpu_12: 3.19
cpu_13: 100.00
cpu_14: 1.80
cpu_15: 100.00
cpu_16: 0.93
cpu_17: 99.07
cpu_18: 1.46
cpu_19: 95.88
cpu_20: 1.33
cpu_21: 85.17
cpu_22: 1.40
cpu_23: 99.34
cpu_24: 1.00
cpu_25: 89.23
cpu_26: 0.73
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 292726
enp130s0f1_tx_packets_phy: 393737
enp4s0f0_tx_packets_phy: 138336
enp4s0f1_tx_packets_phy: 137053
Total_tx_packets_phy: 961852
enp130s0f0_rx_packets_phy: 131180
enp130s0f1_rx_packets_phy: 131973
enp4s0f0_rx_packets_phy: 144353
enp4s0f1_rx_packets_phy: 196728
Total_rx_packets_phy: 604234
enp130s0f0_rx_packets: 131182
enp130s0f1_rx_packets: 131986
enp4s0f0_rx_packets: 144362
enp4s0f1_rx_packets: 196734
Total_rx_packets: 604264
enp130s0f0_tx_bytes: 2542902486
enp130s0f1_tx_bytes: 3460367811
enp4s0f0_tx_bytes: 1103979929
enp4s0f1_tx_bytes: 1001098597
Total_tx_bytes: 8108348823
enp130s0f0_rx_bytes: 883771469
enp130s0f1_rx_bytes: 802004871
enp4s0f0_rx_bytes: 1102575693
enp4s0f1_rx_bytes: 1548009742
Total_rx_bytes: 4336361775
enp130s0f0_tx_bytes_phy: 2544245787
enp130s0f1_tx_bytes_phy: 3461890408
enp4s0f0_tx_bytes_phy: 1105080263
enp4s0f1_tx_bytes_phy: 1002531185
Total_tx_bytes_phy: 8113747643
enp130s0f0_tx_packets: 288328
enp130s0f1_tx_packets: 389370
enp4s0f0_tx_packets: 128634
enp4s0f1_tx_packets: 121719
Total_tx_packets: 928051
enp130s0f0_rx_bytes_phy: 889785723
enp130s0f1_rx_bytes_phy: 807382911
enp4s0f0_rx_bytes_phy: 1109702569
enp4s0f1_rx_bytes_phy: 1558053759
Total_rx_bytes_phy: 4364924962


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.56        Core1: 145.30        
Core2: 32.42        Core3: 154.63        
Core4: 34.43        Core5: 161.69        
Core6: 32.09        Core7: 121.85        
Core8: 26.79        Core9: 87.10        
Core10: 25.13        Core11: 191.56        
Core12: 14.15        Core13: 191.48        
Core14: 22.93        Core15: 180.02        
Core16: 25.55        Core17: 25.72        
Core18: 25.04        Core19: 22.09        
Core20: 27.13        Core21: 145.46        
Core22: 28.23        Core23: 37.45        
Core24: 30.39        Core25: 131.77        
Core26: 31.30        Core27: 176.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.73
Socket1: 109.32
DDR read Latency(ns)
Socket0: 26907.04
Socket1: 256.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.81        Core1: 146.89        
Core2: 33.52        Core3: 156.74        
Core4: 31.21        Core5: 162.44        
Core6: 38.84        Core7: 122.68        
Core8: 33.92        Core9: 87.36        
Core10: 27.10        Core11: 190.40        
Core12: 17.79        Core13: 191.86        
Core14: 12.85        Core15: 180.70        
Core16: 26.12        Core17: 26.02        
Core18: 26.56        Core19: 23.52        
Core20: 24.96        Core21: 142.12        
Core22: 24.15        Core23: 34.50        
Core24: 30.65        Core25: 136.81        
Core26: 30.92        Core27: 177.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 110.80
DDR read Latency(ns)
Socket0: 27301.19
Socket1: 253.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.34        Core1: 146.53        
Core2: 33.03        Core3: 155.25        
Core4: 32.67        Core5: 159.73        
Core6: 30.91        Core7: 124.03        
Core8: 33.94        Core9: 86.62        
Core10: 34.32        Core11: 191.46        
Core12: 14.06        Core13: 191.67        
Core14: 15.80        Core15: 181.52        
Core16: 24.65        Core17: 26.55        
Core18: 27.62        Core19: 23.91        
Core20: 24.39        Core21: 143.92        
Core22: 26.78        Core23: 36.15        
Core24: 30.21        Core25: 133.43        
Core26: 30.37        Core27: 175.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 111.12
DDR read Latency(ns)
Socket0: 27010.51
Socket1: 254.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.75        Core1: 146.45        
Core2: 31.58        Core3: 156.96        
Core4: 34.41        Core5: 161.81        
Core6: 32.12        Core7: 120.79        
Core8: 27.94        Core9: 89.17        
Core10: 28.07        Core11: 192.82        
Core12: 14.16        Core13: 192.48        
Core14: 26.28        Core15: 181.54        
Core16: 24.44        Core17: 24.07        
Core18: 25.55        Core19: 24.21        
Core20: 26.86        Core21: 143.61        
Core22: 25.77        Core23: 29.10        
Core24: 31.20        Core25: 135.94        
Core26: 31.53        Core27: 179.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.93
Socket1: 109.09
DDR read Latency(ns)
Socket0: 28082.50
Socket1: 258.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16798
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14427911294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14427928198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213969623; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213969623; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7214062731; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7214062731; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011685325; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4230287; Consumed Joules: 258.20; Watts: 42.97; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 698914; Consumed DRAM Joules: 10.69; DRAM Watts: 1.78
S1P0; QPIClocks: 14427917482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14427922918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7214062879; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7214062879; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213973400; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213973400; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010668784; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7524876; Consumed Joules: 459.28; Watts: 76.43; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1730319; Consumed DRAM Joules: 26.47; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 42d5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.40   0.02    0.60     187 K   1335 K    0.86    0.12    0.00    0.02     4872       11        2     69
   1    1     0.06   0.05   1.20    1.20      37 M     47 M    0.20    0.29    0.06    0.08     3304     3807       64     54
   2    0     0.01   0.52   0.01    0.60     109 K    846 K    0.87    0.16    0.00    0.01      728        3        0     69
   3    1     0.10   0.08   1.20    1.20      33 M     42 M    0.22    0.32    0.03    0.04     1848     3099       21     54
   4    0     0.00   0.48   0.00    0.60      30 K    286 K    0.89    0.17    0.00    0.01      392        1        0     70
   5    1     0.08   0.07   1.20    1.20      37 M     46 M    0.20    0.28    0.05    0.06     1904     3308       43     54
   6    0     0.00   0.60   0.00    0.60      22 K    155 K    0.86    0.19    0.00    0.01     1120        1        0     69
   7    1     0.08   0.07   1.13    1.20      28 M     38 M    0.28    0.34    0.03    0.05     1736     2395      157     54
   8    0     0.00   0.33   0.00    0.60      14 K    145 K    0.90    0.11    0.00    0.02      280        1        0     68
   9    1     0.11   0.35   0.31    0.76    2695 K   4926 K    0.45    0.41    0.00    0.00      168      228       50     55
  10    0     0.00   0.30   0.00    0.60      11 K    144 K    0.92    0.18    0.00    0.02      616        1        0     68
  11    1     0.05   0.04   1.20    1.20      42 M     49 M    0.15    0.21    0.09    0.10     1008     3697       10     53
  12    0     0.00   0.35   0.00    0.60      11 K    148 K    0.92    0.22    0.00    0.01     1232        1        0     70
  13    1     0.03   0.02   1.20    1.20      44 M     52 M    0.15    0.19    0.15    0.18     2632     3795        0     53
  14    0     0.03   1.50   0.02    0.93      39 K    419 K    0.91    0.53    0.00    0.00     3976        7        0     69
  15    1     0.07   0.06   1.20    1.20      39 M     48 M    0.17    0.25    0.06    0.07     1960     3462       41     53
  16    0     0.05   1.44   0.03    1.04      46 K    625 K    0.93    0.57    0.00    0.00     6328       10        2     70
  17    1     0.14   0.12   1.19    1.20      17 M     41 M    0.57    0.60    0.01    0.03     4088     3573        9     54
  18    0     0.04   1.63   0.03    0.91      61 K    546 K    0.89    0.51    0.00    0.00     5208       10        2     70
  19    1     0.14   0.12   1.15    1.20      16 M     40 M    0.60    0.59    0.01    0.03     5096     3692        5     55
  20    0     0.00   0.68   0.01    0.60      37 K    281 K    0.87    0.33    0.00    0.01      952        1        0     70
  21    1     0.07   0.07   1.02    1.20      26 M     34 M    0.24    0.29    0.04    0.05     1680     3382       12     55
  22    0     0.00   0.66   0.01    0.60      28 K    244 K    0.88    0.32    0.00    0.01      728        1        0     70
  23    1     0.13   0.11   1.19    1.20      17 M     41 M    0.57    0.58    0.01    0.03     3752     3378       16     55
  24    0     0.01   0.43   0.02    0.60     199 K   1851 K    0.89    0.07    0.00    0.03      616        3        1     70
  25    1     0.09   0.08   1.09    1.20      27 M     36 M    0.25    0.33    0.03    0.04     2184     2746       31     55
  26    0     0.01   0.42   0.01    0.60     159 K   1566 K    0.90    0.07    0.00    0.03     1064        3        1     70
  27    1     0.06   0.05   1.20    1.20      40 M     48 M    0.17    0.27    0.07    0.08     1568     3572       64     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.73     959 K   8597 K    0.89    0.25    0.00    0.01    28112       54        8     61
 SKT    1     0.09   0.08   1.11    1.19     411 M    572 M    0.28    0.38    0.03    0.05    32928    44134      523     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.18     412 M    580 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.42 %

 C1 core residency: 6.09 %; C3 core residency: 0.30 %; C6 core residency: 46.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.17 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.51     0.23     215.76       8.91         242.92
 SKT   1    47.81    33.45     385.01      21.99         559.62
---------------------------------------------------------------------------------------------------------------
       *    48.32    33.68     600.77      30.89         559.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
