{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365490066828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365490066828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 12:17:46 2013 " "Processing started: Tue Apr 09 12:17:46 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365490066828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365490066828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slaveFIFO2b_ZLP -c slaveFIFO2b_ZLP " "Command: quartus_map --read_settings_files=on --write_settings_files=off slaveFIFO2b_ZLP -c slaveFIFO2b_ZLP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365490066828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1365490067515 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "slaveFIFO2b_ZLP.v(45) " "Verilog HDL warning at slaveFIFO2b_ZLP.v(45): extended using \"x\" or \"z\"" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1365490067625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/rtl_verilog/slavefifo2b_zlp.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/rtl_verilog/slavefifo2b_zlp.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveFIFO2b_ZLP " "Found entity 1: slaveFIFO2b_ZLP" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365490067625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365490067625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_zlp/verilog_proj/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_zlp/verilog_proj/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../pll.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365490067640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365490067640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_zlp/verilog_proj/ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_zlp/verilog_proj/ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr " "Found entity 1: ddr" {  } { { "../ddr.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/ddr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365490067640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365490067640 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "slwr_zlp_d1_ slaveFIFO2b_ZLP.v(42) " "Verilog HDL error at slaveFIFO2b_ZLP.v(42): object \"slwr_zlp_d1_\" is not declared" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365490067640 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "slwr_zlp_d1_ slaveFIFO2b_ZLP.v(45) " "Verilog HDL error at slaveFIFO2b_ZLP.v(45): object \"slwr_zlp_d1_\" is not declared" {  } { { "../../../rtl_verilog/slaveFIFO2b_ZLP.v" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_verilog/slaveFIFO2b_ZLP.v" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365490067640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/output_files/slaveFIFO2b_ZLP.map.smsg " "Generated suppressed messages file D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/output_files/slaveFIFO2b_ZLP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1365490067734 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365490067875 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 09 12:17:47 2013 " "Processing ended: Tue Apr 09 12:17:47 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365490067875 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365490067875 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365490067875 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365490067875 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365490068562 ""}
