#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Oct 31 12:00:38 2017
# Process ID: 10201
# Current directory: /home/A01577421/Desktop/ECE2700
# Command line: vivado
# Log file: /home/A01577421/Desktop/ECE2700/vivado.log
# Journal file: /home/A01577421/Desktop/ECE2700/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/software/xilinx/Vivado/2015.4/data/ip'.
file mkdir /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sim_1/new/testcount.v w ]
add_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sim_1/new/testcount.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
xvlog -m64 --relax -prj counter_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
ERROR: [VRFC 10-529] concurrent assignment to a non-net j is not permitted [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v:39]
ERROR: [VRFC 10-1040] module counter ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/xvlog.log' file for more information.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v" into library work [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v" into library work [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v" into library work [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v" into library work [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v" into library work [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v:1]
[Tue Oct 31 12:10:13 2017] Launched synth_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/synth_1/runme.log
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testcount' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
xvlog -m64 --relax -prj testcount_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sim_1/new/testcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcount
ERROR: [VRFC 10-91] o is not declared [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sim_1/new/testcount.v:33]
ERROR: [VRFC 10-1040] module testcount ignored due to previous errors [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sim_1/new/testcount.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testcount' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
xvlog -m64 --relax -prj testcount_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sim_1/new/testcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcount
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto aee18d4de3d94b6092e002e78e4b77a6 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testcount_behav xil_defaultlib.testcount xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net Q is not permitted [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v:43]
ERROR: [VRFC 10-529] concurrent assignment to a non-net Q is not permitted [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testcount' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
xvlog -m64 --relax -prj testcount_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sim_1/new/testcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcount
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/software/xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto aee18d4de3d94b6092e002e78e4b77a6 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testcount_behav xil_defaultlib.testcount xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.dlatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.testcount
Compiling module xil_defaultlib.glbl
Built simulation snapshot testcount_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav/xsim.dir/testcount_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 31 12:25:17 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testcount_behav -key {Behavioral:sim_1:Functional:testcount} -tclbatch {testcount.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
shm_open: Permission denied
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.

ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v" into library work [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v" into library work [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v" into library work [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v" into library work [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v" into library work [/home/A01577421/Desktop/ECE2700/Lab4/counter/counter.srcs/sources_1/imports/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v:1]
[Tue Oct 31 12:25:43 2017] Launched synth_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 31 12:26:20 2017] Launched impl_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 31 12:26:59 2017] Launched impl_1...
Run output will be captured here: /home/A01577421/Desktop/ECE2700/Lab4/counter/counter.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 12:28:56 2017...
