

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Dec 10 22:44:46 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+------+------+------+------+---------+
        |                            |                 |   Latency   |   Interval  | Pipeline|
        |          Instance          |      Module     |  min |  max |  min |  max |   Type  |
        +----------------------------+-----------------+------+------+------+------+---------+
        |grp_combine_fu_221          |combine          |     ?|     ?|     ?|     ?|   none  |
        |grp_input_transfer_fu_237   |input_transfer   |    37|  1130|    37|  1130|   none  |
        |grp_interp1_fu_252          |interp1          |   639|   639|   639|   639|   none  |
        |grp_output_transfer_fu_264  |output_transfer  |  2698|  4101|  2698|  4101|   none  |
        +----------------------------+-----------------+------+------+------+------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  323|  323|         1|          1|          1|   323|    yes   |
        |- Loop 2  |  256|  256|         2|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      1|       0|    507|
|FIFO             |        -|      -|       -|      -|
|Instance         |       33|     80|   18544|  30460|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     98|
|Register         |        -|      -|     180|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       41|     81|   18724|  31065|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       14|     36|      17|     58|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+-------+-------+-------+
    |          Instance          |      Module     | BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------------------------+-----------------+---------+-------+-------+-------+
    |grp_combine_fu_221          |combine          |       21|     72|  10342|  21306|
    |grp_input_transfer_fu_237   |input_transfer   |        4|      0|   5294|   5759|
    |grp_interp1_fu_252          |interp1          |        4|      8|   2735|   2900|
    |grp_output_transfer_fu_264  |output_transfer  |        4|      0|    173|    495|
    +----------------------------+-----------------+---------+-------+-------+-------+
    |Total                       |                 |       33|     80|  18544|  30460|
    +----------------------------+-----------------+---------+-------+-------+-------+

    * Memory: 
    +---------------------+----------------------+---------+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+------+-----+------+-------------+
    |index_output_V_U     |top_index_output_V    |        1|   256|   32|     1|         8192|
    |output_realtime_V_U  |top_index_output_V    |        1|   256|   32|     1|         8192|
    |input_array_V_U      |top_input_array_V     |        2|  1024|   32|     1|        32768|
    |output_array_V_U     |top_input_array_V     |        2|  1024|   32|     1|        32768|
    |transfer_array_V_U   |top_transfer_array_V  |        1|   323|   32|     1|        10336|
    |index_input_V_U      |top_transfer_array_V  |        1|   323|   32|     1|        10336|
    +---------------------+----------------------+---------+------+-----+------+-------------+
    |Total                |                      |        8|  3206|  192|     6|       102592|
    +---------------------+----------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_cast5_fu_417_p2  |     *    |      1|  0|   1|          17|          20|
    |ii_fu_371_p2         |     +    |      0|  0|   9|           9|           1|
    |jj_2_fu_401_p2       |     +    |      0|  0|   9|           9|           1|
    |next_mul_fu_407_p2   |     +    |      0|  0|  17|          17|           9|
    |ret_V_3_fu_536_p2    |     +    |      0|  0|  26|          26|           1|
    |tmp_49_fu_455_p2     |     +    |      0|  0|  32|          32|           1|
    |p_neg_fu_323_p2      |     -    |      0|  0|  32|           1|          32|
    |p_neg_t7_fu_499_p2   |     -    |      0|  0|  32|           1|          32|
    |p_neg_t_fu_341_p2    |     -    |      0|  0|  32|           1|          32|
    |p_s_fu_548_p3        |  Select  |      0|  0|  26|           1|          26|
    |ret_V_4_fu_556_p3    |  Select  |      0|  0|  26|           1|          26|
    |tmp_38_fu_347_p3     |  Select  |      0|  0|  32|           1|          32|
    |tmp_50_fu_505_p3     |  Select  |      0|  0|  32|           1|          32|
    |exitcond8_fu_395_p2  |   icmp   |      0|  0|  11|           9|          10|
    |exitcond_fu_365_p2   |   icmp   |      0|  0|  10|           9|           9|
    |tmp_36_fu_291_p2     |   icmp   |      0|  0|  40|          32|          10|
    |tmp_37_fu_297_p2     |   icmp   |      0|  0|  40|          32|           1|
    |tmp_39_fu_359_p2     |   icmp   |      0|  0|  10|           9|           8|
    |tmp_48_fu_542_p2     |   icmp   |      0|  0|   6|           6|           1|
    |tmp_s_fu_285_p2      |   icmp   |      0|  0|  40|          32|           1|
    |p_neg5_fu_481_p2     |    xor   |      0|  0|  44|          32|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      1|  0| 507|         278|         287|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ii_2_reg_186                |   9|          2|    9|         18|
    |index_input_V_address0      |   9|          2|    9|         18|
    |index_output_V_address0     |   8|          2|    8|         16|
    |input_array_V_address0      |  10|          2|   10|         20|
    |jj_phi_fu_201_p4            |   9|          2|    9|         18|
    |jj_reg_197                  |   9|          2|    9|         18|
    |output_array_V_address0     |  10|          2|   10|         20|
    |output_realtime_V_address0  |   8|          2|    8|         16|
    |phi_mul_reg_209             |  17|          2|   17|         34|
    |transfer_array_V_address0   |   9|          2|    9|         18|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  98|         20|   98|        196|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+-----+-----------+
    |                       Name                       | FF | Bits| Const Bits|
    +--------------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                         |   4|    4|          0|
    |ap_reg_ppiten_pp1_it0                             |   1|    1|          0|
    |ap_reg_ppiten_pp1_it1                             |   1|    1|          0|
    |exitcond8_reg_598                                 |   1|    1|          0|
    |grp_combine_fu_221_ap_start_ap_start_reg          |   1|    1|          0|
    |grp_input_transfer_fu_237_ap_start_ap_start_reg   |   1|    1|          0|
    |grp_interp1_fu_252_ap_start_ap_start_reg          |   1|    1|          0|
    |grp_output_transfer_fu_264_ap_start_ap_start_reg  |   1|    1|          0|
    |ii_2_reg_186                                      |   9|    9|          0|
    |initialize                                        |  32|   32|          0|
    |input0_V_reg_569                                  |  16|   22|          6|
    |input_buffer_pointer                              |  32|   32|          0|
    |jj_2_reg_602                                      |   9|    9|          0|
    |jj_reg_197                                        |   9|    9|          0|
    |output_count                                      |  32|   32|          0|
    |phi_mul_reg_209                                   |  17|   17|          0|
    |tmp_36_reg_578                                    |   1|    1|          0|
    |tmp_37_reg_582                                    |   1|    1|          0|
    |tmp_39_reg_586                                    |   1|    1|          0|
    |tmp_44_reg_612                                    |   9|    9|          0|
    |tmp_s_reg_574                                     |   1|    1|          0|
    +--------------------------------------------------+----+-----+-----------+
    |Total                                             | 180|  186|          6|
    +--------------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      top     | return value |
|input_r          |  in |   16|   ap_none  |    input_r   |    scalar    |
|output_r         | out |   16|   ap_vld   |   output_r   |    pointer   |
|output_r_ap_vld  | out |    1|   ap_vld   |   output_r   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

