============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 17:33:20 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v
HDL-5007 WARNING: 'clk' is not declared in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(40)
HDL-5007 WARNING: 'clk' is not declared in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(51)
HDL-5007 WARNING: 'matrix_img_vsync' is not declared in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(55)
HDL-5007 WARNING: 'clk' is not declared in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(40)
HDL-5007 WARNING: 'clk' is not declared in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(51)
HDL-5007 WARNING: 'matrix_img_vsync' is not declared in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(55)
RUN-1001 : Project manager successfully analyzed 57 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(158)
HDL-1007 : elaborate module CortexM0_SoC in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : elaborate module PLL in ../../al_ip/PLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=2,CLKC0_DIV=10,CLKC1_DIV=40,CLKC2_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=9,CLKC1_CPHASE=39,CLKC2_CPHASE=9,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(929)
HDL-1007 : elaborate module SDRAM_PLL in ../../al_ip/SDRAM_PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=2,CLKC0_DIV=10,CLKC1_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=4,CLKC0_CPHASE=9,CLKC1_CPHASE=6,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(929)
HDL-1007 : elaborate module PIXEL_PLL in ../../al_ip/PIXEL_PLL.v(24)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=2,CLKC0_DIV=10,CLKC1_DIV=10,CLKC2_DIV=2,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=9,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(929)
HDL-1007 : elaborate module Keyboard in ../../../rtl/Keyboard.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../../../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../../../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../../../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../../../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../../../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../../../rtl/CortexM0_SoC.v(615)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../../../rtl/CortexM0_SoC.v(616)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../../../rtl/CortexM0_SoC.v(617)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../../../rtl/CortexM0_SoC.v(648)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../../../rtl/CortexM0_SoC.v(649)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../../../rtl/CortexM0_SoC.v(650)
HDL-1007 : elaborate module AHBlite_LED in ../../../rtl/AHBlite_LED.v(1)
HDL-1007 : elaborate module AHBlite_Timer in ../../../rtl/AHBlite_Timer.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../../../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_SEG in ../../../rtl/AHBlite_SEG.v(1)
HDL-1007 : elaborate module smg in ../../../rtl/smg.v(1)
HDL-5007 WARNING: edge of vector 'cnt_1ms' is only sensitive to the least significant bit in ../../../rtl/smg.v(24)
HDL-1007 : elaborate module AHBlite_SD in ../../../rtl/AHBlite_SD.v(1)
HDL-1007 : elaborate module SD_top in ../../../rtl/SD/SD_top.v(1)
HDL-1007 : elaborate module sd_init in ../../../rtl/SD/sd_init.v(1)
HDL-1007 : elaborate module sd_read in ../../../rtl/SD/sd_read.v(1)
HDL-1007 : elaborate module sd_rd_ctrl in ../../../rtl/SD/sd_rd_ctrl.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../../../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_PINTO in ../../../rtl/AHBlite_PINTO.v(1)
HDL-1007 : elaborate module AHBlite_Bayer2RGB in ../../../rtl/AHBlite_Bayer2RGB.v(1)
HDL-1007 : elaborate module AHBlite_MedFilter in ../../../rtl/AHBlite_MedFilter.v(1)
HDL-1007 : elaborate module AHBlite_Gamma in ../../../rtl/AHBlite_Gamma.v(1)
HDL-1007 : elaborate module Block_RAM in ../../../rtl/Block_RAM.v(1)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/Block_RAM.v(12)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../../../rtl/CortexM0_SoC.v(924)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../../../rtl/CortexM0_SoC.v(925)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../../../rtl/CortexM0_SoC.v(933)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../../../rtl/CortexM0_SoC.v(934)
HDL-1007 : elaborate module sdram_rw_top in ../../../rtl/DDR/sdram_rw_top.v(1)
HDL-1007 : elaborate module sdram_top in ../../../rtl/DDR/sdram_top.v(1)
HDL-5007 WARNING: port 'valid' remains unconnected for this instance in ../../../rtl/DDR/sdram_fifo_ctrl.v(220)
HDL-5007 WARNING: port 'valid' remains unconnected for this instance in ../../../rtl/DDR/sdram_fifo_ctrl.v(236)
HDL-1007 : elaborate module sdram_fifo_ctrl in ../../../rtl/DDR/sdram_fifo_ctrl.v(1)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../al_ip/SDRAM_WRITE_FIFO.v(260)
HDL-1007 : elaborate module SDRAM_WRITE_FIFO in ../../al_ip/SDRAM_WRITE_FIFO.v(25)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO(ADDR_WIDTH=11) in ../../al_ip/SDRAM_WRITE_FIFO.v(289)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO in ../../al_ip/SDRAM_WRITE_FIFO.v(289)
HDL-1007 : elaborate module ram_infer_SDRAM_WRITE_FIFO(DATAWIDTH_A=8,ADDRWIDTH_A=11,DATAWIDTH_B=32,REGMODE_B="OUTREG",ADDRWIDTH_B=9) in ../../al_ip/SDRAM_WRITE_FIFO.v(377)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/SDRAM_WRITE_FIFO.v(442)
HDL-5007 WARNING: input port 'dib[31]' is not connected on this instance in ../../al_ip/SDRAM_WRITE_FIFO.v(265)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../al_ip/SDRAM_READ_FIFO.v(260)
HDL-1007 : elaborate module SDRAM_READ_FIFO in ../../al_ip/SDRAM_READ_FIFO.v(25)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO in ../../al_ip/SDRAM_READ_FIFO.v(289)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO(ADDR_WIDTH=11) in ../../al_ip/SDRAM_READ_FIFO.v(289)
HDL-1007 : elaborate module ram_infer_SDRAM_READ_FIFO(ADDRWIDTH_A=9,DATAWIDTH_B=8,REGMODE_B="OUTREG",ADDRWIDTH_B=11) in ../../al_ip/SDRAM_READ_FIFO.v(377)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/SDRAM_READ_FIFO.v(442)
HDL-5007 WARNING: input port 'dib[7]' is not connected on this instance in ../../al_ip/SDRAM_READ_FIFO.v(265)
HDL-1007 : elaborate module sdram_controller in ../../../rtl/DDR/sdram_controller.v(1)
HDL-1007 : elaborate module sdram_ctrl in ../../../rtl/DDR/sdram_ctrl.v(1)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 9 for port 'sdram_rd_burst' in ../../../rtl/DDR/sdram_controller.v(52)
HDL-1007 : elaborate module sdram_cmd in ../../../rtl/DDR/sdram_cmd.v(22)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 9 for port 'sdram_rd_burst' in ../../../rtl/DDR/sdram_controller.v(69)
HDL-1007 : elaborate module sdram_data in ../../../rtl/DDR/sdram_data.v(1)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 10 for port 'sdram_rd_burst' in ../../../rtl/DDR/sdram_top.v(104)
HDL-1007 : elaborate module SDRAM in ../../al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(720)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 9 for port 'wr_len' in ../../../rtl/CortexM0_SoC.v(959)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 9 for port 'rd_len' in ../../../rtl/CortexM0_SoC.v(964)
HDL-1007 : elaborate module video_driver in ../../../rtl/HDMI/video_driver.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../../../rtl/UART/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../../../rtl/UART/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../../../rtl/UART/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../../../rtl/UART/FIFO.v(3)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/UART/FIFO.v(17)
HDL-1007 : elaborate module PINTO in ../../../rtl/ISP/PINTO.v(1)
HDL-1007 : elaborate module vip_matrix_generate_5x5_8bit in ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v(1)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../../rtl/ISP/line_shift_5x5.v(58)
HDL-5007 WARNING: port 'dib' is not connected on this instance in ../../../rtl/ISP/line_shift_5x5.v(58)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../../rtl/ISP/line_shift_5x5.v(74)
HDL-5007 WARNING: port 'dib' is not connected on this instance in ../../../rtl/ISP/line_shift_5x5.v(74)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../../rtl/ISP/line_shift_5x5.v(90)
HDL-5007 WARNING: port 'dib' is not connected on this instance in ../../../rtl/ISP/line_shift_5x5.v(90)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../../rtl/ISP/line_shift_5x5.v(106)
HDL-5007 WARNING: port 'dib' is not connected on this instance in ../../../rtl/ISP/line_shift_5x5.v(106)
HDL-1007 : elaborate module line_shift_5x5 in ../../../rtl/ISP/line_shift_5x5.v(1)
HDL-1007 : elaborate module DRAM in ../../al_ip/RAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048) in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(1031)
HDL-5007 WARNING: input port 'dib[7]' remains unconnected for this instance in ../../../rtl/ISP/line_shift_5x5.v(58)
HDL-5007 WARNING: input port 'dib[7]' remains unconnected for this instance in ../../../rtl/ISP/line_shift_5x5.v(74)
HDL-5007 WARNING: input port 'dib[7]' remains unconnected for this instance in ../../../rtl/ISP/line_shift_5x5.v(90)
HDL-5007 WARNING: input port 'dib[7]' remains unconnected for this instance in ../../../rtl/ISP/line_shift_5x5.v(106)
HDL-1007 : elaborate module Bayer2RGB in ../../../rtl/ISP/Bayer2RGB.v(1)
HDL-1007 : elaborate module vip_matrix_generate_3x3_8bit in ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v(1)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../../rtl/ISP/line_shift.v(47)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../../rtl/ISP/line_shift.v(64)
HDL-1007 : elaborate module line_shift in ../../../rtl/ISP/line_shift.v(1)
HDL-5007 WARNING: input port 'dib[7]' remains unconnected for this instance in ../../../rtl/ISP/line_shift.v(47)
HDL-5007 WARNING: input port 'dib[7]' remains unconnected for this instance in ../../../rtl/ISP/line_shift.v(64)
HDL-1007 : elaborate module med_filter_proc in ../../../rtl/ISP/med_filter_proc.v(1)
HDL-1007 : elaborate module Curve_Gamma_2P2 in ../../../rtl/ISP/Curve_Gamma_2P2.v(2)
HDL-5007 WARNING: latch inferred for net 'Gamma_Data[7]' in ../../../rtl/ISP/Curve_Gamma_2P2.v(11)
HDL-5007 WARNING: 'clk' is not declared in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(40)
HDL-5007 WARNING: 'clk' is not declared in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(51)
HDL-5007 WARNING: 'matrix_img_vsync' is not declared in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(55)
HDL-1007 : elaborate module video_1936x1088_to_1920x1080 in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(1)
HDL-5007 WARNING: clock signal 'rst_n' cannot be used as a data signal in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(41)
HDL-5007 WARNING: clock signal 'rst_n' cannot be used as a data signal in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(52)
HDL-8007 ERROR: external reference 'matrix_img_vsync' remains unresolved in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(55)
HDL-1007 : module 'video_1936x1088_to_1920x1080' remains a black box due to errors in its contents in ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v(1)
HDL-1007 : switch to vhdl to elaborate module hdmi_tx in ../../../rtl/CortexM0_SoC.v(1200)
HDL-1007 : elaborate hdmi_tx(1,3)(Behavioral) in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : elaborate DVITransmitter(1,3)(Behavioral) in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : elaborate **(**) in encrypted_text(0)
HDL-1007 : elaborate **(**) in encrypted_text(0)
HDL-1007 : elaborate EG_LOGIC_ODDR(1,6)(rtl) in D:/Anlogic/TD5.6.59063/arch/eagle_macro.vhd(1344)
HDL-1007 : elaborate **(**) in encrypted_text(0)
HDL-1007 : back to vlog to elaborate in ../../../rtl/CortexM0_SoC.v(1200)
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20240516_173320.log"
