

================================================================
== Vivado HLS Report for 'axiStreamGate'
================================================================
* Date:           Fri May 11 11:39:10 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        axiStreamGate
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.14|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!tmp) | (!tmp_1)
	3  / (tmp & tmp_1)
3 --> 
	4  / true
4 --> 
	3  / (tmp & tmp_1 & !tmp_last_V)
	5  / (!tmp) | (!tmp_1) | (tmp_last_V)
5 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetIn_V_data_V), !map !51"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetIn_V_last_V), !map !55"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetIn_V_keep_V), !map !59"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %programming), !map !63"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetOut_V_data_V), !map !67"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetOut_V_last_V), !map !71"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetOut_V_keep_V), !map !75"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %programSafe), !map !79"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @axiStreamGate_str) nounwind"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %programSafe, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:21]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:21]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %programming, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:21]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:21]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:21]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/axiStreamGate.cpp:27]

 <State 2> : 2.14ns
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"
ST_2 : Operation 22 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %programSafe, i32 0)" [../hlsSources/srcs/axiStreamGate.cpp:28]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%programming_read = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %programming)" [../hlsSources/srcs/axiStreamGate.cpp:29]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "%tmp = icmp eq i32 %programming_read, 0" [../hlsSources/srcs/axiStreamGate.cpp:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %._crit_edge" [../hlsSources/srcs/axiStreamGate.cpp:29]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i1P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V, i32 1)" [../hlsSources/srcs/axiStreamGate.cpp:31]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.preheader, label %.loopexit" [../hlsSources/srcs/axiStreamGate.cpp:31]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader" [../hlsSources/srcs/axiStreamGate.cpp:33]

 <State 3> : 0.00ns
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V)" [../hlsSources/srcs/axiStreamGate.cpp:33]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i64, i1, i8 } %empty, 0" [../hlsSources/srcs/axiStreamGate.cpp:33]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i64, i1, i8 } %empty, 1" [../hlsSources/srcs/axiStreamGate.cpp:33]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i64, i1, i8 } %empty, 2" [../hlsSources/srcs/axiStreamGate.cpp:33]
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V, i1 %tmp_last_V, i8 %tmp_keep_V)" [../hlsSources/srcs/axiStreamGate.cpp:35]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 1.00ns
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V, i1 %tmp_last_V, i8 %tmp_keep_V)" [../hlsSources/srcs/axiStreamGate.cpp:35]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %.loopexit.loopexit, label %.preheader" [../hlsSources/srcs/axiStreamGate.cpp:36]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../hlsSources/srcs/axiStreamGate.cpp:39]
ST_4 : Operation 38 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %programSafe, i32 1)" [../hlsSources/srcs/axiStreamGate.cpp:40]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 5> : 0.00ns
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:41]
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/axiStreamGate.cpp:42]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ packetIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ programming]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packetOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ programSafe]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6       (specbitsmap  ) [ 000000]
StgValue_7       (specbitsmap  ) [ 000000]
StgValue_8       (specbitsmap  ) [ 000000]
StgValue_9       (specbitsmap  ) [ 000000]
StgValue_10      (specbitsmap  ) [ 000000]
StgValue_11      (specbitsmap  ) [ 000000]
StgValue_12      (specbitsmap  ) [ 000000]
StgValue_13      (specbitsmap  ) [ 000000]
StgValue_14      (spectopmodule) [ 000000]
StgValue_15      (specinterface) [ 000000]
StgValue_16      (specinterface) [ 000000]
StgValue_17      (specinterface) [ 000000]
StgValue_18      (specinterface) [ 000000]
StgValue_19      (specinterface) [ 000000]
StgValue_20      (br           ) [ 000000]
loop_begin       (specloopbegin) [ 000000]
StgValue_22      (write        ) [ 000000]
programming_read (read         ) [ 000000]
tmp              (icmp         ) [ 001111]
StgValue_25      (br           ) [ 000000]
tmp_1            (nbreadreq    ) [ 001111]
StgValue_27      (br           ) [ 000000]
StgValue_28      (br           ) [ 000000]
empty            (read         ) [ 000000]
tmp_data_V       (extractvalue ) [ 001011]
tmp_last_V       (extractvalue ) [ 001011]
tmp_keep_V       (extractvalue ) [ 001011]
StgValue_34      (write        ) [ 000000]
StgValue_35      (br           ) [ 000000]
StgValue_36      (br           ) [ 000000]
StgValue_37      (br           ) [ 000000]
StgValue_38      (write        ) [ 000000]
StgValue_39      (wait         ) [ 000000]
StgValue_40      (br           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="packetIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="packetIn_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="packetIn_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="programming">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="programming"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="packetOut_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="packetOut_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="packetOut_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="programSafe">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="programSafe"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axiStreamGate_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/2 StgValue_38/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="programming_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="programming_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_1_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="0" index="3" bw="8" slack="0"/>
<pin id="71" dir="0" index="4" bw="1" slack="0"/>
<pin id="72" dir="1" index="5" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="empty_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="73" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="8" slack="0"/>
<pin id="83" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="8" slack="0"/>
<pin id="93" dir="0" index="4" bw="64" slack="0"/>
<pin id="94" dir="0" index="5" bw="1" slack="0"/>
<pin id="95" dir="0" index="6" bw="8" slack="0"/>
<pin id="96" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_data_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="73" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_last_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="73" slack="0"/>
<pin id="115" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_keep_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="73" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="tmp_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="2"/>
<pin id="125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="127" class="1005" name="tmp_1_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="2"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="131" class="1005" name="tmp_data_V_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_last_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="141" class="1005" name="tmp_keep_V_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="40" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="26" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="42" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="106"><net_src comp="60" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="78" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="116"><net_src comp="78" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="88" pin=5"/></net>

<net id="121"><net_src comp="78" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="88" pin=6"/></net>

<net id="126"><net_src comp="102" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="66" pin="5"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="108" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="139"><net_src comp="113" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="88" pin=5"/></net>

<net id="144"><net_src comp="118" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="88" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: packetOut_V_data_V | {4 }
	Port: packetOut_V_last_V | {4 }
	Port: packetOut_V_keep_V | {4 }
	Port: programSafe | {2 4 }
 - Input state : 
	Port: axiStreamGate : packetIn_V_data_V | {2 3 }
	Port: axiStreamGate : packetIn_V_last_V | {2 3 }
	Port: axiStreamGate : packetIn_V_keep_V | {2 3 }
	Port: axiStreamGate : programming | {2 }
  - Chain level:
	State 1
	State 2
		StgValue_25 : 1
	State 3
		StgValue_33 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |          tmp_fu_102         |    0    |    20   |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_52       |    0    |    0    |
|          |       grp_write_fu_88       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   | programming_read_read_fu_60 |    0    |    0    |
|          |       empty_read_fu_78      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| nbreadreq|    tmp_1_nbreadreq_fu_66    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      tmp_data_V_fu_108      |    0    |    0    |
|extractvalue|      tmp_last_V_fu_113      |    0    |    0    |
|          |      tmp_keep_V_fu_118      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    20   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   tmp_1_reg_127  |    1   |
|tmp_data_V_reg_131|   64   |
|tmp_keep_V_reg_141|    8   |
|tmp_last_V_reg_136|    1   |
|    tmp_reg_123   |    1   |
+------------------+--------+
|       Total      |   75   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_52 |  p2  |   2  |   1  |    2   |
| grp_write_fu_88 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_88 |  p5  |   2  |   1  |    2   ||    9    |
| grp_write_fu_88 |  p6  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   148  ||   3.34  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   27   |
|  Register |    -   |   75   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   75   |   47   |
+-----------+--------+--------+--------+
