// Seed: 1097340042
module module_0 (
    output tri0 id_0,
    input supply0 id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri id_2,
    output tri id_3,
    output wand id_4,
    input supply1 id_5
);
  assign id_3 = 1;
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wor id_4,
    input wand id_5
);
  assign id_1 = id_5 ? -1 : id_5 == id_2;
endmodule
