WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500156 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000156 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250157 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250157 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14671256 heartbeat IPC: 1.034 cumulative IPC: 0.5937 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 31844438 heartbeat IPC: 0.5823 cumulative IPC: 0.5861 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 48801684 heartbeat IPC: 0.5897 cumulative IPC: 0.5875 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 65740666 heartbeat IPC: 0.5904 cumulative IPC: 0.5883 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 82727746 heartbeat IPC: 0.5887 cumulative IPC: 0.5884 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 99652368 heartbeat IPC: 0.5909 cumulative IPC: 0.5889 (Simulation time: 00 hr 07 min 01 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv655.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 116363790 heartbeat IPC: 0.5984 cumulative IPC: 0.5903 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 133068360 heartbeat IPC: 0.5986 cumulative IPC: 0.5914 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 149805674 heartbeat IPC: 0.5975 cumulative IPC: 0.5921 (Simulation time: 00 hr 10 min 18 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 166538464 heartbeat IPC: 0.5976 cumulative IPC: 0.5927 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 168905873 cumulative IPC: 0.592 (Simulation time: 00 hr 11 min 58 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 168905873 cumulative IPC: 0.592 (Simulation time: 00 hr 11 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv655.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.592 instructions: 100000000 cycles: 168905873
CPU 0 Branch Prediction Accuracy: 71.75% MPKI: 50.7 Average ROB Occupancy at Mispredict: 4.157
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.463
BRANCH_INDIRECT: 35.3
BRANCH_CONDITIONAL: 9.94
BRANCH_DIRECT_CALL: 1.59
BRANCH_INDIRECT_CALL: 2.17
BRANCH_RETURN: 1.22

LLC TOTAL        ACCESS:     987381 HIT:     898990 MISS:      88391
LLC LOAD         ACCESS:     752941 HIT:     689421 MISS:      63520
LLC RFO          ACCESS:      78930 HIT:      67958 MISS:      10972
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     129118 HIT:     128348 MISS:        770
LLC TRANSLATION  ACCESS:      26392 HIT:      13263 MISS:      13129
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 178.6 cycles
cpu0_DTLB TOTAL        ACCESS:   27145530 HIT:   25874243 MISS:    1271287
cpu0_DTLB LOAD         ACCESS:   27145530 HIT:   25874243 MISS:    1271287
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.12 cycles
cpu0_ITLB TOTAL        ACCESS:   11408054 HIT:    9209984 MISS:    2198070
cpu0_ITLB LOAD         ACCESS:   11408054 HIT:    9209984 MISS:    2198070
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.019 cycles
cpu0_L1D TOTAL        ACCESS:   33980378 HIT:   29947626 MISS:    4032752
cpu0_L1D LOAD         ACCESS:   20514892 HIT:   18226180 MISS:    2288712
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   13427083 HIT:   11720092 MISS:    1706991
cpu0_L1D TRANSLATION  ACCESS:      38403 HIT:       1354 MISS:      37049
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.48 cycles
cpu0_L1I TOTAL        ACCESS:   12877939 HIT:    5602527 MISS:    7275412
cpu0_L1I LOAD         ACCESS:   12877939 HIT:    5602527 MISS:    7275412
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.133 cycles
cpu0_L2C TOTAL        ACCESS:    9388803 HIT:    8520012 MISS:     868791
cpu0_L2C LOAD         ACCESS:    7622112 HIT:    6869171 MISS:     752941
cpu0_L2C RFO          ACCESS:     599344 HIT:     520414 MISS:      78930
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1130342 HIT:    1119814 MISS:      10528
cpu0_L2C TRANSLATION  ACCESS:      37005 HIT:      10613 MISS:      26392
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 38.04 cycles
cpu0_STLB TOTAL        ACCESS:    2103854 HIT:    2077805 MISS:      26049
cpu0_STLB LOAD         ACCESS:    2103854 HIT:    2077805 MISS:      26049
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 154.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      33306
  ROW_BUFFER_MISS:      54277
 AVG DBUS CONGESTED CYCLE: 3.928
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2235
  FULL:       6615
