<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ATV: hcsr04_interface.rtl Architecture Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ATV
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../df/d5e/classhcsr04__interface.html">hcsr04_interface</a></li><li class="navelem"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html">rtl</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">hcsr04_interface.rtl Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html">hcsr04_interface::rtl</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a56e8055f97c4f280a519cc8361d119cc" id="r_a56e8055f97c4f280a519cc8361d119cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a56e8055f97c4f280a519cc8361d119cc">gerador_pulso</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../de/dd3/classgerador__pulso.html">&lt;Entity gerador_pulso&gt; </a></em></td></tr>
<tr class="memdesc:a56e8055f97c4f280a519cc8361d119cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse width.  <a href="#a56e8055f97c4f280a519cc8361d119cc"></a><br /></td></tr>
<tr class="memitem:a91db294fcb9fcb66fc8d9ca0f821c4a6" id="r_a91db294fcb9fcb66fc8d9ca0f821c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">sync_par_counter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt; </a></em></td></tr>
<tr class="memdesc:a91db294fcb9fcb66fc8d9ca0f821c4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal indicating pulse generation is complete.  <a href="#a91db294fcb9fcb66fc8d9ca0f821c4a6"></a><br /></td></tr>
<tr class="memitem:abb1f4b1077fed42215491ace6164cf2c" id="r_abb1f4b1077fed42215491ace6164cf2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#abb1f4b1077fed42215491ace6164cf2c">register_d</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d1/df2/classregister__d.html">&lt;Entity register_d&gt; </a></em></td></tr>
<tr class="memdesc:abb1f4b1077fed42215491ace6164cf2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output value of the counter.  <a href="#abb1f4b1077fed42215491ace6164cf2c"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:afdb5de2e7cb6ff6155bbeb1eb446ed41" id="r_afdb5de2e7cb6ff6155bbeb1eb446ed41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#afdb5de2e7cb6ff6155bbeb1eb446ed41">q_watchdog_max</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ac51579e287d12c20a1a843b199680b7b">q_watchdog</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5018478</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ac51579e287d12c20a1a843b199680b7b">q_watchdog</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9f22c757b8dd91fc5c69f5cb96fa7ac3" id="r_a9f22c757b8dd91fc5c69f5cb96fa7ac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a9f22c757b8dd91fc5c69f5cb96fa7ac3">q_max</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a67d0357dab0c23a353f4862cb077329c">q</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2941</span> <span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a67d0357dab0c23a353f4862cb077329c">q</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9b4eb4ff47050ae5df3855593bad40e2" id="r_a9b4eb4ff47050ae5df3855593bad40e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a9b4eb4ff47050ae5df3855593bad40e2">q_mensurar_max</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#af2b8ddf2e389aa66a0369a3a56f05d80">q_mensurar</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2500000</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#af2b8ddf2e389aa66a0369a3a56f05d80">q_mensurar</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:abe5ea6dffb009dcf2f9eaeb4d8714846" id="r_abe5ea6dffb009dcf2f9eaeb4d8714846"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#abe5ea6dffb009dcf2f9eaeb4d8714846">s_half</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abe5ea6dffb009dcf2f9eaeb4d8714846"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data of the register.  <a href="#abe5ea6dffb009dcf2f9eaeb4d8714846"></a><br /></td></tr>
<tr class="memitem:af2b8ddf2e389aa66a0369a3a56f05d80" id="r_af2b8ddf2e389aa66a0369a3a56f05d80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#af2b8ddf2e389aa66a0369a3a56f05d80">q_mensurar</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2500000</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a67d0357dab0c23a353f4862cb077329c" id="r_a67d0357dab0c23a353f4862cb077329c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a67d0357dab0c23a353f4862cb077329c">q</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2941</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af0a173e598457627d7f93b43cb42a73a" id="r_af0a173e598457627d7f93b43cb42a73a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#af0a173e598457627d7f93b43cb42a73a">q_dist</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adb3041451371bb9bed381f48bd8d06f7" id="r_adb3041451371bb9bed381f48bd8d06f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#adb3041451371bb9bed381f48bd8d06f7">s_zera</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a89889ad2e6eb43fa772f52e400c99c89" id="r_a89889ad2e6eb43fa772f52e400c99c89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a89889ad2e6eb43fa772f52e400c99c89">s_watchdog_clear</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac51579e287d12c20a1a843b199680b7b" id="r_ac51579e287d12c20a1a843b199680b7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ac51579e287d12c20a1a843b199680b7b">q_watchdog</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5000000</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab1d045db2509f10d74c2d1464846006a" id="r_ab1d045db2509f10d74c2d1464846006a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ab1d045db2509f10d74c2d1464846006a">dist_h_l</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a7987d4589ea42a788bc494fce634e705" id="r_a7987d4589ea42a788bc494fce634e705"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a7987d4589ea42a788bc494fce634e705">mensurar_counter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sync_par_counter</b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt;</a></em></td></tr>
<tr class="memdesc:a7987d4589ea42a788bc494fce634e705"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a measurement command every 50ms.  <a href="#a7987d4589ea42a788bc494fce634e705"></a><br /></td></tr>
<tr class="memitem:ab2598801d39bc951546221d1829bbd9a" id="r_ab2598801d39bc951546221d1829bbd9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ab2598801d39bc951546221d1829bbd9a">pulse_generator</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>gerador_pulso</b>  <em><a class="el" href="../../de/dd3/classgerador__pulso.html">&lt;Entity gerador_pulso&gt;</a></em></td></tr>
<tr class="memdesc:ab2598801d39bc951546221d1829bbd9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">10us * 50MHz.  <a href="#ab2598801d39bc951546221d1829bbd9a"></a><br /></td></tr>
<tr class="memitem:a27dd9a50f50554d14b20cc53d6f729a4" id="r_a27dd9a50f50554d14b20cc53d6f729a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a27dd9a50f50554d14b20cc53d6f729a4">tick_generator</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sync_par_counter</b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt;</a></em></td></tr>
<tr class="memdesc:a27dd9a50f50554d14b20cc53d6f729a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divides the 50MHz clock by 5882/2.  <a href="#a27dd9a50f50554d14b20cc53d6f729a4"></a><br /></td></tr>
<tr class="memitem:a7a6d3d938b11211ae7589d2c1710d352" id="r_a7a6d3d938b11211ae7589d2c1710d352"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a7a6d3d938b11211ae7589d2c1710d352">dist_counter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sync_par_counter</b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt;</a></em></td></tr>
<tr class="memdesc:a7a6d3d938b11211ae7589d2c1710d352"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 bits output.  <a href="#a7a6d3d938b11211ae7589d2c1710d352"></a><br /></td></tr>
<tr class="memitem:a67c73042f4aaff2c83323e92bee924e5" id="r_a67c73042f4aaff2c83323e92bee924e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a67c73042f4aaff2c83323e92bee924e5">q_dist_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>register_d</b>  <em><a class="el" href="../../d1/df2/classregister__d.html">&lt;Entity register_d&gt;</a></em></td></tr>
<tr class="memitem:ab2e1bce7d4678e3970589de521c431d9" id="r_ab2e1bce7d4678e3970589de521c431d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ab2e1bce7d4678e3970589de521c431d9">watchdog</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sync_par_counter</b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt;</a></em></td></tr>
<tr class="memdesc:ab2e1bce7d4678e3970589de521c431d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a measurement timeout every 40ms.  <a href="#ab2e1bce7d4678e3970589de521c431d9"></a><br /></td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a7a6d3d938b11211ae7589d2c1710d352" name="a7a6d3d938b11211ae7589d2c1710d352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a6d3d938b11211ae7589d2c1710d352">&#9670;&#160;</a></span>dist_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a7a6d3d938b11211ae7589d2c1710d352">dist_counter</a> <b><span class="vhdlchar">sync_par_counter</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>16 bits output. </p>

</div>
</div>
<a id="ab1d045db2509f10d74c2d1464846006a" name="ab1d045db2509f10d74c2d1464846006a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d045db2509f10d74c2d1464846006a">&#9670;&#160;</a></span>dist_h_l</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ab1d045db2509f10d74c2d1464846006a">dist_h_l</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a56e8055f97c4f280a519cc8361d119cc" name="a56e8055f97c4f280a519cc8361d119cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e8055f97c4f280a519cc8361d119cc">&#9670;&#160;</a></span>gerador_pulso</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a56e8055f97c4f280a519cc8361d119cc">gerador_pulso</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pulse width. </p>

</div>
</div>
<a id="a7987d4589ea42a788bc494fce634e705" name="a7987d4589ea42a788bc494fce634e705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7987d4589ea42a788bc494fce634e705">&#9670;&#160;</a></span>mensurar_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a7987d4589ea42a788bc494fce634e705">mensurar_counter</a> <b><span class="vhdlchar">sync_par_counter</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a measurement command every 50ms. </p>

</div>
</div>
<a id="ab2598801d39bc951546221d1829bbd9a" name="ab2598801d39bc951546221d1829bbd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2598801d39bc951546221d1829bbd9a">&#9670;&#160;</a></span>pulse_generator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ab2598801d39bc951546221d1829bbd9a">pulse_generator</a> <b><span class="vhdlchar">gerador_pulso</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>10us * 50MHz. </p>

</div>
</div>
<a id="a67d0357dab0c23a353f4862cb077329c" name="a67d0357dab0c23a353f4862cb077329c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d0357dab0c23a353f4862cb077329c">&#9670;&#160;</a></span>q</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a67d0357dab0c23a353f4862cb077329c">q</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2941</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af0a173e598457627d7f93b43cb42a73a" name="af0a173e598457627d7f93b43cb42a73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a173e598457627d7f93b43cb42a73a">&#9670;&#160;</a></span>q_dist</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#af0a173e598457627d7f93b43cb42a73a">q_dist</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a67c73042f4aaff2c83323e92bee924e5" name="a67c73042f4aaff2c83323e92bee924e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c73042f4aaff2c83323e92bee924e5">&#9670;&#160;</a></span>q_dist_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a67c73042f4aaff2c83323e92bee924e5">q_dist_reg</a> <b><span class="vhdlchar">register_d</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f22c757b8dd91fc5c69f5cb96fa7ac3" name="a9f22c757b8dd91fc5c69f5cb96fa7ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f22c757b8dd91fc5c69f5cb96fa7ac3">&#9670;&#160;</a></span>q_max</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a9f22c757b8dd91fc5c69f5cb96fa7ac3">q_max</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a67d0357dab0c23a353f4862cb077329c">q</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2941</span> <span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a67d0357dab0c23a353f4862cb077329c">q</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af2b8ddf2e389aa66a0369a3a56f05d80" name="af2b8ddf2e389aa66a0369a3a56f05d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b8ddf2e389aa66a0369a3a56f05d80">&#9670;&#160;</a></span>q_mensurar</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#af2b8ddf2e389aa66a0369a3a56f05d80">q_mensurar</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2500000</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b4eb4ff47050ae5df3855593bad40e2" name="a9b4eb4ff47050ae5df3855593bad40e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b4eb4ff47050ae5df3855593bad40e2">&#9670;&#160;</a></span>q_mensurar_max</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a9b4eb4ff47050ae5df3855593bad40e2">q_mensurar_max</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#af2b8ddf2e389aa66a0369a3a56f05d80">q_mensurar</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2500000</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#af2b8ddf2e389aa66a0369a3a56f05d80">q_mensurar</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac51579e287d12c20a1a843b199680b7b" name="ac51579e287d12c20a1a843b199680b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac51579e287d12c20a1a843b199680b7b">&#9670;&#160;</a></span>q_watchdog</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ac51579e287d12c20a1a843b199680b7b">q_watchdog</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5000000</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afdb5de2e7cb6ff6155bbeb1eb446ed41" name="afdb5de2e7cb6ff6155bbeb1eb446ed41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb5de2e7cb6ff6155bbeb1eb446ed41">&#9670;&#160;</a></span>q_watchdog_max</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#afdb5de2e7cb6ff6155bbeb1eb446ed41">q_watchdog_max</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ac51579e287d12c20a1a843b199680b7b">q_watchdog</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5018478</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ac51579e287d12c20a1a843b199680b7b">q_watchdog</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abb1f4b1077fed42215491ace6164cf2c" name="abb1f4b1077fed42215491ace6164cf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1f4b1077fed42215491ace6164cf2c">&#9670;&#160;</a></span>register_d</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#abb1f4b1077fed42215491ace6164cf2c">register_d</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output value of the counter. </p>

</div>
</div>
<a id="abe5ea6dffb009dcf2f9eaeb4d8714846" name="abe5ea6dffb009dcf2f9eaeb4d8714846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe5ea6dffb009dcf2f9eaeb4d8714846">&#9670;&#160;</a></span>s_half</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#abe5ea6dffb009dcf2f9eaeb4d8714846">s_half</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output data of the register. </p>

</div>
</div>
<a id="a89889ad2e6eb43fa772f52e400c99c89" name="a89889ad2e6eb43fa772f52e400c99c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89889ad2e6eb43fa772f52e400c99c89">&#9670;&#160;</a></span>s_watchdog_clear</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a89889ad2e6eb43fa772f52e400c99c89">s_watchdog_clear</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adb3041451371bb9bed381f48bd8d06f7" name="adb3041451371bb9bed381f48bd8d06f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3041451371bb9bed381f48bd8d06f7">&#9670;&#160;</a></span>s_zera</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#adb3041451371bb9bed381f48bd8d06f7">s_zera</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a91db294fcb9fcb66fc8d9ca0f821c4a6" name="a91db294fcb9fcb66fc8d9ca0f821c4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91db294fcb9fcb66fc8d9ca0f821c4a6">&#9670;&#160;</a></span>sync_par_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">sync_par_counter</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Signal indicating pulse generation is complete. </p>

</div>
</div>
<a id="a27dd9a50f50554d14b20cc53d6f729a4" name="a27dd9a50f50554d14b20cc53d6f729a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27dd9a50f50554d14b20cc53d6f729a4">&#9670;&#160;</a></span>tick_generator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#a27dd9a50f50554d14b20cc53d6f729a4">tick_generator</a> <b><span class="vhdlchar">sync_par_counter</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Divides the 50MHz clock by 5882/2. </p>

</div>
</div>
<a id="ab2e1bce7d4678e3970589de521c431d9" name="ab2e1bce7d4678e3970589de521c431d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e1bce7d4678e3970589de521c431d9">&#9670;&#160;</a></span>watchdog</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d58/classhcsr04__interface_1_1rtl.html#ab2e1bce7d4678e3970589de521c431d9">watchdog</a> <b><span class="vhdlchar">sync_par_counter</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a measurement timeout every 40ms. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>week2/rtl/<a class="el" href="../../d6/dba/hcsr04__interface_8vhdl.html">hcsr04_interface.vhdl</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
