0.6
2016.4
Jan 23 2017
19:37:30
D:/ECE 440/project3/project3/project3.sim/sim_1/synth/func/tb_func_synth.v,1581480198,verilog,,,,debounce;dp;fsm;gcd_core;glbl;wrapper,,,,,,,,
D:/ECE 440/project3/project3/project3.srcs/sim_1/new/tb.sv,1581209610,systemVerilog,,,,tb,,,,,,,,
