Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 24 01:27:25 2021
| Host         : DESKTOP-JCIFBS1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ESFATop_timing_summary_routed.rpt -pb ESFATop_timing_summary_routed.pb -rpx ESFATop_timing_summary_routed.rpx -warn_on_violation
| Design       : ESFATop
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.192        0.000                      0                   73        0.147        0.000                      0                   73       13.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 14.000}     28.000          35.714          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.192        0.000                      0                   73        0.147        0.000                      0                   73       13.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 UART0/tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART_TXD
                            (output port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 3.944ns (70.247%)  route 1.670ns (29.753%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.000ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 28.000 - 28.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.158    UART0/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  UART0/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  UART0/tx_out_reg/Q
                         net (fo=1, routed)           1.670     7.284    UART_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    10.772 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    10.772    UART_TXD
    R12                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
                         clock pessimism              0.000    28.000    
                         clock uncertainty           -0.035    27.965    
                         output delay               -14.000    13.965    
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             13.811ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.533ns (31.516%)  route 1.157ns (68.484%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 29.481 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 r  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 r  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.961    15.378    UART0/UART_RXD_IBUF
    SLICE_X6Y2           LUT6 (Prop_lut6_I4_O)        0.056    15.434 r  UART0/rx_clk[2]_i_2/O
                         net (fo=1, routed)           0.196    15.630    UART0/rx_clk[2]_i_2_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.060    15.690 r  UART0/rx_clk[2]_i_1/O
                         net (fo=1, routed)           0.000    15.690    UART0/rx_clk_0[2]
    SLICE_X6Y2           FDRE                                         r  UART0/rx_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591    29.481    UART0/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  UART0/rx_clk_reg[2]/C
                         clock pessimism              0.000    29.481    
                         clock uncertainty           -0.035    29.446    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)        0.055    29.501    UART0/rx_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                 13.811    

Slack (MET) :             13.850ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.528ns (32.350%)  route 1.103ns (67.650%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 29.480 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 r  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 r  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.831    15.248    UART0/UART_RXD_IBUF
    SLICE_X7Y4           LUT6 (Prop_lut6_I4_O)        0.056    15.304 r  UART0/rx_clk[7]_i_2/O
                         net (fo=1, routed)           0.272    15.576    UART0/rx_clk[7]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.055    15.631 r  UART0/rx_clk[7]_i_1/O
                         net (fo=1, routed)           0.000    15.631    UART0/rx_clk_0[7]
    SLICE_X7Y4           FDRE                                         r  UART0/rx_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    29.480    UART0/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  UART0/rx_clk_reg[7]/C
                         clock pessimism              0.000    29.480    
                         clock uncertainty           -0.035    29.445    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)        0.036    29.481    UART0/rx_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         29.481    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                 13.850    

Slack (MET) :             13.894ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.529ns (33.347%)  route 1.057ns (66.653%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 29.481 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.886    15.302    UART0/UART_RXD_IBUF
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.056    15.358 r  UART0/rx_clk[0]_i_2/O
                         net (fo=1, routed)           0.171    15.529    UART0/rx_clk[0]_i_2_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.056    15.585 r  UART0/rx_clk[0]_i_1/O
                         net (fo=1, routed)           0.000    15.585    UART0/rx_clk_0[0]
    SLICE_X6Y2           FDRE                                         r  UART0/rx_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591    29.481    UART0/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  UART0/rx_clk_reg[0]/C
                         clock pessimism              0.000    29.481    
                         clock uncertainty           -0.035    29.446    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)        0.034    29.480    UART0/rx_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         29.480    
                         arrival time                         -15.585    
  -------------------------------------------------------------------
                         slack                                 13.894    

Slack (MET) :             13.905ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.606ns (38.456%)  route 0.969ns (61.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 29.481 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.718    15.134    UART0/UART_RXD_IBUF
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.055    15.189 r  UART0/rx_sample_countdown[3]_i_2/O
                         net (fo=3, routed)           0.251    15.441    UART0/rx_sample_countdown[3]_i_2_n_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I2_O)        0.134    15.575 r  UART0/rx_sample_countdown[1]_i_1/O
                         net (fo=1, routed)           0.000    15.575    UART0/rx_sample_countdown[1]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591    29.481    UART0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[1]/C
                         clock pessimism              0.000    29.481    
                         clock uncertainty           -0.035    29.446    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.034    29.480    UART0/rx_sample_countdown_reg[1]
  -------------------------------------------------------------------
                         required time                         29.480    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                 13.905    

Slack (MET) :             13.908ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.529ns (34.121%)  route 1.021ns (65.879%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 29.480 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.831    15.248    UART0/UART_RXD_IBUF
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.056    15.304 r  UART0/rx_clk[5]_i_2/O
                         net (fo=1, routed)           0.189    15.493    UART0/rx_clk[5]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.056    15.549 r  UART0/rx_clk[5]_i_1/O
                         net (fo=1, routed)           0.000    15.549    UART0/rx_clk_0[5]
    SLICE_X7Y4           FDRE                                         r  UART0/rx_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    29.480    UART0/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  UART0/rx_clk_reg[5]/C
                         clock pessimism              0.000    29.480    
                         clock uncertainty           -0.035    29.445    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)        0.013    29.458    UART0/rx_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         29.458    
                         arrival time                         -15.549    
  -------------------------------------------------------------------
                         slack                                 13.908    

Slack (MET) :             13.922ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.610ns (38.612%)  route 0.969ns (61.388%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            14.000ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 29.481 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.718    15.134    UART0/UART_RXD_IBUF
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.055    15.189 r  UART0/rx_sample_countdown[3]_i_2/O
                         net (fo=3, routed)           0.251    15.441    UART0/rx_sample_countdown[3]_i_2_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I3_O)        0.138    15.579 r  UART0/rx_sample_countdown[2]_i_1/O
                         net (fo=1, routed)           0.000    15.579    UART0/rx_sample_countdown[2]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591    29.481    UART0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[2]/C
                         clock pessimism              0.000    29.481    
                         clock uncertainty           -0.035    29.446    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.055    29.501    UART0/rx_sample_countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -15.579    
  -------------------------------------------------------------------
                         slack                                 13.922    

Slack (MET) :             13.952ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.529ns (35.117%)  route 0.977ns (64.883%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 29.480 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 r  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 r  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.773    15.189    UART0/UART_RXD_IBUF
    SLICE_X4Y5           LUT6 (Prop_lut6_I4_O)        0.056    15.245 r  UART0/rx_clk[8]_i_2/O
                         net (fo=1, routed)           0.204    15.449    UART0/rx_clk[8]_i_2_n_0
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.056    15.505 r  UART0/rx_clk[8]_i_1/O
                         net (fo=1, routed)           0.000    15.505    UART0/rx_clk_0[8]
    SLICE_X4Y5           FDSE                                         r  UART0/rx_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    29.480    UART0/clk_IBUF_BUFG
    SLICE_X4Y5           FDSE                                         r  UART0/rx_clk_reg[8]/C
                         clock pessimism              0.000    29.480    
                         clock uncertainty           -0.035    29.445    
    SLICE_X4Y5           FDSE (Setup_fdse_C_D)        0.013    29.458    UART0/rx_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         29.458    
                         arrival time                         -15.505    
  -------------------------------------------------------------------
                         slack                                 13.952    

Slack (MET) :             13.995ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.528ns (35.504%)  route 0.958ns (64.496%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 29.480 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.677    15.094    UART0/UART_RXD_IBUF
    SLICE_X4Y5           LUT6 (Prop_lut6_I5_O)        0.056    15.150 r  UART0/rx_clk[9]_i_2/O
                         net (fo=1, routed)           0.281    15.431    UART0/rx_clk[9]_i_2_n_0
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.055    15.486 r  UART0/rx_clk[9]_i_1/O
                         net (fo=1, routed)           0.000    15.486    UART0/rx_clk_0[9]
    SLICE_X4Y5           FDSE                                         r  UART0/rx_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    29.480    UART0/clk_IBUF_BUFG
    SLICE_X4Y5           FDSE                                         r  UART0/rx_clk_reg[9]/C
                         clock pessimism              0.000    29.480    
                         clock uncertainty           -0.035    29.445    
    SLICE_X4Y5           FDSE (Setup_fdse_C_D)        0.036    29.481    UART0/rx_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         29.481    
                         arrival time                         -15.486    
  -------------------------------------------------------------------
                         slack                                 13.995    

Slack (MET) :             14.001ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_bits_remaining_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.473ns (34.083%)  route 0.914ns (65.917%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 29.481 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.781    15.197    UART0/UART_RXD_IBUF
    SLICE_X4Y4           LUT5 (Prop_lut5_I2_O)        0.056    15.253 r  UART0/rx_bits_remaining[3]_i_1/O
                         net (fo=4, routed)           0.134    15.387    UART0/rx_bits_remaining[3]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  UART0/rx_bits_remaining_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591    29.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_bits_remaining_reg[0]/C
                         clock pessimism              0.000    29.481    
                         clock uncertainty           -0.035    29.446    
    SLICE_X3Y4           FDRE (Setup_fdre_C_CE)      -0.058    29.388    UART0/rx_bits_remaining_reg[0]
  -------------------------------------------------------------------
                         required time                         29.388    
                         arrival time                         -15.387    
  -------------------------------------------------------------------
                         slack                                 14.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UART0/tx_bits_remaining_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.482    UART0/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  UART0/tx_bits_remaining_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.623 f  UART0/tx_bits_remaining_reg[3]/Q
                         net (fo=3, routed)           0.065     1.688    UART0/tx_bits_remaining_reg_n_0_[3]
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.733 r  UART0/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.733    UART0/tx_out_i_2_n_0
    SLICE_X1Y1           FDRE                                         r  UART0/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.997    UART0/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  UART0/tx_out_reg/C
                         clock pessimism             -0.502     1.495    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.091     1.586    UART0/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UART0/recv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  UART0/recv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.622 f  UART0/recv_state_reg[0]/Q
                         net (fo=27, routed)          0.115     1.737    UART0/recv_state_reg_n_0_[0]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  UART0/rx_sample_countdown[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    UART0/rx_sample_countdown[3]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.862     1.996    UART0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[3]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.121     1.615    UART0/rx_sample_countdown_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 xmitnow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/tx_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.051%)  route 0.146ns (43.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.482    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  xmitnow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  xmitnow_reg/Q
                         net (fo=15, routed)          0.146     1.769    UART0/xmitnow
    SLICE_X2Y2           LUT5 (Prop_lut5_I1_O)        0.045     1.814 r  UART0/tx_clk[10]_i_1/O
                         net (fo=1, routed)           0.000     1.814    UART0/tx_clk[10]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  UART0/tx_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.997    UART0/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  UART0/tx_clk_reg[10]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120     1.615    UART0/tx_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 xmitnow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/tx_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.383%)  route 0.150ns (44.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.482    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  xmitnow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.623 f  xmitnow_reg/Q
                         net (fo=15, routed)          0.150     1.773    UART0/xmitnow
    SLICE_X2Y2           LUT5 (Prop_lut5_I1_O)        0.045     1.818 r  UART0/tx_clk[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    UART0/tx_clk[8]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  UART0/tx_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.997    UART0/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  UART0/tx_clk_reg[8]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.121     1.616    UART0/tx_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART0/rx_sample_countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  UART0/rx_sample_countdown_reg[0]/Q
                         net (fo=5, routed)           0.173     1.795    UART0/rx_sample_countdown_reg_n_0_[0]
    SLICE_X2Y5           LUT5 (Prop_lut5_I1_O)        0.046     1.841 r  UART0/rx_sample_countdown[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    UART0/rx_sample_countdown[2]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.862     1.996    UART0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[2]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.131     1.625    UART0/rx_sample_countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UART0/recv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.743%)  route 0.167ns (47.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  UART0/recv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  UART0/recv_state_reg[0]/Q
                         net (fo=27, routed)          0.167     1.789    UART0/recv_state_reg_n_0_[0]
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  UART0/rx_clk[10]_i_1/O
                         net (fo=1, routed)           0.000     1.834    UART0/rx_clk_0[10]
    SLICE_X7Y5           FDSE                                         r  UART0/rx_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.994    UART0/clk_IBUF_BUFG
    SLICE_X7Y5           FDSE                                         r  UART0/rx_clk_reg[10]/C
                         clock pessimism             -0.478     1.516    
    SLICE_X7Y5           FDSE (Hold_fdse_C_D)         0.092     1.608    UART0/rx_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UART0/rx_sample_countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.751%)  route 0.173ns (48.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  UART0/rx_sample_countdown_reg[0]/Q
                         net (fo=5, routed)           0.173     1.795    UART0/rx_sample_countdown_reg_n_0_[0]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.045     1.840 r  UART0/rx_sample_countdown[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    UART0/rx_sample_countdown[1]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.862     1.996    UART0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  UART0/rx_sample_countdown_reg[1]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.120     1.614    UART0/rx_sample_countdown_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UART0/rx_bits_remaining_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_bits_remaining_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_bits_remaining_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.128     1.609 r  UART0/rx_bits_remaining_reg[2]/Q
                         net (fo=3, routed)           0.100     1.709    UART0/rx_bits_remaining_reg_n_0_[2]
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.098     1.807 r  UART0/rx_bits_remaining[3]_i_2/O
                         net (fo=1, routed)           0.000     1.807    UART0/rx_bits_remaining[3]_i_2_n_0
    SLICE_X3Y4           FDRE                                         r  UART0/rx_bits_remaining_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.862     1.996    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_bits_remaining_reg[3]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.092     1.573    UART0/rx_bits_remaining_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UART0/recv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.440%)  route 0.169ns (47.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.480    UART0/clk_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  UART0/recv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     1.621 r  UART0/recv_state_reg[2]/Q
                         net (fo=24, routed)          0.169     1.790    UART0/recv_state_reg_n_0_[2]
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  UART0/rx_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    UART0/rx_clk_0[1]
    SLICE_X5Y3           FDRE                                         r  UART0/rx_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.994    UART0/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  UART0/rx_clk_reg[1]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.091     1.584    UART0/rx_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART0/tx_bits_remaining_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/tx_bits_remaining_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.129%)  route 0.136ns (36.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.482    UART0/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  UART0/tx_bits_remaining_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128     1.610 r  UART0/tx_bits_remaining_reg[2]/Q
                         net (fo=4, routed)           0.136     1.745    UART0/tx_bits_remaining_reg_n_0_[2]
    SLICE_X0Y1           LUT5 (Prop_lut5_I0_O)        0.104     1.849 r  UART0/tx_bits_remaining[3]_i_2/O
                         net (fo=1, routed)           0.000     1.849    UART0/tx_bits_remaining[3]_i_2_n_0
    SLICE_X0Y1           FDRE                                         r  UART0/tx_bits_remaining_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.997    UART0/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  UART0/tx_bits_remaining_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.102     1.584    UART0/tx_bits_remaining_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 14.000 }
Period(ns):         28.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         28.000      25.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X2Y4     tx_byte_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X3Y2     xmitnow_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X3Y5     UART0/recv_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X4Y3     UART0/recv_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X4Y3     UART0/recv_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X3Y4     UART0/rx_bits_remaining_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X3Y4     UART0/rx_bits_remaining_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X3Y4     UART0/rx_bits_remaining_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X3Y4     UART0/rx_bits_remaining_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     tx_byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     tx_byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y2     xmitnow_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y2     xmitnow_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y5     UART0/recv_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y5     UART0/recv_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X4Y3     UART0/recv_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X4Y3     UART0/recv_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X4Y3     UART0/recv_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X4Y3     UART0/recv_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     tx_byte_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     tx_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y2     xmitnow_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y2     xmitnow_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y5     UART0/recv_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y5     UART0/recv_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X4Y3     UART0/recv_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X4Y3     UART0/recv_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X4Y3     UART0/recv_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X4Y3     UART0/recv_state_reg[2]/C



