// Seed: 3132031607
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    input wire id_4,
    output tri id_5,
    input wire id_6,
    input wire id_7,
    input wire id_8,
    input supply0 id_9,
    output tri id_10,
    input supply0 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input uwire id_14,
    input wand id_15,
    output tri id_16,
    input tri1 id_17
);
  wire id_19;
  assign id_16 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3,
    output supply0 id_4,
    input wire id_5,
    output uwire id_6,
    input supply0 id_7,
    output wire id_8,
    input wire id_9,
    input supply1 id_10,
    input tri id_11,
    input wire id_12
);
  logic id_14;
  ;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_12,
      id_3,
      id_5,
      id_8,
      id_11,
      id_5,
      id_11,
      id_10,
      id_8,
      id_9,
      id_9,
      id_3,
      id_11,
      id_12,
      id_6,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
