# ãƒ©ãƒ”ã‚¹ ãƒ”ã‚¨ã‚¾æ··è¼‰CMOSãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆæŠ€è¡“æŽ¨å®šè¦ç´„ï¼‰  
Lapis PZT-Integrated CMOS Process Flow (Hypothetical Summary)

> *LAPIS Semiconductor - Monolithic Integration of PZT MEMS and CMOS Circuits (Hypothetical Reconstruction)*

---

## âœ… æŠ€è¡“æ¦‚è¦ï¼ˆSummaryï¼‰

| é …ç›® | å†…å®¹ | Description |
|------|------|-------------|
| **ãƒ—ãƒ­ã‚»ã‚¹ãƒŽãƒ¼ãƒ‰** | 0.35Î¼m ã‚»ãƒŸãƒªã‚»ã‚¹LOCOS | 0.35Î¼m Semi-recessed LOCOS process |
| **ã‚²ãƒ¼ãƒˆæ§‹é€ ** | WSiï¼ˆã‚¿ãƒ³ã‚°ã‚¹ãƒ†ãƒ³ã‚µã‚¤ãƒªã‚µã‚¤ãƒ‰ï¼‰ã‚²ãƒ¼ãƒˆ | WSi (tungsten silicide) gate |
| **é›»åœ§æ§‹æˆ** | é«˜è€åœ§20Vï¼ˆG1-OX=430Ã…ï¼‰ + ãƒ­ã‚¸ãƒƒã‚¯3.3Vï¼ˆG2-OX=70Ã…ï¼‰ | High voltage 20V + Logic 3.3V |
| **é…¸åŒ–è†œåŽš** | å®ŸåŠ¹Tox = 500Ã…ï¼ˆG1 + G2ï¼‰ | Effective Tox = 500Ã… |
| **PZTæ§‹é€ ** | Pt / PZTï¼ˆ10,000Ã…ï¼‰ / Tiï¼ˆåˆ†å‰²ã‚¹ãƒ‘ãƒƒã‚¿ + ã‚¢ãƒ‹ãƒ¼ãƒ«4å›žï¼‰ | Pt / PZT (10,000Ã…) / Ti with split sputtering and 4-step annealing |
| **åŸºæ¿çµæ™¶æ–¹ä½** | Si(111)ï¼ˆè£é¢ã‚­ãƒ£ãƒ“ãƒ†ã‚£åŠ å·¥å¯¾å¿œï¼‰ | Si(111) for backside cavity formation |
| **é›†ç©æ–¹å¼** | ãƒ¢ãƒŽãƒªã‚·ãƒƒã‚¯ï¼šCMOS + PZTã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿æ··è¼‰ | Monolithic integration: CMOS + PZT actuator |
| **æ”¾ç†±è¨­è¨ˆ** | è£é¢æ”¾ç†±ï¼‹GNDé…ç·šï¼‹ã‚µãƒ¼ãƒžãƒ«ãƒ“ã‚¢å®Ÿè£… | Backside thermal dissipation + GND wiring + thermal vias |

---

## ðŸ§© ä»£è¡¨å·¥ç¨‹ãƒ•ãƒ­ãƒ¼ï¼ˆæŠœç²‹ï¼‰  
Representative Process Flow (Excerpt)

### 1. ã‚¦ã‚§ãƒ«ãƒ»ã‚¢ã‚¤ã‚½ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ / Well & Isolation
- LOCOSåˆ†é›¢ï¼ˆã‚»ãƒŸãƒªã‚»ã‚¹ï¼‰ / LOCOS isolation (semi-recessed)
- NWL/PWLï¼ˆ3.3Vï¼‰ + NWLH/PWLHï¼ˆ20Vï¼‰

### 2. é…¸åŒ–è†œå½¢æˆ / Oxide Formation
- G1-OXï¼ˆ430Ã…ï¼‰â†’ é«˜è€åœ§ç”¨ / for high voltage
- G2-OXï¼ˆ70Ã…ï¼‰â†’ ãƒ­ã‚¸ãƒƒã‚¯ç”¨ / for logic
- å®ŸåŠ¹Tox = 500Ã…ã€Eox â‰’ 4 MV/cm

### 3. ã‚²ãƒ¼ãƒˆå½¢æˆãƒ»æ³¨å…¥ / Gate Formation & Doping
- WSiã‚²ãƒ¼ãƒˆ + PLYA-DPï¼ˆãƒ‘ã‚¿ãƒ¼ãƒ³ï¼‰/ WSi gate with PLYA-DP
- NLD/PLDï¼š3.3Vç”¨ã€NLDH/PLDHï¼š20Vç”¨ / Logic and HV implantation
- SW-DP/ETï¼šãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ã‚¹ãƒˆãƒƒãƒ‘æ³¨å…¥ / Field stopper doping

### 4. PZTç©å±¤ãƒ»ã‚¢ãƒ‹ãƒ¼ãƒ« / PZT Deposition & Annealing
- Pt-SP â†’ PZT-SPï¼ˆ2,500Ã… Ã— 4ï¼‰â†’ Ti1/Ti2-SP
- å„å›žå¾Œã«PZT-ANLï¼ˆ450â„ƒï¼‰Ã—4å›ž / 450â„ƒ annealing after each layer
- CAP-PH/ETï¼šãƒŸãƒªãƒ³ã‚°ã«ã‚ˆã‚‹é–‹å£å‡¦ç† / Milling for electrode access

### 5. ãƒ¡ã‚¿ãƒ«ãƒ»ãƒ—ãƒ©ã‚°ãƒ»ãƒ‘ãƒƒãƒ‰å½¢æˆ / Metal, Plug, Pad Formation
- é‡‘å±žå±¤ï¼šALA, HLA, ALBï¼ˆ3å±¤Alï¼‰/ Three-layer Al interconnects
- Wãƒ—ãƒ©ã‚°ï¼šCW, CWX, CWA / Tungsten plugs
- PAD-PH/ET â†’ ãƒ‘ãƒƒãƒ‰å½¢æˆã€AL-SNT / Pad definition and AL sonic trim

### 6. è£é¢åŠ å·¥ / Backside Processing
- Si(111)åŸºæ¿ â†’ ç•°æ–¹æ€§ã‚¨ãƒƒãƒãƒ³ã‚°ã§ã‚­ãƒ£ãƒ“ãƒ†ã‚£å½¢æˆ / Cavity via anisotropic etching

---

## ðŸ”¥ æ”¾ç†±è¨­è¨ˆã¨å¯¾ç­– / Thermal Design Considerations

- é«˜é›»åœ§é§†å‹•ã«ã‚ˆã‚‹æå¤±ï¼ˆIÃ—V, CÃ—VÂ²Ã—fï¼‰ã‚’è£é¢ã‹ã‚‰æ”¾ç†±  
  Power loss from high-voltage drive is dissipated through the backside
- ãƒ€ã‚¤ã‚¢ã‚¿ãƒƒãƒæï¼šé«˜ç†±ä¼å°Žã‚¿ã‚¤ãƒ—ï¼ˆAgã‚¨ãƒã‚­ã‚·ç­‰ï¼‰  
  Die attach with high thermal conductivity (e.g., Ag epoxy)
- ã‚µãƒ¼ãƒžãƒ«ãƒ“ã‚¢ãƒ»æ”¾ç†±åŸºæ¿ãƒ»GNDè¨­è¨ˆã«ã‚ˆã‚‹ç†±çµŒè·¯ç¢ºä¿  
  Heat paths via thermal vias, substrate, and GND layout

---

## ðŸŽ“ æ•™æçš„æ„ç¾© / Educational Insights

- é«˜è€åœ§CMOSè¨­è¨ˆã¨Toxåˆ¶å¾¡ï¼ˆ500Ã…ï¼‰  
  HV CMOS design and oxide thickness control
- åˆ†å‰²ã‚¹ãƒ‘ãƒƒã‚¿ï¼‹ã‚¢ãƒ‹ãƒ¼ãƒ«ã«ã‚ˆã‚‹PZTåŽšè†œå½¢æˆæŠ€è¡“  
  Thick PZT film via split sputtering and annealing
- æ”¾ç†±è¨­è¨ˆãƒ»è£é¢ã‚¨ãƒƒãƒãƒ³ã‚°ãƒ»åŸºæ¿é¸å®šã¾ã§å«ã‚ãŸMEMS-CMOSä¸€ä½“æ§‹é€   
  MEMS-CMOS integration considering heat, etching, substrate
- æ•™æãƒ»ç ”ç©¶ç”¨ã®PZTæ··è¼‰ãƒ—ãƒ­ã‚»ã‚¹äº‹ä¾‹ã¨ã—ã¦é«˜ã„æ•™è‚²ä¾¡å€¤ã‚ã‚Š  
  Valuable educational case for monolithic PZT-CMOS integration

---

> âš  æœ¬ãƒ—ãƒ­ã‚»ã‚¹ã¯ã€**ãƒ©ãƒ”ã‚¹ã‚»ãƒŸã‚³ãƒ³ãƒ€ã‚¯ã‚¿ã®å…¬é–‹æƒ…å ±**ã¨**æŠ€è¡“çš„æŽ¨å®š**ã«åŸºã¥ã„ãŸæ•™è‚²çš„å†æ§‹æˆã§ã™ã€‚å®Ÿéš›ã®è£½é€ ãƒ•ãƒ­ãƒ¼ã¨ã¯ç•°ãªã‚‹å¯èƒ½æ€§ãŒã‚ã‚Šã¾ã™ã€‚  
> âš  This document is an **educational reconstruction** based on **public information** from LAPIS Semiconductor and technical inference. It may differ from the actual manufacturing process.
