// Seed: 2998736943
module module_0;
  bit id_1;
  always @(negedge 1) if (-1) id_1 <= 1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input wire id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wor id_12,
    input supply0 id_13
);
  assign id_2 = id_13;
  wire  id_15 = (-1 - id_0);
  logic id_16;
  ;
  nand primCall (id_2, id_4, id_7, id_8);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
