<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CANode: CMSIS</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CANode
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">CMSIS</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for CMSIS:</div>
<div class="dyncontent">
<center><table><tr><td><img src="../../dd/d3b/group__CMSIS.png" border="0" alt="" usemap="#dd_2d3b_2group____CMSIS"/>
<map name="dd_2d3b_2group____CMSIS" id="dd_2d3b_2group____CMSIS">
<area shape="rect" id="node1" href="../../d7/d6e/group__stm32f4xx.html" title="Stm32f4xx" alt="" coords="143,5,229,32"/>
<area shape="rect" id="node2" href="../../db/dfe/group__stm32f4xx__system.html" title="Stm32f4xx_system" alt="" coords="119,56,253,83"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:db/dfe/group__stm32f4xx__system"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dfe/group__stm32f4xx__system.html">Stm32f4xx_system</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d7/d6e/group__stm32f4xx"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d6e/group__stm32f4xx.html">Stm32f4xx</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga9745df96e98f3cdc2d05ccefce681f64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9745df96e98f3cdc2d05ccefce681f64">ADC_TypeDef::SR</a></td></tr>
<tr class="separator:ga9745df96e98f3cdc2d05ccefce681f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b1ff4376683dd2896ea8b32ded05b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga89b1ff4376683dd2896ea8b32ded05b2">ADC_TypeDef::CR1</a></td></tr>
<tr class="separator:ga89b1ff4376683dd2896ea8b32ded05b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1053a65a21af0d27afe1bf9cf7b7aca7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1053a65a21af0d27afe1bf9cf7b7aca7">ADC_TypeDef::CR2</a></td></tr>
<tr class="separator:ga1053a65a21af0d27afe1bf9cf7b7aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73009a8122fcc628f467a4e997109347"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga73009a8122fcc628f467a4e997109347">ADC_TypeDef::SMPR1</a></td></tr>
<tr class="separator:ga73009a8122fcc628f467a4e997109347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e68fe36c4c8fbbac294b5496ccf7130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9e68fe36c4c8fbbac294b5496ccf7130">ADC_TypeDef::SMPR2</a></td></tr>
<tr class="separator:ga9e68fe36c4c8fbbac294b5496ccf7130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa005e656f528aaad28d70d61c9db9b81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa005e656f528aaad28d70d61c9db9b81">ADC_TypeDef::JOFR1</a></td></tr>
<tr class="separator:gaa005e656f528aaad28d70d61c9db9b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20f76044c11042dde41c1060853fb82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa20f76044c11042dde41c1060853fb82">ADC_TypeDef::JOFR2</a></td></tr>
<tr class="separator:gaa20f76044c11042dde41c1060853fb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c78142f6edf8122384263878d09015"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae9c78142f6edf8122384263878d09015">ADC_TypeDef::JOFR3</a></td></tr>
<tr class="separator:gae9c78142f6edf8122384263878d09015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f5c1a5aaa8b286317f923482e09d35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga92f5c1a5aaa8b286317f923482e09d35">ADC_TypeDef::JOFR4</a></td></tr>
<tr class="separator:ga92f5c1a5aaa8b286317f923482e09d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297ac2d83a1837bfdc0333474b977de0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga297ac2d83a1837bfdc0333474b977de0">ADC_TypeDef::HTR</a></td></tr>
<tr class="separator:ga297ac2d83a1837bfdc0333474b977de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdaf8050fb01739206a92c9ad610f396"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gafdaf8050fb01739206a92c9ad610f396">ADC_TypeDef::LTR</a></td></tr>
<tr class="separator:gafdaf8050fb01739206a92c9ad610f396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0185aa54962ba987f192154fb7a2d673"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0185aa54962ba987f192154fb7a2d673">ADC_TypeDef::SQR1</a></td></tr>
<tr class="separator:ga0185aa54962ba987f192154fb7a2d673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6e55e6c667042e5a46a76518b73d5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6b6e55e6c667042e5a46a76518b73d5a">ADC_TypeDef::SQR2</a></td></tr>
<tr class="separator:ga6b6e55e6c667042e5a46a76518b73d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51dbdba74c4d3559157392109af68fc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga51dbdba74c4d3559157392109af68fc6">ADC_TypeDef::SQR3</a></td></tr>
<tr class="separator:ga51dbdba74c4d3559157392109af68fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5438a76a93ac1bd2526e92ef298dc193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5438a76a93ac1bd2526e92ef298dc193">ADC_TypeDef::JSQR</a></td></tr>
<tr class="separator:ga5438a76a93ac1bd2526e92ef298dc193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4b0a79a9e4a9d5b0a24d7285cf55bdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">ADC_TypeDef::JDR1</a></td></tr>
<tr class="separator:gab4b0a79a9e4a9d5b0a24d7285cf55bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898b87cab4f099bcca981cc4c9318b51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga898b87cab4f099bcca981cc4c9318b51">ADC_TypeDef::JDR2</a></td></tr>
<tr class="separator:ga898b87cab4f099bcca981cc4c9318b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40999cd0a255ef62b2340e2726695063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga40999cd0a255ef62b2340e2726695063">ADC_TypeDef::JDR3</a></td></tr>
<tr class="separator:ga40999cd0a255ef62b2340e2726695063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae6e9d688b16ef350878998f5e21c0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gabae6e9d688b16ef350878998f5e21c0b">ADC_TypeDef::JDR4</a></td></tr>
<tr class="separator:gabae6e9d688b16ef350878998f5e21c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84114accead82bd11a0e12a429cdfed9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></td></tr>
<tr class="separator:ga84114accead82bd11a0e12a429cdfed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38e24f600f9e134a54a0c43b976a4f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac38e24f600f9e134a54a0c43b976a4f4">ADC_Common_TypeDef::CSR</a></td></tr>
<tr class="separator:gac38e24f600f9e134a54a0c43b976a4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6d4af7571a1bad2fec9e7b53733277"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></td></tr>
<tr class="separator:gaee6d4af7571a1bad2fec9e7b53733277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7399bf70f677ef5de46a3038f414e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6f7399bf70f677ef5de46a3038f414e1">ADC_Common_TypeDef::CDR</a></td></tr>
<tr class="separator:ga6f7399bf70f677ef5de46a3038f414e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f525c909de2dcec1d4093fe1d562b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga22f525c909de2dcec1d4093fe1d562b8">CAN_TxMailBox_TypeDef::TIR</a></td></tr>
<tr class="separator:ga22f525c909de2dcec1d4093fe1d562b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2351cb865d064cf75f61642aaa887f76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2351cb865d064cf75f61642aaa887f76">CAN_TxMailBox_TypeDef::TDTR</a></td></tr>
<tr class="separator:ga2351cb865d064cf75f61642aaa887f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408c96501b1cc8bd527432736d132a39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga408c96501b1cc8bd527432736d132a39">CAN_TxMailBox_TypeDef::TDLR</a></td></tr>
<tr class="separator:ga408c96501b1cc8bd527432736d132a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c6bcd7c9bae378ebf83fd9f5b59020"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga98c6bcd7c9bae378ebf83fd9f5b59020">CAN_TxMailBox_TypeDef::TDHR</a></td></tr>
<tr class="separator:ga98c6bcd7c9bae378ebf83fd9f5b59020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034504d43f7b16b320745a25b3a8f12d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga034504d43f7b16b320745a25b3a8f12d">CAN_FIFOMailBox_TypeDef::RIR</a></td></tr>
<tr class="separator:ga034504d43f7b16b320745a25b3a8f12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d74ca8b402c2b9596bfcbe4cd051a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga49d74ca8b402c2b9596bfcbe4cd051a9">CAN_FIFOMailBox_TypeDef::RDTR</a></td></tr>
<tr class="separator:ga49d74ca8b402c2b9596bfcbe4cd051a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d62861de29d0b4fcf11fabbdbd76e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac7d62861de29d0b4fcf11fabbdbd76e7">CAN_FIFOMailBox_TypeDef::RDLR</a></td></tr>
<tr class="separator:gac7d62861de29d0b4fcf11fabbdbd76e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95890984bd67845015d40e82fb091c93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga95890984bd67845015d40e82fb091c93">CAN_FIFOMailBox_TypeDef::RDHR</a></td></tr>
<tr class="separator:ga95890984bd67845015d40e82fb091c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9bc1e42212239d6830582bf0c696fc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac9bc1e42212239d6830582bf0c696fc5">CAN_FilterRegister_TypeDef::FR1</a></td></tr>
<tr class="separator:gac9bc1e42212239d6830582bf0c696fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77959e28a302b05829f6a1463be7f800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga77959e28a302b05829f6a1463be7f800">CAN_FilterRegister_TypeDef::FR2</a></td></tr>
<tr class="separator:ga77959e28a302b05829f6a1463be7f800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1282eee79a22003257a7a5daa7f4a35f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1282eee79a22003257a7a5daa7f4a35f">CAN_TypeDef::MCR</a></td></tr>
<tr class="separator:ga1282eee79a22003257a7a5daa7f4a35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98b957a4e887751fbd407d3e2cf93b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf98b957a4e887751fbd407d3e2cf93b5">CAN_TypeDef::MSR</a></td></tr>
<tr class="separator:gaf98b957a4e887751fbd407d3e2cf93b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc82ac4e87e75350fc586be5e56d95b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gacbc82ac4e87e75350fc586be5e56d95b">CAN_TypeDef::TSR</a></td></tr>
<tr class="separator:gacbc82ac4e87e75350fc586be5e56d95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e858479e26ab075ee2ddb630e8769d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad8e858479e26ab075ee2ddb630e8769d">CAN_TypeDef::RF0R</a></td></tr>
<tr class="separator:gad8e858479e26ab075ee2ddb630e8769d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a528d1288c1de666df68655af1d20e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga69a528d1288c1de666df68655af1d20e">CAN_TypeDef::RF1R</a></td></tr>
<tr class="separator:ga69a528d1288c1de666df68655af1d20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530babbc4b9584c93a1bf87d6ce8b8dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga530babbc4b9584c93a1bf87d6ce8b8dc">CAN_TypeDef::IER</a></td></tr>
<tr class="separator:ga530babbc4b9584c93a1bf87d6ce8b8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a1b6a7c587443a03d654d3b9a94423"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab1a1b6a7c587443a03d654d3b9a94423">CAN_TypeDef::ESR</a></td></tr>
<tr class="separator:gab1a1b6a7c587443a03d654d3b9a94423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccad1e4155459a13369f5ad0e7c6da29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaccad1e4155459a13369f5ad0e7c6da29">CAN_TypeDef::BTR</a></td></tr>
<tr class="separator:gaccad1e4155459a13369f5ad0e7c6da29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0cc7fb26376c435bbf148e962739337"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad0cc7fb26376c435bbf148e962739337">CAN_TypeDef::RESERVED0</a> [88]</td></tr>
<tr class="separator:gad0cc7fb26376c435bbf148e962739337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328925e230f68a775f6f4ad1076c27ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../df/d78/structCAN__TxMailBox__TypeDef.html">CAN_TxMailBox_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga328925e230f68a775f6f4ad1076c27ce">CAN_TypeDef::sTxMailBox</a> [3]</td></tr>
<tr class="separator:ga328925e230f68a775f6f4ad1076c27ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6053bc607535d9ecf7a3d887c0cc053"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dce/structCAN__FIFOMailBox__TypeDef.html">CAN_FIFOMailBox_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa6053bc607535d9ecf7a3d887c0cc053">CAN_TypeDef::sFIFOMailBox</a> [2]</td></tr>
<tr class="separator:gaa6053bc607535d9ecf7a3d887c0cc053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046ef464378aaaaafaf999c23a4dc55e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga046ef464378aaaaafaf999c23a4dc55e">CAN_TypeDef::RESERVED1</a> [12]</td></tr>
<tr class="separator:ga046ef464378aaaaafaf999c23a4dc55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6a0f78ca703a63bb0a6b6f231f612f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1a6a0f78ca703a63bb0a6b6f231f612f">CAN_TypeDef::FMR</a></td></tr>
<tr class="separator:ga1a6a0f78ca703a63bb0a6b6f231f612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe6a26ee25947b7eb5be9d485f4d3b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaefe6a26ee25947b7eb5be9d485f4d3b0">CAN_TypeDef::FM1R</a></td></tr>
<tr class="separator:gaefe6a26ee25947b7eb5be9d485f4d3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29069c9fd10eeec47414abd8d06822f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab29069c9fd10eeec47414abd8d06822f">CAN_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:gab29069c9fd10eeec47414abd8d06822f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6296402924b37966c67ccf14a381976"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac6296402924b37966c67ccf14a381976">CAN_TypeDef::FS1R</a></td></tr>
<tr class="separator:gac6296402924b37966c67ccf14a381976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf730af32307f845895465e8ead57d20c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf730af32307f845895465e8ead57d20c">CAN_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:gaf730af32307f845895465e8ead57d20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2decd14b26f851e00a31b42d15293ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae2decd14b26f851e00a31b42d15293ce">CAN_TypeDef::FFA1R</a></td></tr>
<tr class="separator:gae2decd14b26f851e00a31b42d15293ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c408c7c352b8080f0c6d42bf811d43"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga51c408c7c352b8080f0c6d42bf811d43">CAN_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga51c408c7c352b8080f0c6d42bf811d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57a3a6c337a8c6c7cb39d0cefc2459a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab57a3a6c337a8c6c7cb39d0cefc2459a">CAN_TypeDef::FA1R</a></td></tr>
<tr class="separator:gab57a3a6c337a8c6c7cb39d0cefc2459a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4339975b6064cfe2aaeb642f916d6e0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad4339975b6064cfe2aaeb642f916d6e0">CAN_TypeDef::RESERVED5</a> [8]</td></tr>
<tr class="separator:gad4339975b6064cfe2aaeb642f916d6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a22b903fdc909ac9f61edd68029f35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/da6/structCAN__FilterRegister__TypeDef.html">CAN_FilterRegister_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga23a22b903fdc909ac9f61edd68029f35">CAN_TypeDef::sFilterRegister</a> [28]</td></tr>
<tr class="separator:ga23a22b903fdc909ac9f61edd68029f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cb22870dbb9001241cec694994e5ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga50cb22870dbb9001241cec694994e5ef">CRC_TypeDef::DR</a></td></tr>
<tr class="separator:ga50cb22870dbb9001241cec694994e5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84e8694cd4b5375ee533c2d875c3b5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad84e8694cd4b5375ee533c2d875c3b5a">CRC_TypeDef::IDR</a></td></tr>
<tr class="separator:gad84e8694cd4b5375ee533c2d875c3b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dfd1730dba65041550ef55a44db87c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga70dfd1730dba65041550ef55a44db87c">CRC_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga70dfd1730dba65041550ef55a44db87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b205c6e25b1808ac016db2356b3021d"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8b205c6e25b1808ac016db2356b3021d">CRC_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga8b205c6e25b1808ac016db2356b3021d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33fa5c173e1c102e6d0242fe60e569f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf33fa5c173e1c102e6d0242fe60e569f">CRC_TypeDef::CR</a></td></tr>
<tr class="separator:gaf33fa5c173e1c102e6d0242fe60e569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394324f0b573837ca15a87127b2a37ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga394324f0b573837ca15a87127b2a37ea">DAC_TypeDef::CR</a></td></tr>
<tr class="separator:ga394324f0b573837ca15a87127b2a37ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccb66068a1ebee1179574dda20206b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4ccb66068a1ebee1179574dda20206b6">DAC_TypeDef::SWTRIGR</a></td></tr>
<tr class="separator:ga4ccb66068a1ebee1179574dda20206b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfd2855cdb81939b4efc58e08aaf3e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gafbfd2855cdb81939b4efc58e08aaf3e5">DAC_TypeDef::DHR12R1</a></td></tr>
<tr class="separator:gafbfd2855cdb81939b4efc58e08aaf3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb63912e39085e3e13d64bdb0cf38bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5eb63912e39085e3e13d64bdb0cf38bd">DAC_TypeDef::DHR12L1</a></td></tr>
<tr class="separator:ga5eb63912e39085e3e13d64bdb0cf38bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a382d341fb608a04390bacb8c00b0f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3a382d341fb608a04390bacb8c00b0f0">DAC_TypeDef::DHR8R1</a></td></tr>
<tr class="separator:ga3a382d341fb608a04390bacb8c00b0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f777540c487c26bf27e6fa37a644cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab1f777540c487c26bf27e6fa37a644cc">DAC_TypeDef::DHR12R2</a></td></tr>
<tr class="separator:gab1f777540c487c26bf27e6fa37a644cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f612b6b3e065e810e5a2fb254d6a40b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9f612b6b3e065e810e5a2fb254d6a40b">DAC_TypeDef::DHR12L2</a></td></tr>
<tr class="separator:ga9f612b6b3e065e810e5a2fb254d6a40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b096b71656f8fb32cd18b4c8b1d2334"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3b096b71656f8fb32cd18b4c8b1d2334">DAC_TypeDef::DHR8R2</a></td></tr>
<tr class="separator:ga3b096b71656f8fb32cd18b4c8b1d2334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa5cc9fe0cc9eb594d703bdc9d9abd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaffa5cc9fe0cc9eb594d703bdc9d9abd9">DAC_TypeDef::DHR12RD</a></td></tr>
<tr class="separator:gaffa5cc9fe0cc9eb594d703bdc9d9abd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4d055e3697999b44cdcf2702d79d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaea4d055e3697999b44cdcf2702d79d40">DAC_TypeDef::DHR12LD</a></td></tr>
<tr class="separator:gaea4d055e3697999b44cdcf2702d79d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f8d95bbf0ce3a53cb79506d5bf995a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga03f8d95bbf0ce3a53cb79506d5bf995a">DAC_TypeDef::DHR8RD</a></td></tr>
<tr class="separator:ga03f8d95bbf0ce3a53cb79506d5bf995a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b4f0b0d2a376f729c8d7acf47864c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga50b4f0b0d2a376f729c8d7acf47864c3">DAC_TypeDef::DOR1</a></td></tr>
<tr class="separator:ga50b4f0b0d2a376f729c8d7acf47864c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bde8391647d6422b39ab5ba4f13848b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1bde8391647d6422b39ab5ba4f13848b">DAC_TypeDef::DOR2</a></td></tr>
<tr class="separator:ga1bde8391647d6422b39ab5ba4f13848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3fd83d6ed8b2d90b471db4509b0e70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1d3fd83d6ed8b2d90b471db4509b0e70">DAC_TypeDef::SR</a></td></tr>
<tr class="separator:ga1d3fd83d6ed8b2d90b471db4509b0e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc3561c124d06bb57dfa855e43ed99f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0cc3561c124d06bb57dfa855e43ed99f">DBGMCU_TypeDef::IDCODE</a></td></tr>
<tr class="separator:ga0cc3561c124d06bb57dfa855e43ed99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15981828f2b915d38570cf6684e99a53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga15981828f2b915d38570cf6684e99a53">DBGMCU_TypeDef::CR</a></td></tr>
<tr class="separator:ga15981828f2b915d38570cf6684e99a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac341c7e09cd5224327eeb7d9f122bed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaac341c7e09cd5224327eeb7d9f122bed">DBGMCU_TypeDef::APB1FZ</a></td></tr>
<tr class="separator:gaac341c7e09cd5224327eeb7d9f122bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011f892d86367dbe786964b14bc515a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga011f892d86367dbe786964b14bc515a6">DBGMCU_TypeDef::APB2FZ</a></td></tr>
<tr class="separator:ga011f892d86367dbe786964b14bc515a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfcc9860ca551cbcb10c1c3dd4304f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3cfcc9860ca551cbcb10c1c3dd4304f0">DCMI_TypeDef::CR</a></td></tr>
<tr class="separator:ga3cfcc9860ca551cbcb10c1c3dd4304f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bbe4b3cc5d9552526bec462b42164d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1bbe4b3cc5d9552526bec462b42164d5">DCMI_TypeDef::SR</a></td></tr>
<tr class="separator:ga1bbe4b3cc5d9552526bec462b42164d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0aba9f38498cccbe0186b7813825026"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae0aba9f38498cccbe0186b7813825026">DCMI_TypeDef::RISR</a></td></tr>
<tr class="separator:gae0aba9f38498cccbe0186b7813825026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ce93b57d8382147574c678ee497c63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga91ce93b57d8382147574c678ee497c63">DCMI_TypeDef::IER</a></td></tr>
<tr class="separator:ga91ce93b57d8382147574c678ee497c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab367c4ca2e8ac87238692e6d55d622ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab367c4ca2e8ac87238692e6d55d622ec">DCMI_TypeDef::MISR</a></td></tr>
<tr class="separator:gab367c4ca2e8ac87238692e6d55d622ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0371fc07916e3043e1151eaa97e172c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0371fc07916e3043e1151eaa97e172c9">DCMI_TypeDef::ICR</a></td></tr>
<tr class="separator:ga0371fc07916e3043e1151eaa97e172c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c16b920a3f25fda961d0cd29749433"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga52c16b920a3f25fda961d0cd29749433">DCMI_TypeDef::ESCR</a></td></tr>
<tr class="separator:ga52c16b920a3f25fda961d0cd29749433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00a94620e33f4eff74430ff25c12b94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf00a94620e33f4eff74430ff25c12b94">DCMI_TypeDef::ESUR</a></td></tr>
<tr class="separator:gaf00a94620e33f4eff74430ff25c12b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d58830323e567117c12ae3feac613b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4d58830323e567117c12ae3feac613b9">DCMI_TypeDef::CWSTRTR</a></td></tr>
<tr class="separator:ga4d58830323e567117c12ae3feac613b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9c8048339e19b110ecfbea486f55df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1b9c8048339e19b110ecfbea486f55df">DCMI_TypeDef::CWSIZER</a></td></tr>
<tr class="separator:ga1b9c8048339e19b110ecfbea486f55df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266cec1031b0be730b0e35523f5e2934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga266cec1031b0be730b0e35523f5e2934">DCMI_TypeDef::DR</a></td></tr>
<tr class="separator:ga266cec1031b0be730b0e35523f5e2934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf893adc5e821b15d813237b2bfe4378b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf893adc5e821b15d813237b2bfe4378b">DMA_Stream_TypeDef::CR</a></td></tr>
<tr class="separator:gaf893adc5e821b15d813237b2bfe4378b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc2a52628182f9e79ab1e49bb78a1eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2cc2a52628182f9e79ab1e49bb78a1eb">DMA_Stream_TypeDef::NDTR</a></td></tr>
<tr class="separator:ga2cc2a52628182f9e79ab1e49bb78a1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbeac1d47cb85ab52dac71d520273947"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gadbeac1d47cb85ab52dac71d520273947">DMA_Stream_TypeDef::PAR</a></td></tr>
<tr class="separator:gadbeac1d47cb85ab52dac71d520273947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965da718db7d0303bff185d367d96fd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga965da718db7d0303bff185d367d96fd6">DMA_Stream_TypeDef::M0AR</a></td></tr>
<tr class="separator:ga965da718db7d0303bff185d367d96fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142ca5a1145ba9cf4cfa557655af1c13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga142ca5a1145ba9cf4cfa557655af1c13">DMA_Stream_TypeDef::M1AR</a></td></tr>
<tr class="separator:ga142ca5a1145ba9cf4cfa557655af1c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3d78ab35e7af48951be5be53392f9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaad3d78ab35e7af48951be5be53392f9f">DMA_Stream_TypeDef::FCR</a></td></tr>
<tr class="separator:gaad3d78ab35e7af48951be5be53392f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb4a0977d281bc809cb5974e178bc2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaacb4a0977d281bc809cb5974e178bc2b">DMA_TypeDef::LISR</a></td></tr>
<tr class="separator:gaacb4a0977d281bc809cb5974e178bc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a90a5fcd6459e10b81c0ab737dd2e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga01a90a5fcd6459e10b81c0ab737dd2e3">DMA_TypeDef::HISR</a></td></tr>
<tr class="separator:ga01a90a5fcd6459e10b81c0ab737dd2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11adb689c874d38b49fa44990323b653"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga11adb689c874d38b49fa44990323b653">DMA_TypeDef::LIFCR</a></td></tr>
<tr class="separator:ga11adb689c874d38b49fa44990323b653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4f50b935bab2520788ae936f2e55c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1e4f50b935bab2520788ae936f2e55c1">DMA_TypeDef::HIFCR</a></td></tr>
<tr class="separator:ga1e4f50b935bab2520788ae936f2e55c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0ef686f69afae3e9614a9b30558dcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gafb0ef686f69afae3e9614a9b30558dcf">DMA2D_TypeDef::CR</a></td></tr>
<tr class="separator:gafb0ef686f69afae3e9614a9b30558dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ffbd962bae5def253311b5b385cd07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga03ffbd962bae5def253311b5b385cd07">DMA2D_TypeDef::ISR</a></td></tr>
<tr class="separator:ga03ffbd962bae5def253311b5b385cd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede126199a74ea2a7477c1361537f3c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaede126199a74ea2a7477c1361537f3c4">DMA2D_TypeDef::IFCR</a></td></tr>
<tr class="separator:gaede126199a74ea2a7477c1361537f3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6597d73722df5394be67c0ac22fe66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8f6597d73722df5394be67c0ac22fe66">DMA2D_TypeDef::FGMAR</a></td></tr>
<tr class="separator:ga8f6597d73722df5394be67c0ac22fe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1b3799763c47fefd4772f10b7df91b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9a1b3799763c47fefd4772f10b7df91b">DMA2D_TypeDef::FGOR</a></td></tr>
<tr class="separator:ga9a1b3799763c47fefd4772f10b7df91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9d6051b0db4c369c7aa77c0c8740d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9d9d6051b0db4c369c7aa77c0c8740d0">DMA2D_TypeDef::BGMAR</a></td></tr>
<tr class="separator:ga9d9d6051b0db4c369c7aa77c0c8740d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ae9fddd0bab5c8938015a540e6371e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga93ae9fddd0bab5c8938015a540e6371e">DMA2D_TypeDef::BGOR</a></td></tr>
<tr class="separator:ga93ae9fddd0bab5c8938015a540e6371e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98f793825b09b2b70300582d2f8a9fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae98f793825b09b2b70300582d2f8a9fe">DMA2D_TypeDef::FGPFCCR</a></td></tr>
<tr class="separator:gae98f793825b09b2b70300582d2f8a9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2ca425d2b5655573fd89bca5efb272"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8e2ca425d2b5655573fd89bca5efb272">DMA2D_TypeDef::FGCOLR</a></td></tr>
<tr class="separator:ga8e2ca425d2b5655573fd89bca5efb272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2469616cbbe6a9e9afa1b943f326add0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2469616cbbe6a9e9afa1b943f326add0">DMA2D_TypeDef::BGPFCCR</a></td></tr>
<tr class="separator:ga2469616cbbe6a9e9afa1b943f326add0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dad401dfd995251a189d457bc6a5ebd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9dad401dfd995251a189d457bc6a5ebd">DMA2D_TypeDef::BGCOLR</a></td></tr>
<tr class="separator:ga9dad401dfd995251a189d457bc6a5ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbd6e3f06436d655b464e1ea804ea31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gafdbd6e3f06436d655b464e1ea804ea31">DMA2D_TypeDef::FGCMAR</a></td></tr>
<tr class="separator:gafdbd6e3f06436d655b464e1ea804ea31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6a846a09e204c29664759983853ec0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga7b6a846a09e204c29664759983853ec0">DMA2D_TypeDef::BGCMAR</a></td></tr>
<tr class="separator:ga7b6a846a09e204c29664759983853ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f9ee49cd295305a56ac58b96d11ded"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga50f9ee49cd295305a56ac58b96d11ded">DMA2D_TypeDef::OPFCCR</a></td></tr>
<tr class="separator:ga50f9ee49cd295305a56ac58b96d11ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07566e4390ac1c55a3fd7f58dd6e33c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga07566e4390ac1c55a3fd7f58dd6e33c6">DMA2D_TypeDef::OCOLR</a></td></tr>
<tr class="separator:ga07566e4390ac1c55a3fd7f58dd6e33c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ecac7187f1a8fcd108b14abdfb4934d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4ecac7187f1a8fcd108b14abdfb4934d">DMA2D_TypeDef::OMAR</a></td></tr>
<tr class="separator:ga4ecac7187f1a8fcd108b14abdfb4934d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118208b8645815a2aa670e92d6277199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga118208b8645815a2aa670e92d6277199">DMA2D_TypeDef::OOR</a></td></tr>
<tr class="separator:ga118208b8645815a2aa670e92d6277199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a187a30051332f029676b6ecd36167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga96a187a30051332f029676b6ecd36167">DMA2D_TypeDef::NLR</a></td></tr>
<tr class="separator:ga96a187a30051332f029676b6ecd36167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78b34a419d5a35c5504f1818ef9f122"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa78b34a419d5a35c5504f1818ef9f122">DMA2D_TypeDef::LWR</a></td></tr>
<tr class="separator:gaa78b34a419d5a35c5504f1818ef9f122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5f5a73a2c943723044960897daccc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5e5f5a73a2c943723044960897daccc3">DMA2D_TypeDef::AMTCR</a></td></tr>
<tr class="separator:ga5e5f5a73a2c943723044960897daccc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996362d8114c5c841da6c763b0df3df1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga996362d8114c5c841da6c763b0df3df1">DMA2D_TypeDef::RESERVED</a> [236]</td></tr>
<tr class="separator:ga996362d8114c5c841da6c763b0df3df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8c1dc3470960b18ec9e3c358d0b0ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4f8c1dc3470960b18ec9e3c358d0b0ad">DMA2D_TypeDef::FGCLUT</a> [256]</td></tr>
<tr class="separator:ga4f8c1dc3470960b18ec9e3c358d0b0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee6a30b394faf8442becbfa8b737413"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2ee6a30b394faf8442becbfa8b737413">DMA2D_TypeDef::BGCLUT</a> [256]</td></tr>
<tr class="separator:ga2ee6a30b394faf8442becbfa8b737413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d7e7c68b5b8adcf7b2b96bc1eea7d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga68d7e7c68b5b8adcf7b2b96bc1eea7d9">ETH_TypeDef::MACCR</a></td></tr>
<tr class="separator:ga68d7e7c68b5b8adcf7b2b96bc1eea7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf573860dd5dcd13f2b6b19dcb92cc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gafdf573860dd5dcd13f2b6b19dcb92cc1">ETH_TypeDef::MACFFR</a></td></tr>
<tr class="separator:gafdf573860dd5dcd13f2b6b19dcb92cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace541cc94118ec2db7c930a44960aa18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gace541cc94118ec2db7c930a44960aa18">ETH_TypeDef::MACHTHR</a></td></tr>
<tr class="separator:gace541cc94118ec2db7c930a44960aa18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bd30c653a4c1c8f46a59e0a821dcf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga22bd30c653a4c1c8f46a59e0a821dcf8">ETH_TypeDef::MACHTLR</a></td></tr>
<tr class="separator:ga22bd30c653a4c1c8f46a59e0a821dcf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf697fcc940139f7dcb483766420852be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf697fcc940139f7dcb483766420852be">ETH_TypeDef::MACMIIAR</a></td></tr>
<tr class="separator:gaf697fcc940139f7dcb483766420852be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4c60bb689285b937c939b36a1233a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3d4c60bb689285b937c939b36a1233a3">ETH_TypeDef::MACMIIDR</a></td></tr>
<tr class="separator:ga3d4c60bb689285b937c939b36a1233a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbe493d9d68ddfed4c758f0a7bde058"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gacdbe493d9d68ddfed4c758f0a7bde058">ETH_TypeDef::MACFCR</a></td></tr>
<tr class="separator:gacdbe493d9d68ddfed4c758f0a7bde058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0792c8c170502e3466518d200ca297c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0792c8c170502e3466518d200ca297c3">ETH_TypeDef::MACVLANTR</a></td></tr>
<tr class="separator:ga0792c8c170502e3466518d200ca297c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b23b4cce3105e15265164ed009c25e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga77b23b4cce3105e15265164ed009c25e">ETH_TypeDef::RESERVED0</a> [2]</td></tr>
<tr class="separator:ga77b23b4cce3105e15265164ed009c25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd8da723ca1469d767de1334e16ec9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8cd8da723ca1469d767de1334e16ec9d">ETH_TypeDef::MACRWUFFR</a></td></tr>
<tr class="separator:ga8cd8da723ca1469d767de1334e16ec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1deaafa44dbc3c8a2daaaf317dee5624"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1deaafa44dbc3c8a2daaaf317dee5624">ETH_TypeDef::MACPMTCSR</a></td></tr>
<tr class="separator:ga1deaafa44dbc3c8a2daaaf317dee5624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1b7750957e9b47b56cfe9f5f18ffb5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6c1b7750957e9b47b56cfe9f5f18ffb5">ETH_TypeDef::RESERVED1</a> [2]</td></tr>
<tr class="separator:ga6c1b7750957e9b47b56cfe9f5f18ffb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bee2fa58555f6725fc14a8d42484d42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9bee2fa58555f6725fc14a8d42484d42">ETH_TypeDef::MACSR</a></td></tr>
<tr class="separator:ga9bee2fa58555f6725fc14a8d42484d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d413bc59caf6c14eb230266d7ab8c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga45d413bc59caf6c14eb230266d7ab8c3">ETH_TypeDef::MACIMR</a></td></tr>
<tr class="separator:ga45d413bc59caf6c14eb230266d7ab8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8d5fcb4edf8c156e70188d7ab24423"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaee8d5fcb4edf8c156e70188d7ab24423">ETH_TypeDef::MACA0HR</a></td></tr>
<tr class="separator:gaee8d5fcb4edf8c156e70188d7ab24423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c939e1e21924c888ee2c31dee9e810a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9c939e1e21924c888ee2c31dee9e810a">ETH_TypeDef::MACA0LR</a></td></tr>
<tr class="separator:ga9c939e1e21924c888ee2c31dee9e810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7f8cbf64bf3ce73a6d25ca019ca712"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8f7f8cbf64bf3ce73a6d25ca019ca712">ETH_TypeDef::MACA1HR</a></td></tr>
<tr class="separator:ga8f7f8cbf64bf3ce73a6d25ca019ca712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b7882917068bd398d4d8e209794ead"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad0b7882917068bd398d4d8e209794ead">ETH_TypeDef::MACA1LR</a></td></tr>
<tr class="separator:gad0b7882917068bd398d4d8e209794ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad00033d223abb9075df5bf38894445"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1ad00033d223abb9075df5bf38894445">ETH_TypeDef::MACA2HR</a></td></tr>
<tr class="separator:ga1ad00033d223abb9075df5bf38894445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9332525bb7ec86518eecf7153caef19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae9332525bb7ec86518eecf7153caef19">ETH_TypeDef::MACA2LR</a></td></tr>
<tr class="separator:gae9332525bb7ec86518eecf7153caef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4dd976fada7085d87aa017f160e70d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad4dd976fada7085d87aa017f160e70d4">ETH_TypeDef::MACA3HR</a></td></tr>
<tr class="separator:gad4dd976fada7085d87aa017f160e70d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31f33c1487ae0ee89ac427d9f0f037d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf31f33c1487ae0ee89ac427d9f0f037d">ETH_TypeDef::MACA3LR</a></td></tr>
<tr class="separator:gaf31f33c1487ae0ee89ac427d9f0f037d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cde93bacea505d8d5534aa9b995e91"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga47cde93bacea505d8d5534aa9b995e91">ETH_TypeDef::RESERVED2</a> [40]</td></tr>
<tr class="separator:ga47cde93bacea505d8d5534aa9b995e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530d6551e73b9b616d8dc23a53e29708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga530d6551e73b9b616d8dc23a53e29708">ETH_TypeDef::MMCCR</a></td></tr>
<tr class="separator:ga530d6551e73b9b616d8dc23a53e29708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336820119836db549e754619be7f6aa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga336820119836db549e754619be7f6aa5">ETH_TypeDef::MMCRIR</a></td></tr>
<tr class="separator:ga336820119836db549e754619be7f6aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa417b3dbd6f2bd86562b6a09f51d97ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa417b3dbd6f2bd86562b6a09f51d97ac">ETH_TypeDef::MMCTIR</a></td></tr>
<tr class="separator:gaa417b3dbd6f2bd86562b6a09f51d97ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c2cf41b95fc14f304d60e4421b1bbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga80c2cf41b95fc14f304d60e4421b1bbd">ETH_TypeDef::MMCRIMR</a></td></tr>
<tr class="separator:ga80c2cf41b95fc14f304d60e4421b1bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe0f472d72f011c5903806d12c4e086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gacbe0f472d72f011c5903806d12c4e086">ETH_TypeDef::MMCTIMR</a></td></tr>
<tr class="separator:gacbe0f472d72f011c5903806d12c4e086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ee4a2d45de49e668cb116aaf8f81be"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga29ee4a2d45de49e668cb116aaf8f81be">ETH_TypeDef::RESERVED3</a> [14]</td></tr>
<tr class="separator:ga29ee4a2d45de49e668cb116aaf8f81be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b55806b0e28cc18316cb1b9350aab2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1b55806b0e28cc18316cb1b9350aab2c">ETH_TypeDef::MMCTGFSCCR</a></td></tr>
<tr class="separator:ga1b55806b0e28cc18316cb1b9350aab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec318669d03f140af4a760093411150"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gacec318669d03f140af4a760093411150">ETH_TypeDef::MMCTGFMSCCR</a></td></tr>
<tr class="separator:gacec318669d03f140af4a760093411150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee31fe4f86d03838346172e368842d6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4ee31fe4f86d03838346172e368842d6">ETH_TypeDef::RESERVED4</a> [5]</td></tr>
<tr class="separator:ga4ee31fe4f86d03838346172e368842d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2a79b3b31db0f07e269db092a74f1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0e2a79b3b31db0f07e269db092a74f1e">ETH_TypeDef::MMCTGFCR</a></td></tr>
<tr class="separator:ga0e2a79b3b31db0f07e269db092a74f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109a8b399964988c3cf76db98789e2c1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga109a8b399964988c3cf76db98789e2c1">ETH_TypeDef::RESERVED5</a> [10]</td></tr>
<tr class="separator:ga109a8b399964988c3cf76db98789e2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe50f13adc614758cba541f942e8ef0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gafe50f13adc614758cba541f942e8ef0e">ETH_TypeDef::MMCRFCECR</a></td></tr>
<tr class="separator:gafe50f13adc614758cba541f942e8ef0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad057b9031295ab3b64e79145f7607469"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad057b9031295ab3b64e79145f7607469">ETH_TypeDef::MMCRFAECR</a></td></tr>
<tr class="separator:gad057b9031295ab3b64e79145f7607469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385c760f26ab4a4f8ce38a956e20d453"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga385c760f26ab4a4f8ce38a956e20d453">ETH_TypeDef::RESERVED6</a> [10]</td></tr>
<tr class="separator:ga385c760f26ab4a4f8ce38a956e20d453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga832a684c8f476941845d0fcba0fb75fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga832a684c8f476941845d0fcba0fb75fc">ETH_TypeDef::MMCRGUFCR</a></td></tr>
<tr class="separator:ga832a684c8f476941845d0fcba0fb75fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dff0a9ab65fe6273a8cab3e4152ed3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad7dff0a9ab65fe6273a8cab3e4152ed3">ETH_TypeDef::RESERVED7</a> [334]</td></tr>
<tr class="separator:gad7dff0a9ab65fe6273a8cab3e4152ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c223e5355a8c5885f3e168dd568079"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga09c223e5355a8c5885f3e168dd568079">ETH_TypeDef::PTPTSCR</a></td></tr>
<tr class="separator:ga09c223e5355a8c5885f3e168dd568079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f81e69555bf3deef2f1404752861ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae4f81e69555bf3deef2f1404752861ad">ETH_TypeDef::PTPSSIR</a></td></tr>
<tr class="separator:gae4f81e69555bf3deef2f1404752861ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30881f198009fd17e28644d9449045f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga30881f198009fd17e28644d9449045f5">ETH_TypeDef::PTPTSHR</a></td></tr>
<tr class="separator:ga30881f198009fd17e28644d9449045f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56638794c54141bb1b8ef6ac31a6997d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga56638794c54141bb1b8ef6ac31a6997d">ETH_TypeDef::PTPTSLR</a></td></tr>
<tr class="separator:ga56638794c54141bb1b8ef6ac31a6997d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5c20f4ddc155ec5c7f976ebfb60c2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5e5c20f4ddc155ec5c7f976ebfb60c2a">ETH_TypeDef::PTPTSHUR</a></td></tr>
<tr class="separator:ga5e5c20f4ddc155ec5c7f976ebfb60c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b388c052998631c58d82536ecf3c560"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0b388c052998631c58d82536ecf3c560">ETH_TypeDef::PTPTSLUR</a></td></tr>
<tr class="separator:ga0b388c052998631c58d82536ecf3c560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10f988327487d24260f0af1890273b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa10f988327487d24260f0af1890273b2">ETH_TypeDef::PTPTSAR</a></td></tr>
<tr class="separator:gaa10f988327487d24260f0af1890273b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10ebf9b64b96114e8bc16bf03d24a4b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga10ebf9b64b96114e8bc16bf03d24a4b2">ETH_TypeDef::PTPTTHR</a></td></tr>
<tr class="separator:ga10ebf9b64b96114e8bc16bf03d24a4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018a92d638dd4bd98b1640c8dae2a289"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga018a92d638dd4bd98b1640c8dae2a289">ETH_TypeDef::PTPTTLR</a></td></tr>
<tr class="separator:ga018a92d638dd4bd98b1640c8dae2a289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b086ebc9087098ce0909c37d9f784b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4b086ebc9087098ce0909c37d9f784b9">ETH_TypeDef::RESERVED8</a></td></tr>
<tr class="separator:ga4b086ebc9087098ce0909c37d9f784b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a4a6ca26d00623ed87ff25483a6dfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga42a4a6ca26d00623ed87ff25483a6dfb">ETH_TypeDef::PTPTSSR</a></td></tr>
<tr class="separator:ga42a4a6ca26d00623ed87ff25483a6dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfd698765291bf8e4f5d6724bf42c1c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gadcfd698765291bf8e4f5d6724bf42c1c">ETH_TypeDef::RESERVED9</a> [565]</td></tr>
<tr class="separator:gadcfd698765291bf8e4f5d6724bf42c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b1c260b8ab0b3f67cbfa97f4d910d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga32b1c260b8ab0b3f67cbfa97f4d910d1">ETH_TypeDef::DMABMR</a></td></tr>
<tr class="separator:ga32b1c260b8ab0b3f67cbfa97f4d910d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab836646e2e03cde9af74e439e875403"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaab836646e2e03cde9af74e439e875403">ETH_TypeDef::DMATPDR</a></td></tr>
<tr class="separator:gaab836646e2e03cde9af74e439e875403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb2e74c294ffed25c952b17e5bc0fc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaedb2e74c294ffed25c952b17e5bc0fc4">ETH_TypeDef::DMARPDR</a></td></tr>
<tr class="separator:gaedb2e74c294ffed25c952b17e5bc0fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46aafb9acbd753c23f89a9f57b68b64f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga46aafb9acbd753c23f89a9f57b68b64f">ETH_TypeDef::DMARDLAR</a></td></tr>
<tr class="separator:ga46aafb9acbd753c23f89a9f57b68b64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480a59fd0e4c6088a693fc8160831154"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga480a59fd0e4c6088a693fc8160831154">ETH_TypeDef::DMATDLAR</a></td></tr>
<tr class="separator:ga480a59fd0e4c6088a693fc8160831154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55a721ec8bb2239012aa7202e75abef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa55a721ec8bb2239012aa7202e75abef">ETH_TypeDef::DMASR</a></td></tr>
<tr class="separator:gaa55a721ec8bb2239012aa7202e75abef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b3943a7ad7db88c59a5f690446eacd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga28b3943a7ad7db88c59a5f690446eacd">ETH_TypeDef::DMAOMR</a></td></tr>
<tr class="separator:ga28b3943a7ad7db88c59a5f690446eacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35764e78c9cb2a8743822f63134ef42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf35764e78c9cb2a8743822f63134ef42">ETH_TypeDef::DMAIER</a></td></tr>
<tr class="separator:gaf35764e78c9cb2a8743822f63134ef42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa031754e61b60bbbec393be19fb30036"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa031754e61b60bbbec393be19fb30036">ETH_TypeDef::DMAMFBOCR</a></td></tr>
<tr class="separator:gaa031754e61b60bbbec393be19fb30036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd103ceba1159cefa4307bc31786640"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2dd103ceba1159cefa4307bc31786640">ETH_TypeDef::DMARSWTR</a></td></tr>
<tr class="separator:ga2dd103ceba1159cefa4307bc31786640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga830d55501ce06b93d8670ec02e58bb3e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga830d55501ce06b93d8670ec02e58bb3e">ETH_TypeDef::RESERVED10</a> [8]</td></tr>
<tr class="separator:ga830d55501ce06b93d8670ec02e58bb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02310e389320a383022b666af621ba9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab02310e389320a383022b666af621ba9">ETH_TypeDef::DMACHTDR</a></td></tr>
<tr class="separator:gab02310e389320a383022b666af621ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a222f725cc43952993519b20466637"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab4a222f725cc43952993519b20466637">ETH_TypeDef::DMACHRDR</a></td></tr>
<tr class="separator:gab4a222f725cc43952993519b20466637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2eba5ee2a1621abeeb59e3aadc0318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gabb2eba5ee2a1621abeeb59e3aadc0318">ETH_TypeDef::DMACHTBAR</a></td></tr>
<tr class="separator:gabb2eba5ee2a1621abeeb59e3aadc0318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03160db5ffae457bab55c0358c4ef998"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga03160db5ffae457bab55c0358c4ef998">ETH_TypeDef::DMACHRBAR</a></td></tr>
<tr class="separator:ga03160db5ffae457bab55c0358c4ef998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d061db586d4a5aa646b68495a8e6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga17d061db586d4a5aa646b68495a8e6a4">EXTI_TypeDef::IMR</a></td></tr>
<tr class="separator:ga17d061db586d4a5aa646b68495a8e6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5bff67bf9499933959df7eb91a1bd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9c5bff67bf9499933959df7eb91a1bd6">EXTI_TypeDef::EMR</a></td></tr>
<tr class="separator:ga9c5bff67bf9499933959df7eb91a1bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac019d211d8c880b327a1b90a06cc0675"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac019d211d8c880b327a1b90a06cc0675">EXTI_TypeDef::RTSR</a></td></tr>
<tr class="separator:gac019d211d8c880b327a1b90a06cc0675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee667dc148250bbf37fdc66dc4a9874d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaee667dc148250bbf37fdc66dc4a9874d">EXTI_TypeDef::FTSR</a></td></tr>
<tr class="separator:gaee667dc148250bbf37fdc66dc4a9874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1f538e64ee90918cd158b808f5d4de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5c1f538e64ee90918cd158b808f5d4de">EXTI_TypeDef::SWIER</a></td></tr>
<tr class="separator:ga5c1f538e64ee90918cd158b808f5d4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133294b87dbe6a01e8d9584338abc39a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga133294b87dbe6a01e8d9584338abc39a">EXTI_TypeDef::PR</a></td></tr>
<tr class="separator:ga133294b87dbe6a01e8d9584338abc39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf432a8a8948613f4f66fcace5d2e5fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaaf432a8a8948613f4f66fcace5d2e5fe">FLASH_TypeDef::ACR</a></td></tr>
<tr class="separator:gaaf432a8a8948613f4f66fcace5d2e5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802e9a26a89b44decd2d32d97f729dd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga802e9a26a89b44decd2d32d97f729dd3">FLASH_TypeDef::KEYR</a></td></tr>
<tr class="separator:ga802e9a26a89b44decd2d32d97f729dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793cd13a4636c9785fdb99316f7fd7ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga793cd13a4636c9785fdb99316f7fd7ab">FLASH_TypeDef::OPTKEYR</a></td></tr>
<tr class="separator:ga793cd13a4636c9785fdb99316f7fd7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c4943c64904227a559bf6f14ce4de6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga52c4943c64904227a559bf6f14ce4de6">FLASH_TypeDef::SR</a></td></tr>
<tr class="separator:ga52c4943c64904227a559bf6f14ce4de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7919306d0e032a855200420a57f884d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga7919306d0e032a855200420a57f884d7">FLASH_TypeDef::CR</a></td></tr>
<tr class="separator:ga7919306d0e032a855200420a57f884d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54026c3b5bc2059f1b187acb6c4817ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga54026c3b5bc2059f1b187acb6c4817ac">FLASH_TypeDef::OPTCR</a></td></tr>
<tr class="separator:ga54026c3b5bc2059f1b187acb6c4817ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180354afdf5ff27d04befd794c46156d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga180354afdf5ff27d04befd794c46156d">FLASH_TypeDef::OPTCR1</a></td></tr>
<tr class="separator:ga180354afdf5ff27d04befd794c46156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3aefd66a99e71ae4a22444a507a720"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6d3aefd66a99e71ae4a22444a507a720">FSMC_Bank1_TypeDef::BTCR</a> [8]</td></tr>
<tr class="separator:ga6d3aefd66a99e71ae4a22444a507a720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe650877ca972faff9c61fcb364c7b66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gafe650877ca972faff9c61fcb364c7b66">FSMC_Bank1E_TypeDef::BWTR</a> [7]</td></tr>
<tr class="separator:gafe650877ca972faff9c61fcb364c7b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1eabc89a4eadb5cc6a42c1e39a39ff8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad1eabc89a4eadb5cc6a42c1e39a39ff8">FSMC_Bank2_TypeDef::PCR2</a></td></tr>
<tr class="separator:gad1eabc89a4eadb5cc6a42c1e39a39ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ad7403e05c899dc266cf47f932cc8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga38ad7403e05c899dc266cf47f932cc8f">FSMC_Bank2_TypeDef::SR2</a></td></tr>
<tr class="separator:ga38ad7403e05c899dc266cf47f932cc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b2b75e74520e304e31c18cf9e4a7f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga29b2b75e74520e304e31c18cf9e4a7f8">FSMC_Bank2_TypeDef::PMEM2</a></td></tr>
<tr class="separator:ga29b2b75e74520e304e31c18cf9e4a7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2c273e4b84f24efbd731bd4ba76a84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9b2c273e4b84f24efbd731bd4ba76a84">FSMC_Bank2_TypeDef::PATT2</a></td></tr>
<tr class="separator:ga9b2c273e4b84f24efbd731bd4ba76a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0433330a92f2bd04812384f63bb4a52"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac0433330a92f2bd04812384f63bb4a52">FSMC_Bank2_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:gac0433330a92f2bd04812384f63bb4a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafebea17b3ac79d86ad59ce299ab5dd83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gafebea17b3ac79d86ad59ce299ab5dd83">FSMC_Bank2_TypeDef::ECCR2</a></td></tr>
<tr class="separator:gafebea17b3ac79d86ad59ce299ab5dd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f772e1028641cab7b923bf02115b919"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1f772e1028641cab7b923bf02115b919">FSMC_Bank3_TypeDef::PCR3</a></td></tr>
<tr class="separator:ga1f772e1028641cab7b923bf02115b919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89f16f64018a1f1e55d36f92b84be94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab89f16f64018a1f1e55d36f92b84be94">FSMC_Bank3_TypeDef::SR3</a></td></tr>
<tr class="separator:gab89f16f64018a1f1e55d36f92b84be94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756258d9266b1eee3455bc850107beb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga756258d9266b1eee3455bc850107beb6">FSMC_Bank3_TypeDef::PMEM3</a></td></tr>
<tr class="separator:ga756258d9266b1eee3455bc850107beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cbf1b4647f98914238202828de47416"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0cbf1b4647f98914238202828de47416">FSMC_Bank3_TypeDef::PATT3</a></td></tr>
<tr class="separator:ga0cbf1b4647f98914238202828de47416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e9cac528ee7bfce11b0b9a36db3b954"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2e9cac528ee7bfce11b0b9a36db3b954">FSMC_Bank3_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga2e9cac528ee7bfce11b0b9a36db3b954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6935beb5bbc2de668024c1989eecd46c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6935beb5bbc2de668024c1989eecd46c">FSMC_Bank3_TypeDef::ECCR3</a></td></tr>
<tr class="separator:ga6935beb5bbc2de668024c1989eecd46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0470b5bbb53e9f1bbde09829371eb72f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0470b5bbb53e9f1bbde09829371eb72f">FSMC_Bank4_TypeDef::PCR4</a></td></tr>
<tr class="separator:ga0470b5bbb53e9f1bbde09829371eb72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0f09be7fa48bb7b14233866da1dd9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1e0f09be7fa48bb7b14233866da1dd9f">FSMC_Bank4_TypeDef::SR4</a></td></tr>
<tr class="separator:ga1e0f09be7fa48bb7b14233866da1dd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4ce751e7a8b3207bd20675b1d9085"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4ed4ce751e7a8b3207bd20675b1d9085">FSMC_Bank4_TypeDef::PMEM4</a></td></tr>
<tr class="separator:ga4ed4ce751e7a8b3207bd20675b1d9085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cccc7802b573135311cc38e7f247ff5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4cccc7802b573135311cc38e7f247ff5">FSMC_Bank4_TypeDef::PATT4</a></td></tr>
<tr class="separator:ga4cccc7802b573135311cc38e7f247ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531ebc38c47bebfb198eafb4de24cb2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga531ebc38c47bebfb198eafb4de24cb2a">FSMC_Bank4_TypeDef::PIO4</a></td></tr>
<tr class="separator:ga531ebc38c47bebfb198eafb4de24cb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2505d096b6b650f1647b8e0ff8b196b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac2505d096b6b650f1647b8e0ff8b196b">GPIO_TypeDef::MODER</a></td></tr>
<tr class="separator:gac2505d096b6b650f1647b8e0ff8b196b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910885e4d881c3a459dd11640237107f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga910885e4d881c3a459dd11640237107f">GPIO_TypeDef::OTYPER</a></td></tr>
<tr class="separator:ga910885e4d881c3a459dd11640237107f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d233d720f18ae2050f9131fa6faf7c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0d233d720f18ae2050f9131fa6faf7c6">GPIO_TypeDef::OSPEEDR</a></td></tr>
<tr class="separator:ga0d233d720f18ae2050f9131fa6faf7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ada3bfbe891e2efc1e06bda4c8014e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga44ada3bfbe891e2efc1e06bda4c8014e">GPIO_TypeDef::PUPDR</a></td></tr>
<tr class="separator:ga44ada3bfbe891e2efc1e06bda4c8014e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf11156409414ad8841bb0b62959ee96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gacf11156409414ad8841bb0b62959ee96">GPIO_TypeDef::IDR</a></td></tr>
<tr class="separator:gacf11156409414ad8841bb0b62959ee96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb78f4a978a36032cdeac93ac3c9c8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6fb78f4a978a36032cdeac93ac3c9c8b">GPIO_TypeDef::ODR</a></td></tr>
<tr class="separator:ga6fb78f4a978a36032cdeac93ac3c9c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2528bbb921532be8116534651b1faee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad2528bbb921532be8116534651b1faee">GPIO_TypeDef::BSRRL</a></td></tr>
<tr class="separator:gad2528bbb921532be8116534651b1faee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b5f8bc936e26e3980686d2aba9d882"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad4b5f8bc936e26e3980686d2aba9d882">GPIO_TypeDef::BSRRH</a></td></tr>
<tr class="separator:gad4b5f8bc936e26e3980686d2aba9d882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a59d4b1d52be521f3246028be32f3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga95a59d4b1d52be521f3246028be32f3e">GPIO_TypeDef::LCKR</a></td></tr>
<tr class="separator:ga95a59d4b1d52be521f3246028be32f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2245603433e102f0fd8a85f7de020755"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2245603433e102f0fd8a85f7de020755">GPIO_TypeDef::AFR</a> [2]</td></tr>
<tr class="separator:ga2245603433e102f0fd8a85f7de020755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b9d3df2274b730327b181c402a7bf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga85b9d3df2274b730327b181c402a7bf5">SYSCFG_TypeDef::MEMRMP</a></td></tr>
<tr class="separator:ga85b9d3df2274b730327b181c402a7bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c47c570566cb8ff9d0436c17cc9241"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab5c47c570566cb8ff9d0436c17cc9241">SYSCFG_TypeDef::PMC</a></td></tr>
<tr class="separator:gab5c47c570566cb8ff9d0436c17cc9241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a06b3aab7ff5c8fa342f7c1994bf7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga66a06b3aab7ff5c8fa342f7c1994bf7d">SYSCFG_TypeDef::EXTICR</a> [4]</td></tr>
<tr class="separator:ga66a06b3aab7ff5c8fa342f7c1994bf7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43926e6d31a976a0018b2d1f5c92645d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga43926e6d31a976a0018b2d1f5c92645d">SYSCFG_TypeDef::RESERVED</a> [2]</td></tr>
<tr class="separator:ga43926e6d31a976a0018b2d1f5c92645d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada13497abc6402300570ff5f430a612e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gada13497abc6402300570ff5f430a612e">SYSCFG_TypeDef::CMPCR</a></td></tr>
<tr class="separator:gada13497abc6402300570ff5f430a612e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35ea0b199cefb757de20e9b78168534"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad35ea0b199cefb757de20e9b78168534">I2C_TypeDef::CR1</a></td></tr>
<tr class="separator:gad35ea0b199cefb757de20e9b78168534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ec4cf81ee0bb5b038576ba0d738a2"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaee6ec4cf81ee0bb5b038576ba0d738a2">I2C_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:gaee6ec4cf81ee0bb5b038576ba0d738a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8bff45acc455489620d50e697a24c9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac8bff45acc455489620d50e697a24c9d">I2C_TypeDef::CR2</a></td></tr>
<tr class="separator:gac8bff45acc455489620d50e697a24c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3d147223993f2b832b508ee5a5178e"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6c3d147223993f2b832b508ee5a5178e">I2C_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga6c3d147223993f2b832b508ee5a5178e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218fdcb9606477c1d63f8ee38d3c5c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad218fdcb9606477c1d63f8ee38d3c5c9">I2C_TypeDef::OAR1</a></td></tr>
<tr class="separator:gad218fdcb9606477c1d63f8ee38d3c5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e98c83a176deeb4a8a68f9ca12fdfd2"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5e98c83a176deeb4a8a68f9ca12fdfd2">I2C_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga5e98c83a176deeb4a8a68f9ca12fdfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03189e2a57c81ae5d103739b72f52c93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga03189e2a57c81ae5d103739b72f52c93">I2C_TypeDef::OAR2</a></td></tr>
<tr class="separator:ga03189e2a57c81ae5d103739b72f52c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355b2c5aa0dd467de1f9dea4a9afe986"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga355b2c5aa0dd467de1f9dea4a9afe986">I2C_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:ga355b2c5aa0dd467de1f9dea4a9afe986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1551b886fbb8e801b9203f6d7dc7c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5c1551b886fbb8e801b9203f6d7dc7c5">I2C_TypeDef::DR</a></td></tr>
<tr class="separator:ga5c1551b886fbb8e801b9203f6d7dc7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a1a3482d9534ba9ef976e3277040f0"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga05a1a3482d9534ba9ef976e3277040f0">I2C_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga05a1a3482d9534ba9ef976e3277040f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1602cd1c9cad449523099c97138f991"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae1602cd1c9cad449523099c97138f991">I2C_TypeDef::SR1</a></td></tr>
<tr class="separator:gae1602cd1c9cad449523099c97138f991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae736412dcff4daa38bfa8bf8628df316"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae736412dcff4daa38bfa8bf8628df316">I2C_TypeDef::RESERVED5</a></td></tr>
<tr class="separator:gae736412dcff4daa38bfa8bf8628df316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c7f729b10eb2acafe499d9c9a81a83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga95c7f729b10eb2acafe499d9c9a81a83">I2C_TypeDef::SR2</a></td></tr>
<tr class="separator:ga95c7f729b10eb2acafe499d9c9a81a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b319262f53669f49e244d94955a60"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaaf1b319262f53669f49e244d94955a60">I2C_TypeDef::RESERVED6</a></td></tr>
<tr class="separator:gaaf1b319262f53669f49e244d94955a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1775e779008da2b4d1807c2b5033b8a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1775e779008da2b4d1807c2b5033b8a5">I2C_TypeDef::CCR</a></td></tr>
<tr class="separator:ga1775e779008da2b4d1807c2b5033b8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f398bdcc3f24e7547c3cb9343111fd0"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0f398bdcc3f24e7547c3cb9343111fd0">I2C_TypeDef::RESERVED7</a></td></tr>
<tr class="separator:ga0f398bdcc3f24e7547c3cb9343111fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba7a808e4dfae5cc06b197c298af206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaaba7a808e4dfae5cc06b197c298af206">I2C_TypeDef::TRISE</a></td></tr>
<tr class="separator:gaaba7a808e4dfae5cc06b197c298af206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e762751c9d5a1e41efb6033a26d8ed8"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6e762751c9d5a1e41efb6033a26d8ed8">I2C_TypeDef::RESERVED8</a></td></tr>
<tr class="separator:ga6e762751c9d5a1e41efb6033a26d8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932d5b47f494828fbe8e2448bb324ca8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga932d5b47f494828fbe8e2448bb324ca8">I2C_TypeDef::FLTR</a></td></tr>
<tr class="separator:ga932d5b47f494828fbe8e2448bb324ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669f1406f19f2944cb73d02b3620880f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga669f1406f19f2944cb73d02b3620880f">I2C_TypeDef::RESERVED9</a></td></tr>
<tr class="separator:ga669f1406f19f2944cb73d02b3620880f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63089aaa5f4ad34ee2677ebcdee49cd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga63089aaa5f4ad34ee2677ebcdee49cd9">IWDG_TypeDef::KR</a></td></tr>
<tr class="separator:ga63089aaa5f4ad34ee2677ebcdee49cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2717885ff171e686e0347af9e6b68d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5f2717885ff171e686e0347af9e6b68d">IWDG_TypeDef::PR</a></td></tr>
<tr class="separator:ga5f2717885ff171e686e0347af9e6b68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3703eaa40e447dcacc69c0827595532"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa3703eaa40e447dcacc69c0827595532">IWDG_TypeDef::RLR</a></td></tr>
<tr class="separator:gaa3703eaa40e447dcacc69c0827595532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbfbe921f2acfaf58251849bd0a511c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9bbfbe921f2acfaf58251849bd0a511c">IWDG_TypeDef::SR</a></td></tr>
<tr class="separator:ga9bbfbe921f2acfaf58251849bd0a511c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a43b1a297bbe2126e6697a09d21612d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1a43b1a297bbe2126e6697a09d21612d">LTDC_TypeDef::RESERVED0</a> [2]</td></tr>
<tr class="separator:ga1a43b1a297bbe2126e6697a09d21612d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5bb98a48470eaf50559e916bce23278"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa5bb98a48470eaf50559e916bce23278">LTDC_TypeDef::SSCR</a></td></tr>
<tr class="separator:gaa5bb98a48470eaf50559e916bce23278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc3daf9db06d441115572be02bb49bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaefc3daf9db06d441115572be02bb49bd">LTDC_TypeDef::BPCR</a></td></tr>
<tr class="separator:gaefc3daf9db06d441115572be02bb49bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20602a2e34b3e4e97e07474e5ad9c22b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga20602a2e34b3e4e97e07474e5ad9c22b">LTDC_TypeDef::AWCR</a></td></tr>
<tr class="separator:ga20602a2e34b3e4e97e07474e5ad9c22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7b8762321bdcdc8def7a6ace94a455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga7a7b8762321bdcdc8def7a6ace94a455">LTDC_TypeDef::TWCR</a></td></tr>
<tr class="separator:ga7a7b8762321bdcdc8def7a6ace94a455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154e0514cfca7449156dd5a9133631ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga154e0514cfca7449156dd5a9133631ac">LTDC_TypeDef::GCR</a></td></tr>
<tr class="separator:ga154e0514cfca7449156dd5a9133631ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd4b8262474fe610f5414e1ff2fbcbe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaadd4b8262474fe610f5414e1ff2fbcbe">LTDC_TypeDef::RESERVED1</a> [2]</td></tr>
<tr class="separator:gaadd4b8262474fe610f5414e1ff2fbcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502dd9d2d17025a90bdf968eb29827f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga502dd9d2d17025a90bdf968eb29827f2">LTDC_TypeDef::SRCR</a></td></tr>
<tr class="separator:ga502dd9d2d17025a90bdf968eb29827f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e85d4ed370a42e7fd46d059dffaaa8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae3e85d4ed370a42e7fd46d059dffaaa8">LTDC_TypeDef::RESERVED2</a> [1]</td></tr>
<tr class="separator:gae3e85d4ed370a42e7fd46d059dffaaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf20a59c07d3e013d0207b1719b973b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gacf20a59c07d3e013d0207b1719b973b6">LTDC_TypeDef::BCCR</a></td></tr>
<tr class="separator:gacf20a59c07d3e013d0207b1719b973b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffbe3c266a4f2bd842eb96103b65dac"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gafffbe3c266a4f2bd842eb96103b65dac">LTDC_TypeDef::RESERVED3</a> [1]</td></tr>
<tr class="separator:gafffbe3c266a4f2bd842eb96103b65dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab6c92574cc246707aa1371e3c5cb85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0ab6c92574cc246707aa1371e3c5cb85">LTDC_TypeDef::IER</a></td></tr>
<tr class="separator:ga0ab6c92574cc246707aa1371e3c5cb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3f3fba908b85d2fcf1eaab6b5600bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2e3f3fba908b85d2fcf1eaab6b5600bf">LTDC_TypeDef::ISR</a></td></tr>
<tr class="separator:ga2e3f3fba908b85d2fcf1eaab6b5600bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7225eb9029a81f17b60cf4104eaffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga7c7225eb9029a81f17b60cf4104eaffb">LTDC_TypeDef::ICR</a></td></tr>
<tr class="separator:ga7c7225eb9029a81f17b60cf4104eaffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a5f74bb4f174bbda1e2dc3cce9f536"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga74a5f74bb4f174bbda1e2dc3cce9f536">LTDC_TypeDef::LIPCR</a></td></tr>
<tr class="separator:ga74a5f74bb4f174bbda1e2dc3cce9f536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf019d85ce2b876ee99d994a09de12ec3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf019d85ce2b876ee99d994a09de12ec3">LTDC_TypeDef::CPSR</a></td></tr>
<tr class="separator:gaf019d85ce2b876ee99d994a09de12ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6675f23322e241122468935ee60ed1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6d6675f23322e241122468935ee60ed1">LTDC_TypeDef::CDSR</a></td></tr>
<tr class="separator:ga6d6675f23322e241122468935ee60ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9827b30a402fd3d85fe4f4b8eb49c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3f9827b30a402fd3d85fe4f4b8eb49c9">LTDC_Layer_TypeDef::CR</a></td></tr>
<tr class="separator:ga3f9827b30a402fd3d85fe4f4b8eb49c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c72a83598a0ee20148f01a486f54ac0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9c72a83598a0ee20148f01a486f54ac0">LTDC_Layer_TypeDef::WHPCR</a></td></tr>
<tr class="separator:ga9c72a83598a0ee20148f01a486f54ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3238d4c30b3ec500b2007bc061020db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa3238d4c30b3ec500b2007bc061020db">LTDC_Layer_TypeDef::WVPCR</a></td></tr>
<tr class="separator:gaa3238d4c30b3ec500b2007bc061020db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1037f0255519c1c6c14af5b17a4de3ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1037f0255519c1c6c14af5b17a4de3ca">LTDC_Layer_TypeDef::CKCR</a></td></tr>
<tr class="separator:ga1037f0255519c1c6c14af5b17a4de3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401b8bbdd7d666b112a747b1a6d163ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga401b8bbdd7d666b112a747b1a6d163ae">LTDC_Layer_TypeDef::PFCR</a></td></tr>
<tr class="separator:ga401b8bbdd7d666b112a747b1a6d163ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3708f47198ca52e0149584a8c382362"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf3708f47198ca52e0149584a8c382362">LTDC_Layer_TypeDef::CACR</a></td></tr>
<tr class="separator:gaf3708f47198ca52e0149584a8c382362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedb1dc65cb10a98f4c53f162b19bb39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaaedb1dc65cb10a98f4c53f162b19bb39">LTDC_Layer_TypeDef::DCCR</a></td></tr>
<tr class="separator:gaaedb1dc65cb10a98f4c53f162b19bb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad597faecb079859e9cdb849c8cf78aec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad597faecb079859e9cdb849c8cf78aec">LTDC_Layer_TypeDef::BFCR</a></td></tr>
<tr class="separator:gad597faecb079859e9cdb849c8cf78aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d1bd327c7b02f9a1c9372992939406"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga69d1bd327c7b02f9a1c9372992939406">LTDC_Layer_TypeDef::RESERVED0</a> [2]</td></tr>
<tr class="separator:ga69d1bd327c7b02f9a1c9372992939406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79c0c2be9b6f8e4f034d8d5fe8e9345"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa79c0c2be9b6f8e4f034d8d5fe8e9345">LTDC_Layer_TypeDef::CFBAR</a></td></tr>
<tr class="separator:gaa79c0c2be9b6f8e4f034d8d5fe8e9345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4673c5b4a2df7b770d82e43b1806ccf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae4673c5b4a2df7b770d82e43b1806ccf">LTDC_Layer_TypeDef::CFBLR</a></td></tr>
<tr class="separator:gae4673c5b4a2df7b770d82e43b1806ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd3ad2a70d1578d630acfdb9a526320"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gadbd3ad2a70d1578d630acfdb9a526320">LTDC_Layer_TypeDef::CFBLNR</a></td></tr>
<tr class="separator:gadbd3ad2a70d1578d630acfdb9a526320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad08bb6a4577311f9dfcc7a3a15f0c7c9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad08bb6a4577311f9dfcc7a3a15f0c7c9">LTDC_Layer_TypeDef::RESERVED1</a> [3]</td></tr>
<tr class="separator:gad08bb6a4577311f9dfcc7a3a15f0c7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ce84d11912847542fcdc03ae337176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae4ce84d11912847542fcdc03ae337176">LTDC_Layer_TypeDef::CLUTWR</a></td></tr>
<tr class="separator:gae4ce84d11912847542fcdc03ae337176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6bcdb2b99d58b9a0ffd86deb606eac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaeb6bcdb2b99d58b9a0ffd86deb606eac">PWR_TypeDef::CR</a></td></tr>
<tr class="separator:gaeb6bcdb2b99d58b9a0ffd86deb606eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17097e69c88b6c00033d6fb84a8182b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae17097e69c88b6c00033d6fb84a8182b">PWR_TypeDef::CSR</a></td></tr>
<tr class="separator:gae17097e69c88b6c00033d6fb84a8182b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb9ff48b9afb990283fefad0554b5b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gabcb9ff48b9afb990283fefad0554b5b3">RCC_TypeDef::CR</a></td></tr>
<tr class="separator:gabcb9ff48b9afb990283fefad0554b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7ccb4e23cb05a574f243f6278b7b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2a7ccb4e23cb05a574f243f6278b7b26">RCC_TypeDef::PLLCFGR</a></td></tr>
<tr class="separator:ga2a7ccb4e23cb05a574f243f6278b7b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0721b1b729c313211126709559fad371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0721b1b729c313211126709559fad371">RCC_TypeDef::CFGR</a></td></tr>
<tr class="separator:ga0721b1b729c313211126709559fad371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadf3a69dd5795db4638f71938704ff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaeadf3a69dd5795db4638f71938704ff0">RCC_TypeDef::CIR</a></td></tr>
<tr class="separator:gaeadf3a69dd5795db4638f71938704ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6abf71a348744aa3f2b7e8b214c1ca4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad6abf71a348744aa3f2b7e8b214c1ca4">RCC_TypeDef::AHB1RSTR</a></td></tr>
<tr class="separator:gad6abf71a348744aa3f2b7e8b214c1ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga343e0230ded55920ff2a04fbde0e5bcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga343e0230ded55920ff2a04fbde0e5bcd">RCC_TypeDef::AHB2RSTR</a></td></tr>
<tr class="separator:ga343e0230ded55920ff2a04fbde0e5bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a90d838fbd0b8515f03e4a1be6374f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga39a90d838fbd0b8515f03e4a1be6374f">RCC_TypeDef::AHB3RSTR</a></td></tr>
<tr class="separator:ga39a90d838fbd0b8515f03e4a1be6374f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646631532167f3386763a2d10a881a04"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga646631532167f3386763a2d10a881a04">RCC_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga646631532167f3386763a2d10a881a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600f4d6d592f43edb2fc653c5cba023a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga600f4d6d592f43edb2fc653c5cba023a">RCC_TypeDef::APB1RSTR</a></td></tr>
<tr class="separator:ga600f4d6d592f43edb2fc653c5cba023a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4491ab20a44b70bf7abd247791676a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4491ab20a44b70bf7abd247791676a59">RCC_TypeDef::APB2RSTR</a></td></tr>
<tr class="separator:ga4491ab20a44b70bf7abd247791676a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291f9ae23a96c1bfbab257aad87597a5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga291f9ae23a96c1bfbab257aad87597a5">RCC_TypeDef::RESERVED1</a> [2]</td></tr>
<tr class="separator:ga291f9ae23a96c1bfbab257aad87597a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58a7ad868f07f8759eac3e31b6fa79e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf58a7ad868f07f8759eac3e31b6fa79e">RCC_TypeDef::AHB1ENR</a></td></tr>
<tr class="separator:gaf58a7ad868f07f8759eac3e31b6fa79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf326cb98c318fc08894a8dd79c2c675f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf326cb98c318fc08894a8dd79c2c675f">RCC_TypeDef::AHB2ENR</a></td></tr>
<tr class="separator:gaf326cb98c318fc08894a8dd79c2c675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4ea7be562b42e2ae1a84db44121195d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad4ea7be562b42e2ae1a84db44121195d">RCC_TypeDef::AHB3ENR</a></td></tr>
<tr class="separator:gad4ea7be562b42e2ae1a84db44121195d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94cb7e7b923ebacab99c967d0f808235"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga94cb7e7b923ebacab99c967d0f808235">RCC_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga94cb7e7b923ebacab99c967d0f808235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7622ba90341c9faf843d9ee54a759f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaec7622ba90341c9faf843d9ee54a759f">RCC_TypeDef::APB1ENR</a></td></tr>
<tr class="separator:gaec7622ba90341c9faf843d9ee54a759f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619b4c22f630a269dfd0c331f90f6868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga619b4c22f630a269dfd0c331f90f6868">RCC_TypeDef::APB2ENR</a></td></tr>
<tr class="separator:ga619b4c22f630a269dfd0c331f90f6868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74071ea325d6bc064817ed0a7a4d7def"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga74071ea325d6bc064817ed0a7a4d7def">RCC_TypeDef::RESERVED3</a> [2]</td></tr>
<tr class="separator:ga74071ea325d6bc064817ed0a7a4d7def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d6c21f02196b7f59bcc30c1061dd87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga89d6c21f02196b7f59bcc30c1061dd87">RCC_TypeDef::AHB1LPENR</a></td></tr>
<tr class="separator:ga89d6c21f02196b7f59bcc30c1061dd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1de344446cba3f4dd15c56fbe20eb0dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1de344446cba3f4dd15c56fbe20eb0dd">RCC_TypeDef::AHB2LPENR</a></td></tr>
<tr class="separator:ga1de344446cba3f4dd15c56fbe20eb0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95edda857c3725bfb410d3a4707edfd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga95edda857c3725bfb410d3a4707edfd8">RCC_TypeDef::AHB3LPENR</a></td></tr>
<tr class="separator:ga95edda857c3725bfb410d3a4707edfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f009e4bd1777ac1b86ca27e23361a0e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0f009e4bd1777ac1b86ca27e23361a0e">RCC_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga0f009e4bd1777ac1b86ca27e23361a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8e710c40b642dcbf296201a7ecb2da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5c8e710c40b642dcbf296201a7ecb2da">RCC_TypeDef::APB1LPENR</a></td></tr>
<tr class="separator:ga5c8e710c40b642dcbf296201a7ecb2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e46c65220f00a6858a5b35b74a37b51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga7e46c65220f00a6858a5b35b74a37b51">RCC_TypeDef::APB2LPENR</a></td></tr>
<tr class="separator:ga7e46c65220f00a6858a5b35b74a37b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9159a971013ef0592be8be3e256a344"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf9159a971013ef0592be8be3e256a344">RCC_TypeDef::RESERVED5</a> [2]</td></tr>
<tr class="separator:gaf9159a971013ef0592be8be3e256a344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05be375db50e8c9dd24fb3bcf42d7cf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga05be375db50e8c9dd24fb3bcf42d7cf1">RCC_TypeDef::BDCR</a></td></tr>
<tr class="separator:ga05be375db50e8c9dd24fb3bcf42d7cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e913b8bf59d4351e1f3d19387bd05b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga7e913b8bf59d4351e1f3d19387bd05b9">RCC_TypeDef::CSR</a></td></tr>
<tr class="separator:ga7e913b8bf59d4351e1f3d19387bd05b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cfd1a2f2eb931bacfd2be965e53d1b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga30cfd1a2f2eb931bacfd2be965e53d1b">RCC_TypeDef::RESERVED6</a> [2]</td></tr>
<tr class="separator:ga30cfd1a2f2eb931bacfd2be965e53d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52270ad1423c68cd536f62657bb669f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga52270ad1423c68cd536f62657bb669f5">RCC_TypeDef::SSCGR</a></td></tr>
<tr class="separator:ga52270ad1423c68cd536f62657bb669f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3beb02dccd9131d6ce55bb29c5fa69f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac3beb02dccd9131d6ce55bb29c5fa69f">RCC_TypeDef::PLLI2SCFGR</a></td></tr>
<tr class="separator:gac3beb02dccd9131d6ce55bb29c5fa69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b6f819b8e4f7981b998bd75dafcbce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac4b6f819b8e4f7981b998bd75dafcbce">RCC_TypeDef::PLLSAICFGR</a></td></tr>
<tr class="separator:gac4b6f819b8e4f7981b998bd75dafcbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga877ad70fcd4a215bc8f9bb31fdc8d3d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga877ad70fcd4a215bc8f9bb31fdc8d3d1">RCC_TypeDef::DCKCFGR</a></td></tr>
<tr class="separator:ga877ad70fcd4a215bc8f9bb31fdc8d3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744988eef66294323f32fdca172ad7ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga744988eef66294323f32fdca172ad7ad">RCC_TypeDef::CKGATENR</a></td></tr>
<tr class="separator:ga744988eef66294323f32fdca172ad7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93289a279c9809be3f93217722e4973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab93289a279c9809be3f93217722e4973">RCC_TypeDef::DCKCFGR2</a></td></tr>
<tr class="separator:gab93289a279c9809be3f93217722e4973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e8783857f8644a4eb80ebc51e1cba42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2e8783857f8644a4eb80ebc51e1cba42">RTC_TypeDef::TR</a></td></tr>
<tr class="separator:ga2e8783857f8644a4eb80ebc51e1cba42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8750eae683cb3d382476dc7cdcd92b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8750eae683cb3d382476dc7cdcd92b96">RTC_TypeDef::DR</a></td></tr>
<tr class="separator:ga8750eae683cb3d382476dc7cdcd92b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731d9209ce40dce6ea61fcc6f818c892"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga731d9209ce40dce6ea61fcc6f818c892">RTC_TypeDef::CR</a></td></tr>
<tr class="separator:ga731d9209ce40dce6ea61fcc6f818c892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7b104d80b48b5708b50cdc487d6a78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5a7b104d80b48b5708b50cdc487d6a78">RTC_TypeDef::ISR</a></td></tr>
<tr class="separator:ga5a7b104d80b48b5708b50cdc487d6a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f43a11e0873212f598e41db5f2dcf6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5f43a11e0873212f598e41db5f2dcf6a">RTC_TypeDef::PRER</a></td></tr>
<tr class="separator:ga5f43a11e0873212f598e41db5f2dcf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93017bb0a778a2aad9cd71211fc770a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad93017bb0a778a2aad9cd71211fc770a">RTC_TypeDef::WUTR</a></td></tr>
<tr class="separator:gad93017bb0a778a2aad9cd71211fc770a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2403d29b2bfffb734ebef6642c0d2724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2403d29b2bfffb734ebef6642c0d2724">RTC_TypeDef::CALIBR</a></td></tr>
<tr class="separator:ga2403d29b2bfffb734ebef6642c0d2724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e54d5c5a4b9fd1e26aca85b1e36c7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">RTC_TypeDef::ALRMAR</a></td></tr>
<tr class="separator:gad7e54d5c5a4b9fd1e26aca85b1e36c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9816616e1f00955c8982469d0dd9c953"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9816616e1f00955c8982469d0dd9c953">RTC_TypeDef::ALRMBR</a></td></tr>
<tr class="separator:ga9816616e1f00955c8982469d0dd9c953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54765af56784498a3ae08686b79a1ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad54765af56784498a3ae08686b79a1ff">RTC_TypeDef::WPR</a></td></tr>
<tr class="separator:gad54765af56784498a3ae08686b79a1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefbd38be87117d1fced289bf9c534414"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaefbd38be87117d1fced289bf9c534414">RTC_TypeDef::SSR</a></td></tr>
<tr class="separator:gaefbd38be87117d1fced289bf9c534414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082856c9191f5003b6163c0d3afcaff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6082856c9191f5003b6163c0d3afcaff">RTC_TypeDef::SHIFTR</a></td></tr>
<tr class="separator:ga6082856c9191f5003b6163c0d3afcaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddbb2a5eaa54ff43835026dec99ae1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1ddbb2a5eaa54ff43835026dec99ae1c">RTC_TypeDef::TSTR</a></td></tr>
<tr class="separator:ga1ddbb2a5eaa54ff43835026dec99ae1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4633dbcdb5dd41a714020903fd67c82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa4633dbcdb5dd41a714020903fd67c82">RTC_TypeDef::TSDR</a></td></tr>
<tr class="separator:gaa4633dbcdb5dd41a714020903fd67c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8b4b987496ee1c0c6f16b0a94ea1a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">RTC_TypeDef::TSSSR</a></td></tr>
<tr class="separator:ga1e8b4b987496ee1c0c6f16b0a94ea1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea66ea813830c2f3ff207464794397a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaea66ea813830c2f3ff207464794397a4">RTC_TypeDef::CALR</a></td></tr>
<tr class="separator:gaea66ea813830c2f3ff207464794397a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498ecce9715c916dd09134fddd0072c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga498ecce9715c916dd09134fddd0072c0">RTC_TypeDef::TAFCR</a></td></tr>
<tr class="separator:ga498ecce9715c916dd09134fddd0072c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b2e3c0dcdcb569f3fe15dfe3794bc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">RTC_TypeDef::ALRMASSR</a></td></tr>
<tr class="separator:gac5b2e3c0dcdcb569f3fe15dfe3794bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249009cd672e7bcd52df1a41de4619e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga249009cd672e7bcd52df1a41de4619e1">RTC_TypeDef::ALRMBSSR</a></td></tr>
<tr class="separator:ga249009cd672e7bcd52df1a41de4619e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09936292ef8d82974b55a03a1080534e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga09936292ef8d82974b55a03a1080534e">RTC_TypeDef::RESERVED7</a></td></tr>
<tr class="separator:ga09936292ef8d82974b55a03a1080534e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32c76ca1f3bd0f0f46d42c2dfa74524"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab32c76ca1f3bd0f0f46d42c2dfa74524">RTC_TypeDef::BKP0R</a></td></tr>
<tr class="separator:gab32c76ca1f3bd0f0f46d42c2dfa74524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5439bfca3708c6b8be6a74626f06111f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5439bfca3708c6b8be6a74626f06111f">RTC_TypeDef::BKP1R</a></td></tr>
<tr class="separator:ga5439bfca3708c6b8be6a74626f06111f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa845c401b24d2ef1049f489f26d35626"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa845c401b24d2ef1049f489f26d35626">RTC_TypeDef::BKP2R</a></td></tr>
<tr class="separator:gaa845c401b24d2ef1049f489f26d35626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3802c3b17482a0667fb34ddd1863434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac3802c3b17482a0667fb34ddd1863434">RTC_TypeDef::BKP3R</a></td></tr>
<tr class="separator:gac3802c3b17482a0667fb34ddd1863434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6131b2f2896c122cf223206e4cfd2bd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6131b2f2896c122cf223206e4cfd2bd0">RTC_TypeDef::BKP4R</a></td></tr>
<tr class="separator:ga6131b2f2896c122cf223206e4cfd2bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3a33de81247ec5729e400a1261f917"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0f3a33de81247ec5729e400a1261f917">RTC_TypeDef::BKP5R</a></td></tr>
<tr class="separator:ga0f3a33de81247ec5729e400a1261f917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766e2071c5826e3a299ae1cd5bbf06f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga766e2071c5826e3a299ae1cd5bbf06f7">RTC_TypeDef::BKP6R</a></td></tr>
<tr class="separator:ga766e2071c5826e3a299ae1cd5bbf06f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9934af6ae6b3f5660204d48ceb2f3192"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9934af6ae6b3f5660204d48ceb2f3192">RTC_TypeDef::BKP7R</a></td></tr>
<tr class="separator:ga9934af6ae6b3f5660204d48ceb2f3192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7fca11f1c953270ee0ee6028860add"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0e7fca11f1c953270ee0ee6028860add">RTC_TypeDef::BKP8R</a></td></tr>
<tr class="separator:ga0e7fca11f1c953270ee0ee6028860add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadf1ac26350bf00575428be6a05708b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gabadf1ac26350bf00575428be6a05708b">RTC_TypeDef::BKP9R</a></td></tr>
<tr class="separator:gabadf1ac26350bf00575428be6a05708b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5feba3d5adae3f234b3d172459163c5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5feba3d5adae3f234b3d172459163c5a">RTC_TypeDef::BKP10R</a></td></tr>
<tr class="separator:ga5feba3d5adae3f234b3d172459163c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fef38e1e122778601e18f5b757c037a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8fef38e1e122778601e18f5b757c037a">RTC_TypeDef::BKP11R</a></td></tr>
<tr class="separator:ga8fef38e1e122778601e18f5b757c037a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6606b5d249f923aa15ab74b382cbaf7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6606b5d249f923aa15ab74b382cbaf7e">RTC_TypeDef::BKP12R</a></td></tr>
<tr class="separator:ga6606b5d249f923aa15ab74b382cbaf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138903d4681455a660dccbaf3409263d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga138903d4681455a660dccbaf3409263d">RTC_TypeDef::BKP13R</a></td></tr>
<tr class="separator:ga138903d4681455a660dccbaf3409263d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaae50f5c3213014fb9818eaee389676"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gadaae50f5c3213014fb9818eaee389676">RTC_TypeDef::BKP14R</a></td></tr>
<tr class="separator:gadaae50f5c3213014fb9818eaee389676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797f43f9cc1858baebd1799be288dff6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga797f43f9cc1858baebd1799be288dff6">RTC_TypeDef::BKP15R</a></td></tr>
<tr class="separator:ga797f43f9cc1858baebd1799be288dff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ad73082bde7d74010aac16bd373fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga181ad73082bde7d74010aac16bd373fc">RTC_TypeDef::BKP16R</a></td></tr>
<tr class="separator:ga181ad73082bde7d74010aac16bd373fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a305a8e00b357f28daef5041e5a8b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga90a305a8e00b357f28daef5041e5a8b1">RTC_TypeDef::BKP17R</a></td></tr>
<tr class="separator:ga90a305a8e00b357f28daef5041e5a8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171288f82cab2623832de779fb435d74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga171288f82cab2623832de779fb435d74">RTC_TypeDef::BKP18R</a></td></tr>
<tr class="separator:ga171288f82cab2623832de779fb435d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993f54e8feff9254f795dfd3e000fc55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga993f54e8feff9254f795dfd3e000fc55">RTC_TypeDef::BKP19R</a></td></tr>
<tr class="separator:ga993f54e8feff9254f795dfd3e000fc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada6999b49bbe697c1dd5fdabc9bad7f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gada6999b49bbe697c1dd5fdabc9bad7f4">SAI_TypeDef::GCR</a></td></tr>
<tr class="separator:gada6999b49bbe697c1dd5fdabc9bad7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8935f3f22c733c1cb5a05cecf3cfa38c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8935f3f22c733c1cb5a05cecf3cfa38c">SAI_Block_TypeDef::CR1</a></td></tr>
<tr class="separator:ga8935f3f22c733c1cb5a05cecf3cfa38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9976416e6199c8c1f7bcdabe20e4bd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad9976416e6199c8c1f7bcdabe20e4bd2">SAI_Block_TypeDef::CR2</a></td></tr>
<tr class="separator:gad9976416e6199c8c1f7bcdabe20e4bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56001d4b130f392c99dde9a06379af96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga56001d4b130f392c99dde9a06379af96">SAI_Block_TypeDef::FRCR</a></td></tr>
<tr class="separator:ga56001d4b130f392c99dde9a06379af96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef957d89b76c3fa2c09ff61ee0db11d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaaef957d89b76c3fa2c09ff61ee0db11d">SAI_Block_TypeDef::SLOTR</a></td></tr>
<tr class="separator:gaaef957d89b76c3fa2c09ff61ee0db11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcc864961c2bb0465e2ced3bd8b4a14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaefcc864961c2bb0465e2ced3bd8b4a14">SAI_Block_TypeDef::IMR</a></td></tr>
<tr class="separator:gaefcc864961c2bb0465e2ced3bd8b4a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1505a32bdca9a2f8da708c7372cdafc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad1505a32bdca9a2f8da708c7372cdafc">SAI_Block_TypeDef::SR</a></td></tr>
<tr class="separator:gad1505a32bdca9a2f8da708c7372cdafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52dffdfbe572129cc142023f3daeeffe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga52dffdfbe572129cc142023f3daeeffe">SAI_Block_TypeDef::CLRFR</a></td></tr>
<tr class="separator:ga52dffdfbe572129cc142023f3daeeffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9217ce4fb1e7e16dc0ead8523a6c045a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9217ce4fb1e7e16dc0ead8523a6c045a">SAI_Block_TypeDef::DR</a></td></tr>
<tr class="separator:ga9217ce4fb1e7e16dc0ead8523a6c045a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c156bc55f6d970a846a459d57a9e940"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga7c156bc55f6d970a846a459d57a9e940">SDIO_TypeDef::POWER</a></td></tr>
<tr class="separator:ga7c156bc55f6d970a846a459d57a9e940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1e30ce2038628e45264f75e5e926bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaeb1e30ce2038628e45264f75e5e926bb">SDIO_TypeDef::CLKCR</a></td></tr>
<tr class="separator:gaeb1e30ce2038628e45264f75e5e926bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e24392875e98cd09043e54a0990ab7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3e24392875e98cd09043e54a0990ab7a">SDIO_TypeDef::ARG</a></td></tr>
<tr class="separator:ga3e24392875e98cd09043e54a0990ab7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbdc3174e12dab21123d746d65f345d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gabbbdc3174e12dab21123d746d65f345d">SDIO_TypeDef::CMD</a></td></tr>
<tr class="separator:gabbbdc3174e12dab21123d746d65f345d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d881ed6c2fdecf77e872bcc6b404774"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9d881ed6c2fdecf77e872bcc6b404774">SDIO_TypeDef::RESPCMD</a></td></tr>
<tr class="separator:ga9d881ed6c2fdecf77e872bcc6b404774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f1ca5a5a50f8ef5417fe7be22553c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2b6f1ca5a5a50f8ef5417fe7be22553c">SDIO_TypeDef::RESP1</a></td></tr>
<tr class="separator:ga2b6f1ca5a5a50f8ef5417fe7be22553c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9228c8a38c07c508373644220dd322f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9228c8a38c07c508373644220dd322f0">SDIO_TypeDef::RESP2</a></td></tr>
<tr class="separator:ga9228c8a38c07c508373644220dd322f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70f3e911570bd326bff852664fd8a7d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga70f3e911570bd326bff852664fd8a7d5">SDIO_TypeDef::RESP3</a></td></tr>
<tr class="separator:ga70f3e911570bd326bff852664fd8a7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b45c7672922d38ffb0a1415a122716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac7b45c7672922d38ffb0a1415a122716">SDIO_TypeDef::RESP4</a></td></tr>
<tr class="separator:gac7b45c7672922d38ffb0a1415a122716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af1984c7c00890598ca74fc85449f9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5af1984c7c00890598ca74fc85449f9f">SDIO_TypeDef::DTIMER</a></td></tr>
<tr class="separator:ga5af1984c7c00890598ca74fc85449f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98ab507ed05468ca4baccd1731231cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa98ab507ed05468ca4baccd1731231cd">SDIO_TypeDef::DLEN</a></td></tr>
<tr class="separator:gaa98ab507ed05468ca4baccd1731231cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801519a7af801ad43b88007bf4e2e906"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga801519a7af801ad43b88007bf4e2e906">SDIO_TypeDef::DCTRL</a></td></tr>
<tr class="separator:ga801519a7af801ad43b88007bf4e2e906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0366564e2795952d520c0de4be70020f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0366564e2795952d520c0de4be70020f">SDIO_TypeDef::DCOUNT</a></td></tr>
<tr class="separator:ga0366564e2795952d520c0de4be70020f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b917b09c127e77bd3128bbe19a00499"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6b917b09c127e77bd3128bbe19a00499">SDIO_TypeDef::STA</a></td></tr>
<tr class="separator:ga6b917b09c127e77bd3128bbe19a00499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c052b85cc438d2b3069f99620e5139"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae3c052b85cc438d2b3069f99620e5139">SDIO_TypeDef::ICR</a></td></tr>
<tr class="separator:gae3c052b85cc438d2b3069f99620e5139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a08e405ab985c60ff9031025ab37d31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9a08e405ab985c60ff9031025ab37d31">SDIO_TypeDef::MASK</a></td></tr>
<tr class="separator:ga9a08e405ab985c60ff9031025ab37d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33cb9d9c17ad0f0c3071cac5e75297a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga33cb9d9c17ad0f0c3071cac5e75297a9">SDIO_TypeDef::RESERVED0</a> [2]</td></tr>
<tr class="separator:ga33cb9d9c17ad0f0c3071cac5e75297a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30d52b6556f5d17db8e5cfd2641e7b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae30d52b6556f5d17db8e5cfd2641e7b4">SDIO_TypeDef::FIFOCNT</a></td></tr>
<tr class="separator:gae30d52b6556f5d17db8e5cfd2641e7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4017b35303754e115249d3c75bdf6894"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4017b35303754e115249d3c75bdf6894">SDIO_TypeDef::RESERVED1</a> [13]</td></tr>
<tr class="separator:ga4017b35303754e115249d3c75bdf6894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4757027388ea3a0a6f114d7de2ed4cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab4757027388ea3a0a6f114d7de2ed4cf">SDIO_TypeDef::FIFO</a></td></tr>
<tr class="separator:gab4757027388ea3a0a6f114d7de2ed4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e398155ddd013fcdd41309b4bd0bd5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1e398155ddd013fcdd41309b4bd0bd5f">SPI_TypeDef::CR1</a></td></tr>
<tr class="separator:ga1e398155ddd013fcdd41309b4bd0bd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f16c40933b8a713085436be72d30a46"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga7f16c40933b8a713085436be72d30a46">SPI_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga7f16c40933b8a713085436be72d30a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac891e34644b8dc27bacc906cfd18b235"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac891e34644b8dc27bacc906cfd18b235">SPI_TypeDef::CR2</a></td></tr>
<tr class="separator:gac891e34644b8dc27bacc906cfd18b235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b7a800c0f56532a431b19cf868e4102"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1b7a800c0f56532a431b19cf868e4102">SPI_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga1b7a800c0f56532a431b19cf868e4102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017d7d54a7bf1925facea6b5e02fec83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga017d7d54a7bf1925facea6b5e02fec83">SPI_TypeDef::SR</a></td></tr>
<tr class="separator:ga017d7d54a7bf1925facea6b5e02fec83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ce56649bb5477e2fcf3e92bca8f735"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga09ce56649bb5477e2fcf3e92bca8f735">SPI_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:ga09ce56649bb5477e2fcf3e92bca8f735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192c943732b6ab5e5611e860cc05544"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae192c943732b6ab5e5611e860cc05544">SPI_TypeDef::DR</a></td></tr>
<tr class="separator:gae192c943732b6ab5e5611e860cc05544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1d1d561f1d51232369197fa7acb53a"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaeb1d1d561f1d51232369197fa7acb53a">SPI_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:gaeb1d1d561f1d51232369197fa7acb53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353c64e49ec9ae93b950668941f41175"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga353c64e49ec9ae93b950668941f41175">SPI_TypeDef::CRCPR</a></td></tr>
<tr class="separator:ga353c64e49ec9ae93b950668941f41175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e3ac1445ed1e7a9792ca492c46a73a"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga20e3ac1445ed1e7a9792ca492c46a73a">SPI_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga20e3ac1445ed1e7a9792ca492c46a73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53da6fb851d911ae0b1166be2cfe48a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab53da6fb851d911ae0b1166be2cfe48a">SPI_TypeDef::RXCRCR</a></td></tr>
<tr class="separator:gab53da6fb851d911ae0b1166be2cfe48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63440e38c7872a8ed11fb2d8d94714e"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab63440e38c7872a8ed11fb2d8d94714e">SPI_TypeDef::RESERVED5</a></td></tr>
<tr class="separator:gab63440e38c7872a8ed11fb2d8d94714e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0c1be66bc0a1846274a7511f4a36f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3c0c1be66bc0a1846274a7511f4a36f5">SPI_TypeDef::TXCRCR</a></td></tr>
<tr class="separator:ga3c0c1be66bc0a1846274a7511f4a36f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0870177921541602a44f744f1b66e823"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0870177921541602a44f744f1b66e823">SPI_TypeDef::RESERVED6</a></td></tr>
<tr class="separator:ga0870177921541602a44f744f1b66e823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a4775ce461eec0d9a437bed464c0a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga20a4775ce461eec0d9a437bed464c0a5">SPI_TypeDef::I2SCFGR</a></td></tr>
<tr class="separator:ga20a4775ce461eec0d9a437bed464c0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98df0a538eb077b2cfc5194eda200f1b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga98df0a538eb077b2cfc5194eda200f1b">SPI_TypeDef::RESERVED7</a></td></tr>
<tr class="separator:ga98df0a538eb077b2cfc5194eda200f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecee11b0d2e534b5243e9db6a0e10026"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaecee11b0d2e534b5243e9db6a0e10026">SPI_TypeDef::I2SPR</a></td></tr>
<tr class="separator:gaecee11b0d2e534b5243e9db6a0e10026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffe762827b71caff20c75bf105387f6"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0ffe762827b71caff20c75bf105387f6">SPI_TypeDef::RESERVED8</a></td></tr>
<tr class="separator:ga0ffe762827b71caff20c75bf105387f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410988826004fdd21d55071215144ba9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga410988826004fdd21d55071215144ba9">TIM_TypeDef::CR1</a></td></tr>
<tr class="separator:ga410988826004fdd21d55071215144ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88caad1e82960cc6df99d935ece26c1b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga88caad1e82960cc6df99d935ece26c1b">TIM_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga88caad1e82960cc6df99d935ece26c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga954eb69fd4e2e6b43ba6c80986f691d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga954eb69fd4e2e6b43ba6c80986f691d8">TIM_TypeDef::CR2</a></td></tr>
<tr class="separator:ga954eb69fd4e2e6b43ba6c80986f691d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c46ac3a56c6966a7f8f379a2fd1e3e"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga59c46ac3a56c6966a7f8f379a2fd1e3e">TIM_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga59c46ac3a56c6966a7f8f379a2fd1e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476012f1b4567ffc21ded0b5fd50985e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga476012f1b4567ffc21ded0b5fd50985e">TIM_TypeDef::SMCR</a></td></tr>
<tr class="separator:ga476012f1b4567ffc21ded0b5fd50985e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62f86f55f2a387518f3de10d916eb7c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf62f86f55f2a387518f3de10d916eb7c">TIM_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:gaf62f86f55f2a387518f3de10d916eb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b145e57a694bb384eee08fcd107c3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga25b145e57a694bb384eee08fcd107c3a">TIM_TypeDef::DIER</a></td></tr>
<tr class="separator:ga25b145e57a694bb384eee08fcd107c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f952613a22049f3ea2b50b7e0d10472"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8f952613a22049f3ea2b50b7e0d10472">TIM_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:ga8f952613a22049f3ea2b50b7e0d10472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf686e22c1792dc59dfeffe451d47cf13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf686e22c1792dc59dfeffe451d47cf13">TIM_TypeDef::SR</a></td></tr>
<tr class="separator:gaf686e22c1792dc59dfeffe451d47cf13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36afe894c9b0878347d0c038c80e4c22"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga36afe894c9b0878347d0c038c80e4c22">TIM_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga36afe894c9b0878347d0c038c80e4c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724fd21b7131fb9ac78c1b661dee3a8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga724fd21b7131fb9ac78c1b661dee3a8d">TIM_TypeDef::EGR</a></td></tr>
<tr class="separator:ga724fd21b7131fb9ac78c1b661dee3a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15944db86d7a7a69db35512f68eca15c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga15944db86d7a7a69db35512f68eca15c">TIM_TypeDef::RESERVED5</a></td></tr>
<tr class="separator:ga15944db86d7a7a69db35512f68eca15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9094f9bb312461d2fc1499f5f8d91c64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9094f9bb312461d2fc1499f5f8d91c64">TIM_TypeDef::CCMR1</a></td></tr>
<tr class="separator:ga9094f9bb312461d2fc1499f5f8d91c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd09a4911f813464a454b507832a0b9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga7fd09a4911f813464a454b507832a0b9">TIM_TypeDef::RESERVED6</a></td></tr>
<tr class="separator:ga7fd09a4911f813464a454b507832a0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bb9f39aae46365d3ec3c5973f90039"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga22bb9f39aae46365d3ec3c5973f90039">TIM_TypeDef::CCMR2</a></td></tr>
<tr class="separator:ga22bb9f39aae46365d3ec3c5973f90039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4157fa8f6e188281292f019ea24f5599"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4157fa8f6e188281292f019ea24f5599">TIM_TypeDef::RESERVED7</a></td></tr>
<tr class="separator:ga4157fa8f6e188281292f019ea24f5599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7ebf9d3041dc20da591668d916f5bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2a7ebf9d3041dc20da591668d916f5bc">TIM_TypeDef::CCER</a></td></tr>
<tr class="separator:ga2a7ebf9d3041dc20da591668d916f5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac708e4f0f142ac14d7e1c46778ed6f96"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac708e4f0f142ac14d7e1c46778ed6f96">TIM_TypeDef::RESERVED8</a></td></tr>
<tr class="separator:gac708e4f0f142ac14d7e1c46778ed6f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdd2a7fb88d28670b472aaac0d9d262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></td></tr>
<tr class="separator:ga6fdd2a7fb88d28670b472aaac0d9d262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58e05db30d309608402a69d87c36505"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad58e05db30d309608402a69d87c36505">TIM_TypeDef::PSC</a></td></tr>
<tr class="separator:gad58e05db30d309608402a69d87c36505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6754dd714ff0885e8e511977d2f393ce"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6754dd714ff0885e8e511977d2f393ce">TIM_TypeDef::RESERVED9</a></td></tr>
<tr class="separator:ga6754dd714ff0885e8e511977d2f393ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a42766a6ca3c7fe10a810ebd6b9d627"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></td></tr>
<tr class="separator:ga6a42766a6ca3c7fe10a810ebd6b9d627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6957ece6ee709031ab5241d6019fcce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa6957ece6ee709031ab5241d6019fcce">TIM_TypeDef::RCR</a></td></tr>
<tr class="separator:gaa6957ece6ee709031ab5241d6019fcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e228ff39a37b472aa48ba3afd18333"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab0e228ff39a37b472aa48ba3afd18333">TIM_TypeDef::RESERVED10</a></td></tr>
<tr class="separator:gab0e228ff39a37b472aa48ba3afd18333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd9c06729a5eb6179c6d0d60faca7ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></td></tr>
<tr class="separator:ga0dd9c06729a5eb6179c6d0d60faca7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1171e9a61538424b8ef1f2571986d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></td></tr>
<tr class="separator:ga4d1171e9a61538424b8ef1f2571986d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83441bfb8d0287080dcbd945a272a74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></td></tr>
<tr class="separator:gac83441bfb8d0287080dcbd945a272a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba381c3f312fdf5e0b4119641b3b0aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></td></tr>
<tr class="separator:ga5ba381c3f312fdf5e0b4119641b3b0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32bbedb8b418359c6873375ec949cf8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga32bbedb8b418359c6873375ec949cf8b">TIM_TypeDef::BDTR</a></td></tr>
<tr class="separator:ga32bbedb8b418359c6873375ec949cf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a96436f300141eb48768ffa90ee6e71"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga7a96436f300141eb48768ffa90ee6e71">TIM_TypeDef::RESERVED11</a></td></tr>
<tr class="separator:ga7a96436f300141eb48768ffa90ee6e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3186a43824621f049e7eff37c88ad4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad3186a43824621f049e7eff37c88ad4e">TIM_TypeDef::DCR</a></td></tr>
<tr class="separator:gad3186a43824621f049e7eff37c88ad4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994061b8b26ae9b2e8ddb981cb3eec11"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga994061b8b26ae9b2e8ddb981cb3eec11">TIM_TypeDef::RESERVED12</a></td></tr>
<tr class="separator:ga994061b8b26ae9b2e8ddb981cb3eec11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c">TIM_TypeDef::DMAR</a></td></tr>
<tr class="separator:ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a831b0a42a5428fbbfd550b7a9c8108"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5a831b0a42a5428fbbfd550b7a9c8108">TIM_TypeDef::RESERVED13</a></td></tr>
<tr class="separator:ga5a831b0a42a5428fbbfd550b7a9c8108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145760563b46fcdeedddf7c92ee68d61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga145760563b46fcdeedddf7c92ee68d61">TIM_TypeDef::OR</a></td></tr>
<tr class="separator:ga145760563b46fcdeedddf7c92ee68d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548510ebbe395a3947dbbc49fcccec0d"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga548510ebbe395a3947dbbc49fcccec0d">TIM_TypeDef::RESERVED14</a></td></tr>
<tr class="separator:ga548510ebbe395a3947dbbc49fcccec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1fd9f0c004d3087caeba4815faa41c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3f1fd9f0c004d3087caeba4815faa41c">USART_TypeDef::SR</a></td></tr>
<tr class="separator:ga3f1fd9f0c004d3087caeba4815faa41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ccd64c74c8dbc78b94172ce759de10"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga84ccd64c74c8dbc78b94172ce759de10">USART_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga84ccd64c74c8dbc78b94172ce759de10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccee34aaec89aad4aeef512bba173ae5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaccee34aaec89aad4aeef512bba173ae5">USART_TypeDef::DR</a></td></tr>
<tr class="separator:gaccee34aaec89aad4aeef512bba173ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d78680272a465db0ee43eba4e9c54f3"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6d78680272a465db0ee43eba4e9c54f3">USART_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga6d78680272a465db0ee43eba4e9c54f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044eb2a0a8a731400d309741bceb2f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2044eb2a0a8a731400d309741bceb2f7">USART_TypeDef::BRR</a></td></tr>
<tr class="separator:ga2044eb2a0a8a731400d309741bceb2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b7924854e56d0ebd3e8699dfd0e369"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf2b7924854e56d0ebd3e8699dfd0e369">USART_TypeDef::RESERVED2</a></td></tr>
<tr class="separator:gaf2b7924854e56d0ebd3e8699dfd0e369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de50313b1437f7f926093f00902d37a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga5de50313b1437f7f926093f00902d37a">USART_TypeDef::CR1</a></td></tr>
<tr class="separator:ga5de50313b1437f7f926093f00902d37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158066c974911c14efd7ea492ea31137"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga158066c974911c14efd7ea492ea31137">USART_TypeDef::RESERVED3</a></td></tr>
<tr class="separator:ga158066c974911c14efd7ea492ea31137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a494156d185762e4596696796c393bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2a494156d185762e4596696796c393bc">USART_TypeDef::CR2</a></td></tr>
<tr class="separator:ga2a494156d185762e4596696796c393bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac527c7428ad8807a7740c1f33f0351"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6ac527c7428ad8807a7740c1f33f0351">USART_TypeDef::RESERVED4</a></td></tr>
<tr class="separator:ga6ac527c7428ad8807a7740c1f33f0351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9d1df38cb1d745305c8190a8707a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2b9d1df38cb1d745305c8190a8707a0f">USART_TypeDef::CR3</a></td></tr>
<tr class="separator:ga2b9d1df38cb1d745305c8190a8707a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa893512291681dfbecc5baa899cfafbf"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa893512291681dfbecc5baa899cfafbf">USART_TypeDef::RESERVED5</a></td></tr>
<tr class="separator:gaa893512291681dfbecc5baa899cfafbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe51502097b1fd281d0a2a1b157d769e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gabe51502097b1fd281d0a2a1b157d769e">USART_TypeDef::GTPR</a></td></tr>
<tr class="separator:gabe51502097b1fd281d0a2a1b157d769e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd89bb1cba0381c2be8a551e6d14e9f7"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gacd89bb1cba0381c2be8a551e6d14e9f7">USART_TypeDef::RESERVED6</a></td></tr>
<tr class="separator:gacd89bb1cba0381c2be8a551e6d14e9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4caf530d45f7428c9700d9c0057135f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4caf530d45f7428c9700d9c0057135f8">WWDG_TypeDef::CR</a></td></tr>
<tr class="separator:ga4caf530d45f7428c9700d9c0057135f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd6a7e5d75022e46ce60291f4b8544c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gadcd6a7e5d75022e46ce60291f4b8544c">WWDG_TypeDef::CFR</a></td></tr>
<tr class="separator:gadcd6a7e5d75022e46ce60291f4b8544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15655cda4854cc794db1f27b3c0bba38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga15655cda4854cc794db1f27b3c0bba38">WWDG_TypeDef::SR</a></td></tr>
<tr class="separator:ga15655cda4854cc794db1f27b3c0bba38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65da2a40a06c5c391cbe346dbaa5380c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga65da2a40a06c5c391cbe346dbaa5380c">CRYP_TypeDef::CR</a></td></tr>
<tr class="separator:ga65da2a40a06c5c391cbe346dbaa5380c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5cabaf9aea97e1b6f08352bc249094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1d5cabaf9aea97e1b6f08352bc249094">CRYP_TypeDef::SR</a></td></tr>
<tr class="separator:ga1d5cabaf9aea97e1b6f08352bc249094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab478a4717a3fa209b9c060ecaf70c9a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab478a4717a3fa209b9c060ecaf70c9a1">CRYP_TypeDef::DR</a></td></tr>
<tr class="separator:gab478a4717a3fa209b9c060ecaf70c9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3e1f1551d11a01f7b2356e91281e7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga0b3e1f1551d11a01f7b2356e91281e7d">CRYP_TypeDef::DOUT</a></td></tr>
<tr class="separator:ga0b3e1f1551d11a01f7b2356e91281e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad525241894427fc83a16e3370bb5b1d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad525241894427fc83a16e3370bb5b1d8">CRYP_TypeDef::DMACR</a></td></tr>
<tr class="separator:gad525241894427fc83a16e3370bb5b1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee13f960f6631c574b1018c97f95925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3ee13f960f6631c574b1018c97f95925">CRYP_TypeDef::IMSCR</a></td></tr>
<tr class="separator:ga3ee13f960f6631c574b1018c97f95925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04be1b2f14a37aed1deff4d57e6261dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga04be1b2f14a37aed1deff4d57e6261dd">CRYP_TypeDef::RISR</a></td></tr>
<tr class="separator:ga04be1b2f14a37aed1deff4d57e6261dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa807ff93c7ce98e9d13cbc52d245770f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa807ff93c7ce98e9d13cbc52d245770f">CRYP_TypeDef::MISR</a></td></tr>
<tr class="separator:gaa807ff93c7ce98e9d13cbc52d245770f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc2c37bda5dd59196c295be21c1f88b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9dc2c37bda5dd59196c295be21c1f88b">CRYP_TypeDef::K0LR</a></td></tr>
<tr class="separator:ga9dc2c37bda5dd59196c295be21c1f88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1fdc979620667cc9c40c5caa5cd6ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2a1fdc979620667cc9c40c5caa5cd6ba">CRYP_TypeDef::K0RR</a></td></tr>
<tr class="separator:ga2a1fdc979620667cc9c40c5caa5cd6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816fc42432d8064efbf944430e45050d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga816fc42432d8064efbf944430e45050d">CRYP_TypeDef::K1LR</a></td></tr>
<tr class="separator:ga816fc42432d8064efbf944430e45050d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496e0b1dee706ce76274ae74ee4e8095"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga496e0b1dee706ce76274ae74ee4e8095">CRYP_TypeDef::K1RR</a></td></tr>
<tr class="separator:ga496e0b1dee706ce76274ae74ee4e8095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0dc0e8f97e7b7333083c1429c41bca8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaa0dc0e8f97e7b7333083c1429c41bca8">CRYP_TypeDef::K2LR</a></td></tr>
<tr class="separator:gaa0dc0e8f97e7b7333083c1429c41bca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ef270d5244bd331fb8db5b0deffb4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga96ef270d5244bd331fb8db5b0deffb4a">CRYP_TypeDef::K2RR</a></td></tr>
<tr class="separator:ga96ef270d5244bd331fb8db5b0deffb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e099c27b2be81a03c09810f390454b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga39e099c27b2be81a03c09810f390454b">CRYP_TypeDef::K3LR</a></td></tr>
<tr class="separator:ga39e099c27b2be81a03c09810f390454b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3230419aed39ab61263b87547cbc3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga1c3230419aed39ab61263b87547cbc3e">CRYP_TypeDef::K3RR</a></td></tr>
<tr class="separator:ga1c3230419aed39ab61263b87547cbc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9c6cf4e4ef58624504b08a5fc2242d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3b9c6cf4e4ef58624504b08a5fc2242d">CRYP_TypeDef::IV0LR</a></td></tr>
<tr class="separator:ga3b9c6cf4e4ef58624504b08a5fc2242d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6479478d84d3b85dcebb667ad963de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4d6479478d84d3b85dcebb667ad963de">CRYP_TypeDef::IV0RR</a></td></tr>
<tr class="separator:ga4d6479478d84d3b85dcebb667ad963de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d837d2677d8ca1d8ed8bc018d6bb176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8d837d2677d8ca1d8ed8bc018d6bb176">CRYP_TypeDef::IV1LR</a></td></tr>
<tr class="separator:ga8d837d2677d8ca1d8ed8bc018d6bb176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca99392151eb711971f5260ca675c81b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaca99392151eb711971f5260ca675c81b">CRYP_TypeDef::IV1RR</a></td></tr>
<tr class="separator:gaca99392151eb711971f5260ca675c81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926db5a8be35fdd38102fb4b9d3a12ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga926db5a8be35fdd38102fb4b9d3a12ed">CRYP_TypeDef::CSGCMCCM0R</a></td></tr>
<tr class="separator:ga926db5a8be35fdd38102fb4b9d3a12ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4851d377da2a935b55cb832befef6b4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4851d377da2a935b55cb832befef6b4e">CRYP_TypeDef::CSGCMCCM1R</a></td></tr>
<tr class="separator:ga4851d377da2a935b55cb832befef6b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79968d5d5f78b8092c4de4e2c2c667b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gad79968d5d5f78b8092c4de4e2c2c667b">CRYP_TypeDef::CSGCMCCM2R</a></td></tr>
<tr class="separator:gad79968d5d5f78b8092c4de4e2c2c667b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7a644727bdc5f4c18d546968a61012"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4b7a644727bdc5f4c18d546968a61012">CRYP_TypeDef::CSGCMCCM3R</a></td></tr>
<tr class="separator:ga4b7a644727bdc5f4c18d546968a61012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78c4644295e025c55630d78f11e4b1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gae78c4644295e025c55630d78f11e4b1f">CRYP_TypeDef::CSGCMCCM4R</a></td></tr>
<tr class="separator:gae78c4644295e025c55630d78f11e4b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec4296951d313a1cf46367832752701"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4ec4296951d313a1cf46367832752701">CRYP_TypeDef::CSGCMCCM5R</a></td></tr>
<tr class="separator:ga4ec4296951d313a1cf46367832752701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9c622eea7f715471d37025beed5a46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2f9c622eea7f715471d37025beed5a46">CRYP_TypeDef::CSGCMCCM6R</a></td></tr>
<tr class="separator:ga2f9c622eea7f715471d37025beed5a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2798980d0154fe0dfadc7419655f8c49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga2798980d0154fe0dfadc7419655f8c49">CRYP_TypeDef::CSGCMCCM7R</a></td></tr>
<tr class="separator:ga2798980d0154fe0dfadc7419655f8c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981185bb8c7a4c3cf75e25b06741ac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac981185bb8c7a4c3cf75e25b06741ac3">CRYP_TypeDef::CSGCM0R</a></td></tr>
<tr class="separator:gac981185bb8c7a4c3cf75e25b06741ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3c0b0492c1941412dbe5abd1f64566"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga6b3c0b0492c1941412dbe5abd1f64566">CRYP_TypeDef::CSGCM1R</a></td></tr>
<tr class="separator:ga6b3c0b0492c1941412dbe5abd1f64566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b14b272307919449e84c96247e92dff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga3b14b272307919449e84c96247e92dff">CRYP_TypeDef::CSGCM2R</a></td></tr>
<tr class="separator:ga3b14b272307919449e84c96247e92dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040ae185cd8181a78b40d0115466405b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga040ae185cd8181a78b40d0115466405b">CRYP_TypeDef::CSGCM3R</a></td></tr>
<tr class="separator:ga040ae185cd8181a78b40d0115466405b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab656f3f8c56857eb0b6ac5a3897254c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab656f3f8c56857eb0b6ac5a3897254c5">CRYP_TypeDef::CSGCM4R</a></td></tr>
<tr class="separator:gab656f3f8c56857eb0b6ac5a3897254c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064e623ceccfdb07a7857aa20273dd33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga064e623ceccfdb07a7857aa20273dd33">CRYP_TypeDef::CSGCM5R</a></td></tr>
<tr class="separator:ga064e623ceccfdb07a7857aa20273dd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b7c440d7156226fd2788c366b9eaba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gaf4b7c440d7156226fd2788c366b9eaba">CRYP_TypeDef::CSGCM6R</a></td></tr>
<tr class="separator:gaf4b7c440d7156226fd2788c366b9eaba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9500a1222f448f5598e39a5998883f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gadc9500a1222f448f5598e39a5998883f">CRYP_TypeDef::CSGCM7R</a></td></tr>
<tr class="separator:gadc9500a1222f448f5598e39a5998883f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba940f3265121b77f9304b1843010ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gadba940f3265121b77f9304b1843010ea">HASH_TypeDef::CR</a></td></tr>
<tr class="separator:gadba940f3265121b77f9304b1843010ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f283960465f7a1d318ed66d4b88f74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gac4f283960465f7a1d318ed66d4b88f74">HASH_TypeDef::DIN</a></td></tr>
<tr class="separator:gac4f283960465f7a1d318ed66d4b88f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b07bc8eb36129062d3f331921316d66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4b07bc8eb36129062d3f331921316d66">HASH_TypeDef::STR</a></td></tr>
<tr class="separator:ga4b07bc8eb36129062d3f331921316d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0d3ac4cdf8c478ca0ffeebadc04840"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gacb0d3ac4cdf8c478ca0ffeebadc04840">HASH_TypeDef::HR</a> [5]</td></tr>
<tr class="separator:gacb0d3ac4cdf8c478ca0ffeebadc04840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01011d00eb28b8798af8c5dfedf6f35d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga01011d00eb28b8798af8c5dfedf6f35d">HASH_TypeDef::IMR</a></td></tr>
<tr class="separator:ga01011d00eb28b8798af8c5dfedf6f35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af8c27ac134cbeb13af4e4e856de537"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga8af8c27ac134cbeb13af4e4e856de537">HASH_TypeDef::SR</a></td></tr>
<tr class="separator:ga8af8c27ac134cbeb13af4e4e856de537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f95e7cb8f85cae58cc429e14e96f663"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga9f95e7cb8f85cae58cc429e14e96f663">HASH_TypeDef::RESERVED</a> [52]</td></tr>
<tr class="separator:ga9f95e7cb8f85cae58cc429e14e96f663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5c1f1632eefa894a966313663e9337"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4a5c1f1632eefa894a966313663e9337">HASH_TypeDef::CSR</a> [54]</td></tr>
<tr class="separator:ga4a5c1f1632eefa894a966313663e9337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ebb694ffb07e21fb7869e4006f41c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga13ebb694ffb07e21fb7869e4006f41c5">HASH_DIGEST_TypeDef::HR</a> [8]</td></tr>
<tr class="separator:ga13ebb694ffb07e21fb7869e4006f41c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab422a7aeea33d29d0f8b841bb461e3a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#gab422a7aeea33d29d0f8b841bb461e3a8">RNG_TypeDef::CR</a></td></tr>
<tr class="separator:gab422a7aeea33d29d0f8b841bb461e3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e4c38cd6a078fea5f9fa5e31bc0d326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga4e4c38cd6a078fea5f9fa5e31bc0d326">RNG_TypeDef::SR</a></td></tr>
<tr class="separator:ga4e4c38cd6a078fea5f9fa5e31bc0d326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f3352fb11cca430aaecc0c9b49c6d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d3b/group__CMSIS.html#ga89f3352fb11cca430aaecc0c9b49c6d3">RNG_TypeDef::DR</a></td></tr>
<tr class="separator:ga89f3352fb11cca430aaecc0c9b49c6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gaaf432a8a8948613f4f66fcace5d2e5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf432a8a8948613f4f66fcace5d2e5fe">&#9670;&nbsp;</a></span>ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH access control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga2245603433e102f0fd8a85f7de020755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2245603433e102f0fd8a85f7de020755">&#9670;&nbsp;</a></span>AFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::AFR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO alternate function registers, Address offset: 0x20-0x24 </p>

</div>
</div>
<a id="gaf58a7ad868f07f8759eac3e31b6fa79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf58a7ad868f07f8759eac3e31b6fa79e">&#9670;&nbsp;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga89d6c21f02196b7f59bcc30c1061dd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d6c21f02196b7f59bcc30c1061dd87">&#9670;&nbsp;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 </p>

</div>
</div>
<a id="gad6abf71a348744aa3f2b7e8b214c1ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6abf71a348744aa3f2b7e8b214c1ca4">&#9670;&nbsp;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral reset register, Address offset: 0x10 </p>

</div>
</div>
<a id="gaf326cb98c318fc08894a8dd79c2c675f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf326cb98c318fc08894a8dd79c2c675f">&#9670;&nbsp;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock register, Address offset: 0x34 </p>

</div>
</div>
<a id="ga1de344446cba3f4dd15c56fbe20eb0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1de344446cba3f4dd15c56fbe20eb0dd">&#9670;&nbsp;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 </p>

</div>
</div>
<a id="ga343e0230ded55920ff2a04fbde0e5bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga343e0230ded55920ff2a04fbde0e5bcd">&#9670;&nbsp;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral reset register, Address offset: 0x14 </p>

</div>
</div>
<a id="gad4ea7be562b42e2ae1a84db44121195d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4ea7be562b42e2ae1a84db44121195d">&#9670;&nbsp;</a></span>AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clock register, Address offset: 0x38 </p>

</div>
</div>
<a id="ga95edda857c3725bfb410d3a4707edfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95edda857c3725bfb410d3a4707edfd8">&#9670;&nbsp;</a></span>AHB3LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 </p>

</div>
</div>
<a id="ga39a90d838fbd0b8515f03e4a1be6374f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39a90d838fbd0b8515f03e4a1be6374f">&#9670;&nbsp;</a></span>AHB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral reset register, Address offset: 0x18 </p>

</div>
</div>
<a id="gad7e54d5c5a4b9fd1e26aca85b1e36c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">&#9670;&nbsp;</a></span>ALRMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A register, Address offset: 0x1C </p>

</div>
</div>
<a id="gac5b2e3c0dcdcb569f3fe15dfe3794bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">&#9670;&nbsp;</a></span>ALRMASSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMASSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A sub second register, Address offset: 0x44 </p>

</div>
</div>
<a id="ga9816616e1f00955c8982469d0dd9c953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9816616e1f00955c8982469d0dd9c953">&#9670;&nbsp;</a></span>ALRMBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga249009cd672e7bcd52df1a41de4619e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga249009cd672e7bcd52df1a41de4619e1">&#9670;&nbsp;</a></span>ALRMBSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMBSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B sub second register, Address offset: 0x48 </p>

</div>
</div>
<a id="ga5e5f5a73a2c943723044960897daccc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e5f5a73a2c943723044960897daccc3">&#9670;&nbsp;</a></span>AMTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::AMTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C </p>

</div>
</div>
<a id="gaec7622ba90341c9faf843d9ee54a759f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec7622ba90341c9faf843d9ee54a759f">&#9670;&nbsp;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable register, Address offset: 0x40 </p>

</div>
</div>
<a id="gaac341c7e09cd5224327eeb7d9f122bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac341c7e09cd5224327eeb7d9f122bed">&#9670;&nbsp;</a></span>APB1FZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBGMCU_TypeDef::APB1FZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU APB1 freeze register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga5c8e710c40b642dcbf296201a7ecb2da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8e710c40b642dcbf296201a7ecb2da">&#9670;&nbsp;</a></span>APB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 </p>

</div>
</div>
<a id="ga600f4d6d592f43edb2fc653c5cba023a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600f4d6d592f43edb2fc653c5cba023a">&#9670;&nbsp;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga619b4c22f630a269dfd0c331f90f6868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga619b4c22f630a269dfd0c331f90f6868">&#9670;&nbsp;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable register, Address offset: 0x44 </p>

</div>
</div>
<a id="ga011f892d86367dbe786964b14bc515a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011f892d86367dbe786964b14bc515a6">&#9670;&nbsp;</a></span>APB2FZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBGMCU_TypeDef::APB2FZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU APB2 freeze register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga7e46c65220f00a6858a5b35b74a37b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e46c65220f00a6858a5b35b74a37b51">&#9670;&nbsp;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 </p>

</div>
</div>
<a id="ga4491ab20a44b70bf7abd247791676a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4491ab20a44b70bf7abd247791676a59">&#9670;&nbsp;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga3e24392875e98cd09043e54a0990ab7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e24392875e98cd09043e54a0990ab7a">&#9670;&nbsp;</a></span>ARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDIO_TypeDef::ARG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO argument register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga6a42766a6ca3c7fe10a810ebd6b9d627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a42766a6ca3c7fe10a810ebd6b9d627">&#9670;&nbsp;</a></span>ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::ARR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM auto-reload register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga20602a2e34b3e4e97e07474e5ad9c22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20602a2e34b3e4e97e07474e5ad9c22b">&#9670;&nbsp;</a></span>AWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::AWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Active Width Configuration Register, Address offset: 0x10 </p>

</div>
</div>
<a id="gacf20a59c07d3e013d0207b1719b973b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf20a59c07d3e013d0207b1719b973b6">&#9670;&nbsp;</a></span>BCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::BCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Background Color Configuration Register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga05be375db50e8c9dd24fb3bcf42d7cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05be375db50e8c9dd24fb3bcf42d7cf1">&#9670;&nbsp;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Backup domain control register, Address offset: 0x70 </p>

</div>
</div>
<a id="ga32bbedb8b418359c6873375ec949cf8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32bbedb8b418359c6873375ec949cf8b">&#9670;&nbsp;</a></span>BDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::BDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM break and dead-time register, Address offset: 0x44 </p>

</div>
</div>
<a id="gad597faecb079859e9cdb849c8cf78aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad597faecb079859e9cdb849c8cf78aec">&#9670;&nbsp;</a></span>BFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::BFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0 </p>

</div>
</div>
<a id="ga2ee6a30b394faf8442becbfa8b737413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ee6a30b394faf8442becbfa8b737413">&#9670;&nbsp;</a></span>BGCLUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGCLUT[256]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background CLUT, Address offset:800-BFF </p>

</div>
</div>
<a id="ga7b6a846a09e204c29664759983853ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b6a846a09e204c29664759983853ec0">&#9670;&nbsp;</a></span>BGCMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGCMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background CLUT Memory Address Register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga9dad401dfd995251a189d457bc6a5ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dad401dfd995251a189d457bc6a5ebd">&#9670;&nbsp;</a></span>BGCOLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Color Register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga9d9d6051b0db4c369c7aa77c0c8740d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d9d6051b0db4c369c7aa77c0c8740d0">&#9670;&nbsp;</a></span>BGMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Memory Address Register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga93ae9fddd0bab5c8938015a540e6371e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93ae9fddd0bab5c8938015a540e6371e">&#9670;&nbsp;</a></span>BGOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Offset Register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga2469616cbbe6a9e9afa1b943f326add0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2469616cbbe6a9e9afa1b943f326add0">&#9670;&nbsp;</a></span>BGPFCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::BGPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background PFC Control Register, Address offset: 0x24 </p>

</div>
</div>
<a id="gab32c76ca1f3bd0f0f46d42c2dfa74524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab32c76ca1f3bd0f0f46d42c2dfa74524">&#9670;&nbsp;</a></span>BKP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 1, Address offset: 0x50 </p>

</div>
</div>
<a id="ga5feba3d5adae3f234b3d172459163c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5feba3d5adae3f234b3d172459163c5a">&#9670;&nbsp;</a></span>BKP10R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP10R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 10, Address offset: 0x78 </p>

</div>
</div>
<a id="ga8fef38e1e122778601e18f5b757c037a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fef38e1e122778601e18f5b757c037a">&#9670;&nbsp;</a></span>BKP11R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP11R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 11, Address offset: 0x7C </p>

</div>
</div>
<a id="ga6606b5d249f923aa15ab74b382cbaf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6606b5d249f923aa15ab74b382cbaf7e">&#9670;&nbsp;</a></span>BKP12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP12R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 12, Address offset: 0x80 </p>

</div>
</div>
<a id="ga138903d4681455a660dccbaf3409263d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga138903d4681455a660dccbaf3409263d">&#9670;&nbsp;</a></span>BKP13R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP13R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 13, Address offset: 0x84 </p>

</div>
</div>
<a id="gadaae50f5c3213014fb9818eaee389676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaae50f5c3213014fb9818eaee389676">&#9670;&nbsp;</a></span>BKP14R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP14R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 14, Address offset: 0x88 </p>

</div>
</div>
<a id="ga797f43f9cc1858baebd1799be288dff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga797f43f9cc1858baebd1799be288dff6">&#9670;&nbsp;</a></span>BKP15R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP15R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 15, Address offset: 0x8C </p>

</div>
</div>
<a id="ga181ad73082bde7d74010aac16bd373fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga181ad73082bde7d74010aac16bd373fc">&#9670;&nbsp;</a></span>BKP16R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP16R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 16, Address offset: 0x90 </p>

</div>
</div>
<a id="ga90a305a8e00b357f28daef5041e5a8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a305a8e00b357f28daef5041e5a8b1">&#9670;&nbsp;</a></span>BKP17R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP17R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 17, Address offset: 0x94 </p>

</div>
</div>
<a id="ga171288f82cab2623832de779fb435d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga171288f82cab2623832de779fb435d74">&#9670;&nbsp;</a></span>BKP18R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP18R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 18, Address offset: 0x98 </p>

</div>
</div>
<a id="ga993f54e8feff9254f795dfd3e000fc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga993f54e8feff9254f795dfd3e000fc55">&#9670;&nbsp;</a></span>BKP19R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP19R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 19, Address offset: 0x9C </p>

</div>
</div>
<a id="ga5439bfca3708c6b8be6a74626f06111f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5439bfca3708c6b8be6a74626f06111f">&#9670;&nbsp;</a></span>BKP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 1, Address offset: 0x54 </p>

</div>
</div>
<a id="gaa845c401b24d2ef1049f489f26d35626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa845c401b24d2ef1049f489f26d35626">&#9670;&nbsp;</a></span>BKP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 2, Address offset: 0x58 </p>

</div>
</div>
<a id="gac3802c3b17482a0667fb34ddd1863434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3802c3b17482a0667fb34ddd1863434">&#9670;&nbsp;</a></span>BKP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 3, Address offset: 0x5C </p>

</div>
</div>
<a id="ga6131b2f2896c122cf223206e4cfd2bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6131b2f2896c122cf223206e4cfd2bd0">&#9670;&nbsp;</a></span>BKP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 4, Address offset: 0x60 </p>

</div>
</div>
<a id="ga0f3a33de81247ec5729e400a1261f917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f3a33de81247ec5729e400a1261f917">&#9670;&nbsp;</a></span>BKP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 5, Address offset: 0x64 </p>

</div>
</div>
<a id="ga766e2071c5826e3a299ae1cd5bbf06f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga766e2071c5826e3a299ae1cd5bbf06f7">&#9670;&nbsp;</a></span>BKP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 6, Address offset: 0x68 </p>

</div>
</div>
<a id="ga9934af6ae6b3f5660204d48ceb2f3192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9934af6ae6b3f5660204d48ceb2f3192">&#9670;&nbsp;</a></span>BKP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 7, Address offset: 0x6C </p>

</div>
</div>
<a id="ga0e7fca11f1c953270ee0ee6028860add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e7fca11f1c953270ee0ee6028860add">&#9670;&nbsp;</a></span>BKP8R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP8R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 8, Address offset: 0x70 </p>

</div>
</div>
<a id="gabadf1ac26350bf00575428be6a05708b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabadf1ac26350bf00575428be6a05708b">&#9670;&nbsp;</a></span>BKP9R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP9R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 9, Address offset: 0x74 </p>

</div>
</div>
<a id="gaefc3daf9db06d441115572be02bb49bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc3daf9db06d441115572be02bb49bd">&#9670;&nbsp;</a></span>BPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::BPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Back Porch Configuration Register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga2044eb2a0a8a731400d309741bceb2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2044eb2a0a8a731400d309741bceb2f7">&#9670;&nbsp;</a></span>BRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USART_TypeDef::BRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Baud rate register, Address offset: 0x08 </p>

</div>
</div>
<a id="gad4b5f8bc936e26e3980686d2aba9d882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b5f8bc936e26e3980686d2aba9d882">&#9670;&nbsp;</a></span>BSRRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPIO_TypeDef::BSRRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port bit set/reset high register, Address offset: 0x1A </p>

</div>
</div>
<a id="gad2528bbb921532be8116534651b1faee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2528bbb921532be8116534651b1faee">&#9670;&nbsp;</a></span>BSRRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPIO_TypeDef::BSRRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port bit set/reset low register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga6d3aefd66a99e71ae4a22444a507a720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d3aefd66a99e71ae4a22444a507a720">&#9670;&nbsp;</a></span>BTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank1_TypeDef::BTCR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C </p>

</div>
</div>
<a id="gaccad1e4155459a13369f5ad0e7c6da29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccad1e4155459a13369f5ad0e7c6da29">&#9670;&nbsp;</a></span>BTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::BTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN bit timing register, Address offset: 0x1C </p>

</div>
</div>
<a id="gafe650877ca972faff9c61fcb364c7b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe650877ca972faff9c61fcb364c7b66">&#9670;&nbsp;</a></span>BWTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank1E_TypeDef::BWTR[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOR/PSRAM write timing registers, Address offset: 0x104-0x11C </p>

</div>
</div>
<a id="gaf3708f47198ca52e0149584a8c382362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3708f47198ca52e0149584a8c382362">&#9670;&nbsp;</a></span>CACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::CACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98 </p>

</div>
</div>
<a id="ga2403d29b2bfffb734ebef6642c0d2724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2403d29b2bfffb734ebef6642c0d2724">&#9670;&nbsp;</a></span>CALIBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::CALIBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC calibration register, Address offset: 0x18 </p>

</div>
</div>
<a id="gaea66ea813830c2f3ff207464794397a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea66ea813830c2f3ff207464794397a4">&#9670;&nbsp;</a></span>CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::CALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC calibration register, Address offset: 0x3C </p>

</div>
</div>
<a id="ga2a7ebf9d3041dc20da591668d916f5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a7ebf9d3041dc20da591668d916f5bc">&#9670;&nbsp;</a></span>CCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::CCER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare enable register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga9094f9bb312461d2fc1499f5f8d91c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9094f9bb312461d2fc1499f5f8d91c64">&#9670;&nbsp;</a></span>CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 1, Address offset: 0x18 </p>

</div>
</div>
<a id="ga22bb9f39aae46365d3ec3c5973f90039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22bb9f39aae46365d3ec3c5973f90039">&#9670;&nbsp;</a></span>CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 2, Address offset: 0x1C </p>

</div>
</div>
<a id="gaee6d4af7571a1bad2fec9e7b53733277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee6d4af7571a1bad2fec9e7b53733277">&#9670;&nbsp;</a></span>CCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Common_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC common control register, Address offset: ADC1 base address + 0x304 </p>

</div>
</div>
<a id="ga1775e779008da2b4d1807c2b5033b8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1775e779008da2b4d1807c2b5033b8a5">&#9670;&nbsp;</a></span>CCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2C_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Clock control register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga0dd9c06729a5eb6179c6d0d60faca7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dd9c06729a5eb6179c6d0d60faca7ed">&#9670;&nbsp;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 1, Address offset: 0x34 </p>

</div>
</div>
<a id="ga4d1171e9a61538424b8ef1f2571986d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d1171e9a61538424b8ef1f2571986d0">&#9670;&nbsp;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 2, Address offset: 0x38 </p>

</div>
</div>
<a id="gac83441bfb8d0287080dcbd945a272a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac83441bfb8d0287080dcbd945a272a74">&#9670;&nbsp;</a></span>CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 3, Address offset: 0x3C </p>

</div>
</div>
<a id="ga5ba381c3f312fdf5e0b4119641b3b0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba381c3f312fdf5e0b4119641b3b0aa">&#9670;&nbsp;</a></span>CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 4, Address offset: 0x40 </p>

</div>
</div>
<a id="ga6f7399bf70f677ef5de46a3038f414e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f7399bf70f677ef5de46a3038f414e1">&#9670;&nbsp;</a></span>CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Common_TypeDef::CDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC common regular data register for dual AND triple modes, Address offset: ADC1 base address + 0x308 </p>

</div>
</div>
<a id="ga6d6675f23322e241122468935ee60ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d6675f23322e241122468935ee60ed1">&#9670;&nbsp;</a></span>CDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::CDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Current Display Status Register, Address offset: 0x48 </p>

</div>
</div>
<a id="gaa79c0c2be9b6f8e4f034d8d5fe8e9345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa79c0c2be9b6f8e4f034d8d5fe8e9345">&#9670;&nbsp;</a></span>CFBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::CFBAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC </p>

</div>
</div>
<a id="gadbd3ad2a70d1578d630acfdb9a526320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbd3ad2a70d1578d630acfdb9a526320">&#9670;&nbsp;</a></span>CFBLNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::CFBLNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4 </p>

</div>
</div>
<a id="gae4673c5b4a2df7b770d82e43b1806ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4673c5b4a2df7b770d82e43b1806ccf">&#9670;&nbsp;</a></span>CFBLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::CFBLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0 </p>

</div>
</div>
<a id="ga0721b1b729c313211126709559fad371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0721b1b729c313211126709559fad371">&#9670;&nbsp;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register, Address offset: 0x08 </p>

</div>
</div>
<a id="gadcd6a7e5d75022e46ce60291f4b8544c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcd6a7e5d75022e46ce60291f4b8544c">&#9670;&nbsp;</a></span>CFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WWDG_TypeDef::CFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="gaeadf3a69dd5795db4638f71938704ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeadf3a69dd5795db4638f71938704ff0">&#9670;&nbsp;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock interrupt register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga1037f0255519c1c6c14af5b17a4de3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1037f0255519c1c6c14af5b17a4de3ca">&#9670;&nbsp;</a></span>CKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::CKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx Color Keying Configuration Register Address offset: 0x90 </p>

</div>
</div>
<a id="ga744988eef66294323f32fdca172ad7ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga744988eef66294323f32fdca172ad7ad">&#9670;&nbsp;</a></span>CKGATENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CKGATENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clocks Gated Enable Register, Address offset: 0x90 </p>

</div>
</div>
<a id="gaeb1e30ce2038628e45264f75e5e926bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb1e30ce2038628e45264f75e5e926bb">&#9670;&nbsp;</a></span>CLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDIO_TypeDef::CLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDI clock control register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga52dffdfbe572129cc142023f3daeeffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52dffdfbe572129cc142023f3daeeffe">&#9670;&nbsp;</a></span>CLRFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SAI_Block_TypeDef::CLRFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x clear flag register, Address offset: 0x1C </p>

</div>
</div>
<a id="gae4ce84d11912847542fcdc03ae337176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4ce84d11912847542fcdc03ae337176">&#9670;&nbsp;</a></span>CLUTWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::CLUTWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx CLUT Write Register Address offset: 0x144 </p>

</div>
</div>
<a id="gabbbdc3174e12dab21123d746d65f345d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbbdc3174e12dab21123d746d65f345d">&#9670;&nbsp;</a></span>CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDIO_TypeDef::CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO command register, Address offset: 0x0C </p>

</div>
</div>
<a id="gada13497abc6402300570ff5f430a612e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada13497abc6402300570ff5f430a612e">&#9670;&nbsp;</a></span>CMPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::CMPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG Compensation cell control register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga6fdd2a7fb88d28670b472aaac0d9d262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fdd2a7fb88d28670b472aaac0d9d262">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIM_TypeDef::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM counter register, Address offset: 0x24 </p>

</div>
</div>
<a id="gaf019d85ce2b876ee99d994a09de12ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf019d85ce2b876ee99d994a09de12ec3">&#9670;&nbsp;</a></span>CPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::CPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Current Position Status Register, Address offset: 0x44 </p>

</div>
</div>
<a id="gaf33fa5c173e1c102e6d0242fe60e569f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf33fa5c173e1c102e6d0242fe60e569f">&#9670;&nbsp;</a></span>CR <span class="overload">[1/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Control register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga394324f0b573837ca15a87127b2a37ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394324f0b573837ca15a87127b2a37ea">&#9670;&nbsp;</a></span>CR <span class="overload">[2/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga15981828f2b915d38570cf6684e99a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15981828f2b915d38570cf6684e99a53">&#9670;&nbsp;</a></span>CR <span class="overload">[3/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBGMCU_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga3cfcc9860ca551cbcb10c1c3dd4304f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfcc9860ca551cbcb10c1c3dd4304f0">&#9670;&nbsp;</a></span>CR <span class="overload">[4/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="gaf893adc5e821b15d813237b2bfe4378b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf893adc5e821b15d813237b2bfe4378b">&#9670;&nbsp;</a></span>CR <span class="overload">[5/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Stream_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA stream x configuration register </p>

</div>
</div>
<a id="gafb0ef686f69afae3e9614a9b30558dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb0ef686f69afae3e9614a9b30558dcf">&#9670;&nbsp;</a></span>CR <span class="overload">[6/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Control Register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga7919306d0e032a855200420a57f884d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7919306d0e032a855200420a57f884d7">&#9670;&nbsp;</a></span>CR <span class="overload">[7/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH control register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga3f9827b30a402fd3d85fe4f4b8eb49c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f9827b30a402fd3d85fe4f4b8eb49c9">&#9670;&nbsp;</a></span>CR <span class="overload">[8/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx Control Register Address offset: 0x84 </p>

</div>
</div>
<a id="gaeb6bcdb2b99d58b9a0ffd86deb606eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb6bcdb2b99d58b9a0ffd86deb606eac">&#9670;&nbsp;</a></span>CR <span class="overload">[9/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gabcb9ff48b9afb990283fefad0554b5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcb9ff48b9afb990283fefad0554b5b3">&#9670;&nbsp;</a></span>CR <span class="overload">[10/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga731d9209ce40dce6ea61fcc6f818c892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731d9209ce40dce6ea61fcc6f818c892">&#9670;&nbsp;</a></span>CR <span class="overload">[11/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC control register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga4caf530d45f7428c9700d9c0057135f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4caf530d45f7428c9700d9c0057135f8">&#9670;&nbsp;</a></span>CR <span class="overload">[12/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WWDG_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga65da2a40a06c5c391cbe346dbaa5380c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65da2a40a06c5c391cbe346dbaa5380c">&#9670;&nbsp;</a></span>CR <span class="overload">[13/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gadba940f3265121b77f9304b1843010ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadba940f3265121b77f9304b1843010ea">&#9670;&nbsp;</a></span>CR <span class="overload">[14/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HASH_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gab422a7aeea33d29d0f8b841bb461e3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab422a7aeea33d29d0f8b841bb461e3a8">&#9670;&nbsp;</a></span>CR <span class="overload">[15/15]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNG_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNG control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga89b1ff4376683dd2896ea8b32ded05b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b1ff4376683dd2896ea8b32ded05b2">&#9670;&nbsp;</a></span>CR1 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register 1, Address offset: 0x04 </p>

</div>
</div>
<a id="gad35ea0b199cefb757de20e9b78168534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad35ea0b199cefb757de20e9b78168534">&#9670;&nbsp;</a></span>CR1 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2C_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="ga8935f3f22c733c1cb5a05cecf3cfa38c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8935f3f22c733c1cb5a05cecf3cfa38c">&#9670;&nbsp;</a></span>CR1 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SAI_Block_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x configuration register 1, Address offset: 0x04 </p>

</div>
</div>
<a id="ga1e398155ddd013fcdd41309b4bd0bd5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e398155ddd013fcdd41309b4bd0bd5f">&#9670;&nbsp;</a></span>CR1 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SPI_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control register 1 (not used in I2S mode), Address offset: 0x00 </p>

</div>
</div>
<a id="ga410988826004fdd21d55071215144ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410988826004fdd21d55071215144ba9">&#9670;&nbsp;</a></span>CR1 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="ga5de50313b1437f7f926093f00902d37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5de50313b1437f7f926093f00902d37a">&#9670;&nbsp;</a></span>CR1 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USART_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 1, Address offset: 0x0C </p>

</div>
</div>
<a id="ga1053a65a21af0d27afe1bf9cf7b7aca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1053a65a21af0d27afe1bf9cf7b7aca7">&#9670;&nbsp;</a></span>CR2 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register 2, Address offset: 0x08 </p>

</div>
</div>
<a id="gac8bff45acc455489620d50e697a24c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8bff45acc455489620d50e697a24c9d">&#9670;&nbsp;</a></span>CR2 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2C_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="gad9976416e6199c8c1f7bcdabe20e4bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9976416e6199c8c1f7bcdabe20e4bd2">&#9670;&nbsp;</a></span>CR2 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SAI_Block_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x configuration register 2, Address offset: 0x08 </p>

</div>
</div>
<a id="gac891e34644b8dc27bacc906cfd18b235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac891e34644b8dc27bacc906cfd18b235">&#9670;&nbsp;</a></span>CR2 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SPI_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="ga954eb69fd4e2e6b43ba6c80986f691d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga954eb69fd4e2e6b43ba6c80986f691d8">&#9670;&nbsp;</a></span>CR2 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="ga2a494156d185762e4596696796c393bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a494156d185762e4596696796c393bc">&#9670;&nbsp;</a></span>CR2 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USART_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 2, Address offset: 0x10 </p>

</div>
</div>
<a id="ga2b9d1df38cb1d745305c8190a8707a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b9d1df38cb1d745305c8190a8707a0f">&#9670;&nbsp;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USART_TypeDef::CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 3, Address offset: 0x14 </p>

</div>
</div>
<a id="ga353c64e49ec9ae93b950668941f41175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga353c64e49ec9ae93b950668941f41175">&#9670;&nbsp;</a></span>CRCPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SPI_TypeDef::CRCPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 </p>

</div>
</div>
<a id="gac981185bb8c7a4c3cf75e25b06741ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac981185bb8c7a4c3cf75e25b06741ac3">&#9670;&nbsp;</a></span>CSGCM0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCM0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC context swap register 0, Address offset: 0x70 </p>

</div>
</div>
<a id="ga6b3c0b0492c1941412dbe5abd1f64566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b3c0b0492c1941412dbe5abd1f64566">&#9670;&nbsp;</a></span>CSGCM1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCM1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC context swap register 1, Address offset: 0x74 </p>

</div>
</div>
<a id="ga3b14b272307919449e84c96247e92dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b14b272307919449e84c96247e92dff">&#9670;&nbsp;</a></span>CSGCM2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCM2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC context swap register 2, Address offset: 0x78 </p>

</div>
</div>
<a id="ga040ae185cd8181a78b40d0115466405b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga040ae185cd8181a78b40d0115466405b">&#9670;&nbsp;</a></span>CSGCM3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCM3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC context swap register 3, Address offset: 0x7C </p>

</div>
</div>
<a id="gab656f3f8c56857eb0b6ac5a3897254c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab656f3f8c56857eb0b6ac5a3897254c5">&#9670;&nbsp;</a></span>CSGCM4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCM4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC context swap register 4, Address offset: 0x80 </p>

</div>
</div>
<a id="ga064e623ceccfdb07a7857aa20273dd33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga064e623ceccfdb07a7857aa20273dd33">&#9670;&nbsp;</a></span>CSGCM5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCM5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC context swap register 5, Address offset: 0x84 </p>

</div>
</div>
<a id="gaf4b7c440d7156226fd2788c366b9eaba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b7c440d7156226fd2788c366b9eaba">&#9670;&nbsp;</a></span>CSGCM6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCM6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC context swap register 6, Address offset: 0x88 </p>

</div>
</div>
<a id="gadc9500a1222f448f5598e39a5998883f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc9500a1222f448f5598e39a5998883f">&#9670;&nbsp;</a></span>CSGCM7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCM7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC context swap register 7, Address offset: 0x8C </p>

</div>
</div>
<a id="ga926db5a8be35fdd38102fb4b9d3a12ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga926db5a8be35fdd38102fb4b9d3a12ed">&#9670;&nbsp;</a></span>CSGCMCCM0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCMCCM0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 0, Address offset: 0x50 </p>

</div>
</div>
<a id="ga4851d377da2a935b55cb832befef6b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4851d377da2a935b55cb832befef6b4e">&#9670;&nbsp;</a></span>CSGCMCCM1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCMCCM1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 1, Address offset: 0x54 </p>

</div>
</div>
<a id="gad79968d5d5f78b8092c4de4e2c2c667b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad79968d5d5f78b8092c4de4e2c2c667b">&#9670;&nbsp;</a></span>CSGCMCCM2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCMCCM2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 2, Address offset: 0x58 </p>

</div>
</div>
<a id="ga4b7a644727bdc5f4c18d546968a61012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b7a644727bdc5f4c18d546968a61012">&#9670;&nbsp;</a></span>CSGCMCCM3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCMCCM3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 3, Address offset: 0x5C </p>

</div>
</div>
<a id="gae78c4644295e025c55630d78f11e4b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae78c4644295e025c55630d78f11e4b1f">&#9670;&nbsp;</a></span>CSGCMCCM4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCMCCM4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 4, Address offset: 0x60 </p>

</div>
</div>
<a id="ga4ec4296951d313a1cf46367832752701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ec4296951d313a1cf46367832752701">&#9670;&nbsp;</a></span>CSGCMCCM5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCMCCM5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 5, Address offset: 0x64 </p>

</div>
</div>
<a id="ga2f9c622eea7f715471d37025beed5a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f9c622eea7f715471d37025beed5a46">&#9670;&nbsp;</a></span>CSGCMCCM6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCMCCM6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 6, Address offset: 0x68 </p>

</div>
</div>
<a id="ga2798980d0154fe0dfadc7419655f8c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2798980d0154fe0dfadc7419655f8c49">&#9670;&nbsp;</a></span>CSGCMCCM7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::CSGCMCCM7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP GCM/GMAC or CCM/CMAC context swap register 7, Address offset: 0x6C </p>

</div>
</div>
<a id="gac38e24f600f9e134a54a0c43b976a4f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac38e24f600f9e134a54a0c43b976a4f4">&#9670;&nbsp;</a></span>CSR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Common_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Common status register, Address offset: ADC1 base address + 0x300 </p>

</div>
</div>
<a id="gae17097e69c88b6c00033d6fb84a8182b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae17097e69c88b6c00033d6fb84a8182b">&#9670;&nbsp;</a></span>CSR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control/status register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga7e913b8bf59d4351e1f3d19387bd05b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e913b8bf59d4351e1f3d19387bd05b9">&#9670;&nbsp;</a></span>CSR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control &amp; status register, Address offset: 0x74 </p>

</div>
</div>
<a id="ga4a5c1f1632eefa894a966313663e9337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a5c1f1632eefa894a966313663e9337">&#9670;&nbsp;</a></span>CSR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HASH_TypeDef::CSR[54]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH context swap registers, Address offset: 0x0F8-0x1CC </p>

</div>
</div>
<a id="ga1b9c8048339e19b110ecfbea486f55df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b9c8048339e19b110ecfbea486f55df">&#9670;&nbsp;</a></span>CWSIZER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::CWSIZER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI crop window size, Address offset: 0x24 </p>

</div>
</div>
<a id="ga4d58830323e567117c12ae3feac613b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d58830323e567117c12ae3feac613b9">&#9670;&nbsp;</a></span>CWSTRTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::CWSTRTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI crop window start, Address offset: 0x20 </p>

</div>
</div>
<a id="gaaedb1dc65cb10a98f4c53f162b19bb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaedb1dc65cb10a98f4c53f162b19bb39">&#9670;&nbsp;</a></span>DCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::DCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx Default Color Configuration Register Address offset: 0x9C </p>

</div>
</div>
<a id="ga877ad70fcd4a215bc8f9bb31fdc8d3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga877ad70fcd4a215bc8f9bb31fdc8d3d1">&#9670;&nbsp;</a></span>DCKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::DCKCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Dedicated Clocks configuration register, Address offset: 0x8C </p>

</div>
</div>
<a id="gab93289a279c9809be3f93217722e4973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab93289a279c9809be3f93217722e4973">&#9670;&nbsp;</a></span>DCKCFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::DCKCFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Dedicated Clocks configuration register 2, Address offset: 0x94 </p>

</div>
</div>
<a id="ga0366564e2795952d520c0de4be70020f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0366564e2795952d520c0de4be70020f">&#9670;&nbsp;</a></span>DCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDIO_TypeDef::DCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO data counter register, Address offset: 0x30 </p>

</div>
</div>
<a id="gad3186a43824621f049e7eff37c88ad4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3186a43824621f049e7eff37c88ad4e">&#9670;&nbsp;</a></span>DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA control register, Address offset: 0x48 </p>

</div>
</div>
<a id="ga801519a7af801ad43b88007bf4e2e906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga801519a7af801ad43b88007bf4e2e906">&#9670;&nbsp;</a></span>DCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDIO_TypeDef::DCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO data control register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga5eb63912e39085e3e13d64bdb0cf38bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb63912e39085e3e13d64bdb0cf38bd">&#9670;&nbsp;</a></span>DHR12L1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12L1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga9f612b6b3e065e810e5a2fb254d6a40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f612b6b3e065e810e5a2fb254d6a40b">&#9670;&nbsp;</a></span>DHR12L2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12L2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 </p>

</div>
</div>
<a id="gaea4d055e3697999b44cdcf2702d79d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea4d055e3697999b44cdcf2702d79d40">&#9670;&nbsp;</a></span>DHR12LD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12LD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 </p>

</div>
</div>
<a id="gafbfd2855cdb81939b4efc58e08aaf3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbfd2855cdb81939b4efc58e08aaf3e5">&#9670;&nbsp;</a></span>DHR12R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 </p>

</div>
</div>
<a id="gab1f777540c487c26bf27e6fa37a644cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1f777540c487c26bf27e6fa37a644cc">&#9670;&nbsp;</a></span>DHR12R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 </p>

</div>
</div>
<a id="gaffa5cc9fe0cc9eb594d703bdc9d9abd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa5cc9fe0cc9eb594d703bdc9d9abd9">&#9670;&nbsp;</a></span>DHR12RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR12RD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga3a382d341fb608a04390bacb8c00b0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a382d341fb608a04390bacb8c00b0f0">&#9670;&nbsp;</a></span>DHR8R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR8R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga3b096b71656f8fb32cd18b4c8b1d2334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b096b71656f8fb32cd18b4c8b1d2334">&#9670;&nbsp;</a></span>DHR8R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR8R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga03f8d95bbf0ce3a53cb79506d5bf995a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03f8d95bbf0ce3a53cb79506d5bf995a">&#9670;&nbsp;</a></span>DHR8RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DHR8RD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga25b145e57a694bb384eee08fcd107c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b145e57a694bb384eee08fcd107c3a">&#9670;&nbsp;</a></span>DIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::DIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA/interrupt enable register, Address offset: 0x0C </p>

</div>
</div>
<a id="gac4f283960465f7a1d318ed66d4b88f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4f283960465f7a1d318ed66d4b88f74">&#9670;&nbsp;</a></span>DIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HASH_TypeDef::DIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH data input register, Address offset: 0x04 </p>

</div>
</div>
<a id="gaa98ab507ed05468ca4baccd1731231cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa98ab507ed05468ca4baccd1731231cd">&#9670;&nbsp;</a></span>DLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDIO_TypeDef::DLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO data length register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga32b1c260b8ab0b3f67cbfa97f4d910d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32b1c260b8ab0b3f67cbfa97f4d910d1">&#9670;&nbsp;</a></span>DMABMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMABMR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga03160db5ffae457bab55c0358c4ef998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03160db5ffae457bab55c0358c4ef998">&#9670;&nbsp;</a></span>DMACHRBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMACHRBAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab4a222f725cc43952993519b20466637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4a222f725cc43952993519b20466637">&#9670;&nbsp;</a></span>DMACHRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMACHRDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabb2eba5ee2a1621abeeb59e3aadc0318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb2eba5ee2a1621abeeb59e3aadc0318">&#9670;&nbsp;</a></span>DMACHTBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMACHTBAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab02310e389320a383022b666af621ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab02310e389320a383022b666af621ba9">&#9670;&nbsp;</a></span>DMACHTDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMACHTDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad525241894427fc83a16e3370bb5b1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad525241894427fc83a16e3370bb5b1d8">&#9670;&nbsp;</a></span>DMACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::DMACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP DMA control register, Address offset: 0x10 </p>

</div>
</div>
<a id="gaf35764e78c9cb2a8743822f63134ef42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf35764e78c9cb2a8743822f63134ef42">&#9670;&nbsp;</a></span>DMAIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMAIER</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa031754e61b60bbbec393be19fb30036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa031754e61b60bbbec393be19fb30036">&#9670;&nbsp;</a></span>DMAMFBOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMAMFBOCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga28b3943a7ad7db88c59a5f690446eacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b3943a7ad7db88c59a5f690446eacd">&#9670;&nbsp;</a></span>DMAOMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMAOMR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c">&#9670;&nbsp;</a></span>DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA address for full transfer, Address offset: 0x4C </p>

</div>
</div>
<a id="ga46aafb9acbd753c23f89a9f57b68b64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46aafb9acbd753c23f89a9f57b68b64f">&#9670;&nbsp;</a></span>DMARDLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMARDLAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaedb2e74c294ffed25c952b17e5bc0fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb2e74c294ffed25c952b17e5bc0fc4">&#9670;&nbsp;</a></span>DMARPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMARPDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2dd103ceba1159cefa4307bc31786640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dd103ceba1159cefa4307bc31786640">&#9670;&nbsp;</a></span>DMARSWTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMARSWTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa55a721ec8bb2239012aa7202e75abef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa55a721ec8bb2239012aa7202e75abef">&#9670;&nbsp;</a></span>DMASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMASR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga480a59fd0e4c6088a693fc8160831154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga480a59fd0e4c6088a693fc8160831154">&#9670;&nbsp;</a></span>DMATDLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMATDLAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaab836646e2e03cde9af74e439e875403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab836646e2e03cde9af74e439e875403">&#9670;&nbsp;</a></span>DMATPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::DMATPDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50b4f0b0d2a376f729c8d7acf47864c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b4f0b0d2a376f729c8d7acf47864c3">&#9670;&nbsp;</a></span>DOR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DOR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 data output register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga1bde8391647d6422b39ab5ba4f13848b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bde8391647d6422b39ab5ba4f13848b">&#9670;&nbsp;</a></span>DOR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::DOR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 data output register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga0b3e1f1551d11a01f7b2356e91281e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b3e1f1551d11a01f7b2356e91281e7d">&#9670;&nbsp;</a></span>DOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::DOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP data output register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga84114accead82bd11a0e12a429cdfed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84114accead82bd11a0e12a429cdfed9">&#9670;&nbsp;</a></span>DR <span class="overload">[1/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular data register, Address offset: 0x4C </p>

</div>
</div>
<a id="ga50cb22870dbb9001241cec694994e5ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cb22870dbb9001241cec694994e5ef">&#9670;&nbsp;</a></span>DR <span class="overload">[2/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRC_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Data register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga266cec1031b0be730b0e35523f5e2934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga266cec1031b0be730b0e35523f5e2934">&#9670;&nbsp;</a></span>DR <span class="overload">[3/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI data register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga5c1551b886fbb8e801b9203f6d7dc7c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c1551b886fbb8e801b9203f6d7dc7c5">&#9670;&nbsp;</a></span>DR <span class="overload">[4/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2C_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Data register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga8750eae683cb3d382476dc7cdcd92b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8750eae683cb3d382476dc7cdcd92b96">&#9670;&nbsp;</a></span>DR <span class="overload">[5/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC date register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga9217ce4fb1e7e16dc0ead8523a6c045a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9217ce4fb1e7e16dc0ead8523a6c045a">&#9670;&nbsp;</a></span>DR <span class="overload">[6/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SAI_Block_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x data register, Address offset: 0x20 </p>

</div>
</div>
<a id="gae192c943732b6ab5e5611e860cc05544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae192c943732b6ab5e5611e860cc05544">&#9670;&nbsp;</a></span>DR <span class="overload">[7/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SPI_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI data register, Address offset: 0x0C </p>

</div>
</div>
<a id="gaccee34aaec89aad4aeef512bba173ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccee34aaec89aad4aeef512bba173ae5">&#9670;&nbsp;</a></span>DR <span class="overload">[8/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USART_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Data register, Address offset: 0x04 </p>

</div>
</div>
<a id="gab478a4717a3fa209b9c060ecaf70c9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab478a4717a3fa209b9c060ecaf70c9a1">&#9670;&nbsp;</a></span>DR <span class="overload">[9/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP data input register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga89f3352fb11cca430aaecc0c9b49c6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f3352fb11cca430aaecc0c9b49c6d3">&#9670;&nbsp;</a></span>DR <span class="overload">[10/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNG_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNG data register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga5af1984c7c00890598ca74fc85449f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5af1984c7c00890598ca74fc85449f9f">&#9670;&nbsp;</a></span>DTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDIO_TypeDef::DTIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO data timer register, Address offset: 0x24 </p>

</div>
</div>
<a id="gafebea17b3ac79d86ad59ce299ab5dd83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafebea17b3ac79d86ad59ce299ab5dd83">&#9670;&nbsp;</a></span>ECCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank2_TypeDef::ECCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash ECC result registers 2, Address offset: 0x74 </p>

</div>
</div>
<a id="ga6935beb5bbc2de668024c1989eecd46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6935beb5bbc2de668024c1989eecd46c">&#9670;&nbsp;</a></span>ECCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank3_TypeDef::ECCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash ECC result registers 3, Address offset: 0x94 </p>

</div>
</div>
<a id="ga724fd21b7131fb9ac78c1b661dee3a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga724fd21b7131fb9ac78c1b661dee3a8d">&#9670;&nbsp;</a></span>EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM event generation register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga9c5bff67bf9499933959df7eb91a1bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c5bff67bf9499933959df7eb91a1bd6">&#9670;&nbsp;</a></span>EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::EMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Event mask register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga52c16b920a3f25fda961d0cd29749433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52c16b920a3f25fda961d0cd29749433">&#9670;&nbsp;</a></span>ESCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::ESCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI embedded synchronization code register, Address offset: 0x18 </p>

</div>
</div>
<a id="gab1a1b6a7c587443a03d654d3b9a94423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a1b6a7c587443a03d654d3b9a94423">&#9670;&nbsp;</a></span>ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::ESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN error status register, Address offset: 0x18 </p>

</div>
</div>
<a id="gaf00a94620e33f4eff74430ff25c12b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf00a94620e33f4eff74430ff25c12b94">&#9670;&nbsp;</a></span>ESUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::ESUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI embedded synchronization unmask register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga66a06b3aab7ff5c8fa342f7c1994bf7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a06b3aab7ff5c8fa342f7c1994bf7d">&#9670;&nbsp;</a></span>EXTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::EXTICR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 </p>

</div>
</div>
<a id="gab57a3a6c337a8c6c7cb39d0cefc2459a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab57a3a6c337a8c6c7cb39d0cefc2459a">&#9670;&nbsp;</a></span>FA1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::FA1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter activation register, Address offset: 0x21C </p>

</div>
</div>
<a id="gaad3d78ab35e7af48951be5be53392f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad3d78ab35e7af48951be5be53392f9f">&#9670;&nbsp;</a></span>FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Stream_TypeDef::FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA stream x FIFO control register </p>

</div>
</div>
<a id="gae2decd14b26f851e00a31b42d15293ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2decd14b26f851e00a31b42d15293ce">&#9670;&nbsp;</a></span>FFA1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::FFA1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter FIFO assignment register, Address offset: 0x214 </p>

</div>
</div>
<a id="ga4f8c1dc3470960b18ec9e3c358d0b0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f8c1dc3470960b18ec9e3c358d0b0ad">&#9670;&nbsp;</a></span>FGCLUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGCLUT[256]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground CLUT, Address offset:400-7FF </p>

</div>
</div>
<a id="gafdbd6e3f06436d655b464e1ea804ea31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdbd6e3f06436d655b464e1ea804ea31">&#9670;&nbsp;</a></span>FGCMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGCMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga8e2ca425d2b5655573fd89bca5efb272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e2ca425d2b5655573fd89bca5efb272">&#9670;&nbsp;</a></span>FGCOLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Color Register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga8f6597d73722df5394be67c0ac22fe66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f6597d73722df5394be67c0ac22fe66">&#9670;&nbsp;</a></span>FGMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Memory Address Register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga9a1b3799763c47fefd4772f10b7df91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a1b3799763c47fefd4772f10b7df91b">&#9670;&nbsp;</a></span>FGOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Offset Register, Address offset: 0x10 </p>

</div>
</div>
<a id="gae98f793825b09b2b70300582d2f8a9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae98f793825b09b2b70300582d2f8a9fe">&#9670;&nbsp;</a></span>FGPFCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::FGPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground PFC Control Register, Address offset: 0x1C </p>

</div>
</div>
<a id="gab4757027388ea3a0a6f114d7de2ed4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4757027388ea3a0a6f114d7de2ed4cf">&#9670;&nbsp;</a></span>FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDIO_TypeDef::FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO data FIFO register, Address offset: 0x80 </p>

</div>
</div>
<a id="gae30d52b6556f5d17db8e5cfd2641e7b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae30d52b6556f5d17db8e5cfd2641e7b4">&#9670;&nbsp;</a></span>FIFOCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDIO_TypeDef::FIFOCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO FIFO counter register, Address offset: 0x48 </p>

</div>
</div>
<a id="ga932d5b47f494828fbe8e2448bb324ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga932d5b47f494828fbe8e2448bb324ca8">&#9670;&nbsp;</a></span>FLTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2C_TypeDef::FLTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C FLTR register, Address offset: 0x24 </p>

</div>
</div>
<a id="gaefe6a26ee25947b7eb5be9d485f4d3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefe6a26ee25947b7eb5be9d485f4d3b0">&#9670;&nbsp;</a></span>FM1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::FM1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter mode register, Address offset: 0x204 </p>

</div>
</div>
<a id="ga1a6a0f78ca703a63bb0a6b6f231f612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a6a0f78ca703a63bb0a6b6f231f612f">&#9670;&nbsp;</a></span>FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::FMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter master register, Address offset: 0x200 </p>

</div>
</div>
<a id="gac9bc1e42212239d6830582bf0c696fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9bc1e42212239d6830582bf0c696fc5">&#9670;&nbsp;</a></span>FR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FilterRegister_TypeDef::FR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Filter bank register 1 </p>

</div>
</div>
<a id="ga77959e28a302b05829f6a1463be7f800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77959e28a302b05829f6a1463be7f800">&#9670;&nbsp;</a></span>FR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FilterRegister_TypeDef::FR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Filter bank register 1 </p>

</div>
</div>
<a id="ga56001d4b130f392c99dde9a06379af96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56001d4b130f392c99dde9a06379af96">&#9670;&nbsp;</a></span>FRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SAI_Block_TypeDef::FRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x frame configuration register, Address offset: 0x0C </p>

</div>
</div>
<a id="gac6296402924b37966c67ccf14a381976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6296402924b37966c67ccf14a381976">&#9670;&nbsp;</a></span>FS1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::FS1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter scale register, Address offset: 0x20C </p>

</div>
</div>
<a id="gaee667dc148250bbf37fdc66dc4a9874d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee667dc148250bbf37fdc66dc4a9874d">&#9670;&nbsp;</a></span>FTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::FTSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Falling trigger selection register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga154e0514cfca7449156dd5a9133631ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga154e0514cfca7449156dd5a9133631ac">&#9670;&nbsp;</a></span>GCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::GCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Global Control Register, Address offset: 0x18 </p>

</div>
</div>
<a id="gada6999b49bbe697c1dd5fdabc9bad7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada6999b49bbe697c1dd5fdabc9bad7f4">&#9670;&nbsp;</a></span>GCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SAI_TypeDef::GCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI global configuration register, Address offset: 0x00 </p>

</div>
</div>
<a id="gabe51502097b1fd281d0a2a1b157d769e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe51502097b1fd281d0a2a1b157d769e">&#9670;&nbsp;</a></span>GTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USART_TypeDef::GTPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Guard time and prescaler register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga1e4f50b935bab2520788ae936f2e55c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4f50b935bab2520788ae936f2e55c1">&#9670;&nbsp;</a></span>HIFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_TypeDef::HIFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA high interrupt flag clear register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga01a90a5fcd6459e10b81c0ab737dd2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01a90a5fcd6459e10b81c0ab737dd2e3">&#9670;&nbsp;</a></span>HISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_TypeDef::HISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA high interrupt status register, Address offset: 0x04 </p>

</div>
</div>
<a id="gacb0d3ac4cdf8c478ca0ffeebadc04840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb0d3ac4cdf8c478ca0ffeebadc04840">&#9670;&nbsp;</a></span>HR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HASH_TypeDef::HR[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH digest registers, Address offset: 0x0C-0x1C </p>

</div>
</div>
<a id="ga13ebb694ffb07e21fb7869e4006f41c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13ebb694ffb07e21fb7869e4006f41c5">&#9670;&nbsp;</a></span>HR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HASH_DIGEST_TypeDef::HR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH digest registers, Address offset: 0x310-0x32C </p>

</div>
</div>
<a id="ga297ac2d83a1837bfdc0333474b977de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga297ac2d83a1837bfdc0333474b977de0">&#9670;&nbsp;</a></span>HTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::HTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog higher threshold register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga20a4775ce461eec0d9a437bed464c0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20a4775ce461eec0d9a437bed464c0a5">&#9670;&nbsp;</a></span>I2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SPI_TypeDef::I2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_I2S configuration register, Address offset: 0x1C </p>

</div>
</div>
<a id="gaecee11b0d2e534b5243e9db6a0e10026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecee11b0d2e534b5243e9db6a0e10026">&#9670;&nbsp;</a></span>I2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SPI_TypeDef::I2SPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_I2S prescaler register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga0371fc07916e3043e1151eaa97e172c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0371fc07916e3043e1151eaa97e172c9">&#9670;&nbsp;</a></span>ICR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI interrupt clear register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga7c7225eb9029a81f17b60cf4104eaffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c7225eb9029a81f17b60cf4104eaffb">&#9670;&nbsp;</a></span>ICR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Interrupt Clear Register, Address offset: 0x3C </p>

</div>
</div>
<a id="gae3c052b85cc438d2b3069f99620e5139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3c052b85cc438d2b3069f99620e5139">&#9670;&nbsp;</a></span>ICR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDIO_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO interrupt clear register, Address offset: 0x38 </p>

</div>
</div>
<a id="ga0cc3561c124d06bb57dfa855e43ed99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cc3561c124d06bb57dfa855e43ed99f">&#9670;&nbsp;</a></span>IDCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBGMCU_TypeDef::IDCODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCU device ID code, Address offset: 0x00 </p>

</div>
</div>
<a id="gad84e8694cd4b5375ee533c2d875c3b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad84e8694cd4b5375ee533c2d875c3b5a">&#9670;&nbsp;</a></span>IDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CRC_TypeDef::IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Independent data register, Address offset: 0x04 </p>

</div>
</div>
<a id="gacf11156409414ad8841bb0b62959ee96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf11156409414ad8841bb0b62959ee96">&#9670;&nbsp;</a></span>IDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port input data register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga530babbc4b9584c93a1bf87d6ce8b8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga530babbc4b9584c93a1bf87d6ce8b8dc">&#9670;&nbsp;</a></span>IER <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN interrupt enable register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga91ce93b57d8382147574c678ee497c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91ce93b57d8382147574c678ee497c63">&#9670;&nbsp;</a></span>IER <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI interrupt enable register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga0ab6c92574cc246707aa1371e3c5cb85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ab6c92574cc246707aa1371e3c5cb85">&#9670;&nbsp;</a></span>IER <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Interrupt Enable Register, Address offset: 0x34 </p>

</div>
</div>
<a id="gaede126199a74ea2a7477c1361537f3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaede126199a74ea2a7477c1361537f3c4">&#9670;&nbsp;</a></span>IFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::IFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Interrupt Flag Clear Register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga17d061db586d4a5aa646b68495a8e6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17d061db586d4a5aa646b68495a8e6a4">&#9670;&nbsp;</a></span>IMR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Interrupt mask register, Address offset: 0x00 </p>

</div>
</div>
<a id="gaefcc864961c2bb0465e2ced3bd8b4a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefcc864961c2bb0465e2ced3bd8b4a14">&#9670;&nbsp;</a></span>IMR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SAI_Block_TypeDef::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x interrupt mask register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga01011d00eb28b8798af8c5dfedf6f35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01011d00eb28b8798af8c5dfedf6f35d">&#9670;&nbsp;</a></span>IMR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HASH_TypeDef::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH interrupt enable register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga3ee13f960f6631c574b1018c97f95925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ee13f960f6631c574b1018c97f95925">&#9670;&nbsp;</a></span>IMSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::IMSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP interrupt mask set/clear register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga03ffbd962bae5def253311b5b385cd07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03ffbd962bae5def253311b5b385cd07">&#9670;&nbsp;</a></span>ISR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Interrupt Status Register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga2e3f3fba908b85d2fcf1eaab6b5600bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3f3fba908b85d2fcf1eaab6b5600bf">&#9670;&nbsp;</a></span>ISR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Interrupt Status Register, Address offset: 0x38 </p>

</div>
</div>
<a id="ga5a7b104d80b48b5708b50cdc487d6a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a7b104d80b48b5708b50cdc487d6a78">&#9670;&nbsp;</a></span>ISR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC initialization and status register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga3b9c6cf4e4ef58624504b08a5fc2242d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9c6cf4e4ef58624504b08a5fc2242d">&#9670;&nbsp;</a></span>IV0LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::IV0LR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP initialization vector left-word register 0, Address offset: 0x40 </p>

</div>
</div>
<a id="ga4d6479478d84d3b85dcebb667ad963de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d6479478d84d3b85dcebb667ad963de">&#9670;&nbsp;</a></span>IV0RR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::IV0RR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP initialization vector right-word register 0, Address offset: 0x44 </p>

</div>
</div>
<a id="ga8d837d2677d8ca1d8ed8bc018d6bb176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d837d2677d8ca1d8ed8bc018d6bb176">&#9670;&nbsp;</a></span>IV1LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::IV1LR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP initialization vector left-word register 1, Address offset: 0x48 </p>

</div>
</div>
<a id="gaca99392151eb711971f5260ca675c81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca99392151eb711971f5260ca675c81b">&#9670;&nbsp;</a></span>IV1RR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::IV1RR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP initialization vector right-word register 1, Address offset: 0x4C </p>

</div>
</div>
<a id="gab4b0a79a9e4a9d5b0a24d7285cf55bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">&#9670;&nbsp;</a></span>JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 1, Address offset: 0x3C </p>

</div>
</div>
<a id="ga898b87cab4f099bcca981cc4c9318b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga898b87cab4f099bcca981cc4c9318b51">&#9670;&nbsp;</a></span>JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 2, Address offset: 0x40 </p>

</div>
</div>
<a id="ga40999cd0a255ef62b2340e2726695063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40999cd0a255ef62b2340e2726695063">&#9670;&nbsp;</a></span>JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 3, Address offset: 0x44 </p>

</div>
</div>
<a id="gabae6e9d688b16ef350878998f5e21c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabae6e9d688b16ef350878998f5e21c0b">&#9670;&nbsp;</a></span>JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 4, Address offset: 0x48 </p>

</div>
</div>
<a id="gaa005e656f528aaad28d70d61c9db9b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa005e656f528aaad28d70d61c9db9b81">&#9670;&nbsp;</a></span>JOFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JOFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 1, Address offset: 0x14 </p>

</div>
</div>
<a id="gaa20f76044c11042dde41c1060853fb82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa20f76044c11042dde41c1060853fb82">&#9670;&nbsp;</a></span>JOFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JOFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 2, Address offset: 0x18 </p>

</div>
</div>
<a id="gae9c78142f6edf8122384263878d09015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9c78142f6edf8122384263878d09015">&#9670;&nbsp;</a></span>JOFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JOFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 3, Address offset: 0x1C </p>

</div>
</div>
<a id="ga92f5c1a5aaa8b286317f923482e09d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f5c1a5aaa8b286317f923482e09d35">&#9670;&nbsp;</a></span>JOFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JOFR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected channel data offset register 4, Address offset: 0x20 </p>

</div>
</div>
<a id="ga5438a76a93ac1bd2526e92ef298dc193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5438a76a93ac1bd2526e92ef298dc193">&#9670;&nbsp;</a></span>JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JSQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected sequence register, Address offset: 0x38 </p>

</div>
</div>
<a id="ga9dc2c37bda5dd59196c295be21c1f88b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dc2c37bda5dd59196c295be21c1f88b">&#9670;&nbsp;</a></span>K0LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::K0LR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP key left register 0, Address offset: 0x20 </p>

</div>
</div>
<a id="ga2a1fdc979620667cc9c40c5caa5cd6ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a1fdc979620667cc9c40c5caa5cd6ba">&#9670;&nbsp;</a></span>K0RR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::K0RR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP key right register 0, Address offset: 0x24 </p>

</div>
</div>
<a id="ga816fc42432d8064efbf944430e45050d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga816fc42432d8064efbf944430e45050d">&#9670;&nbsp;</a></span>K1LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::K1LR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP key left register 1, Address offset: 0x28 </p>

</div>
</div>
<a id="ga496e0b1dee706ce76274ae74ee4e8095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga496e0b1dee706ce76274ae74ee4e8095">&#9670;&nbsp;</a></span>K1RR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::K1RR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP key right register 1, Address offset: 0x2C </p>

</div>
</div>
<a id="gaa0dc0e8f97e7b7333083c1429c41bca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0dc0e8f97e7b7333083c1429c41bca8">&#9670;&nbsp;</a></span>K2LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::K2LR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP key left register 2, Address offset: 0x30 </p>

</div>
</div>
<a id="ga96ef270d5244bd331fb8db5b0deffb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96ef270d5244bd331fb8db5b0deffb4a">&#9670;&nbsp;</a></span>K2RR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::K2RR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP key right register 2, Address offset: 0x34 </p>

</div>
</div>
<a id="ga39e099c27b2be81a03c09810f390454b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39e099c27b2be81a03c09810f390454b">&#9670;&nbsp;</a></span>K3LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::K3LR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP key left register 3, Address offset: 0x38 </p>

</div>
</div>
<a id="ga1c3230419aed39ab61263b87547cbc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c3230419aed39ab61263b87547cbc3e">&#9670;&nbsp;</a></span>K3RR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::K3RR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP key right register 3, Address offset: 0x3C </p>

</div>
</div>
<a id="ga802e9a26a89b44decd2d32d97f729dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga802e9a26a89b44decd2d32d97f729dd3">&#9670;&nbsp;</a></span>KEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::KEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH key register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga63089aaa5f4ad34ee2677ebcdee49cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63089aaa5f4ad34ee2677ebcdee49cd9">&#9670;&nbsp;</a></span>KR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IWDG_TypeDef::KR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Key register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga95a59d4b1d52be521f3246028be32f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95a59d4b1d52be521f3246028be32f3e">&#9670;&nbsp;</a></span>LCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::LCKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port configuration lock register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga11adb689c874d38b49fa44990323b653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11adb689c874d38b49fa44990323b653">&#9670;&nbsp;</a></span>LIFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_TypeDef::LIFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA low interrupt flag clear register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga74a5f74bb4f174bbda1e2dc3cce9f536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74a5f74bb4f174bbda1e2dc3cce9f536">&#9670;&nbsp;</a></span>LIPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::LIPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 </p>

</div>
</div>
<a id="gaacb4a0977d281bc809cb5974e178bc2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb4a0977d281bc809cb5974e178bc2b">&#9670;&nbsp;</a></span>LISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_TypeDef::LISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA low interrupt status register, Address offset: 0x00 </p>

</div>
</div>
<a id="gafdaf8050fb01739206a92c9ad610f396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdaf8050fb01739206a92c9ad610f396">&#9670;&nbsp;</a></span>LTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::LTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog lower threshold register, Address offset: 0x28 </p>

</div>
</div>
<a id="gaa78b34a419d5a35c5504f1818ef9f122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa78b34a419d5a35c5504f1818ef9f122">&#9670;&nbsp;</a></span>LWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::LWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Line Watermark Register, Address offset: 0x48 </p>

</div>
</div>
<a id="ga965da718db7d0303bff185d367d96fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga965da718db7d0303bff185d367d96fd6">&#9670;&nbsp;</a></span>M0AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Stream_TypeDef::M0AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA stream x memory 0 address register </p>

</div>
</div>
<a id="ga142ca5a1145ba9cf4cfa557655af1c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga142ca5a1145ba9cf4cfa557655af1c13">&#9670;&nbsp;</a></span>M1AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Stream_TypeDef::M1AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA stream x memory 1 address register </p>

</div>
</div>
<a id="gaee8d5fcb4edf8c156e70188d7ab24423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee8d5fcb4edf8c156e70188d7ab24423">&#9670;&nbsp;</a></span>MACA0HR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACA0HR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c939e1e21924c888ee2c31dee9e810a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c939e1e21924c888ee2c31dee9e810a">&#9670;&nbsp;</a></span>MACA0LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACA0LR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f7f8cbf64bf3ce73a6d25ca019ca712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f7f8cbf64bf3ce73a6d25ca019ca712">&#9670;&nbsp;</a></span>MACA1HR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACA1HR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad0b7882917068bd398d4d8e209794ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0b7882917068bd398d4d8e209794ead">&#9670;&nbsp;</a></span>MACA1LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACA1LR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ad00033d223abb9075df5bf38894445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ad00033d223abb9075df5bf38894445">&#9670;&nbsp;</a></span>MACA2HR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACA2HR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae9332525bb7ec86518eecf7153caef19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9332525bb7ec86518eecf7153caef19">&#9670;&nbsp;</a></span>MACA2LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACA2LR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4dd976fada7085d87aa017f160e70d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4dd976fada7085d87aa017f160e70d4">&#9670;&nbsp;</a></span>MACA3HR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACA3HR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf31f33c1487ae0ee89ac427d9f0f037d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf31f33c1487ae0ee89ac427d9f0f037d">&#9670;&nbsp;</a></span>MACA3LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACA3LR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga68d7e7c68b5b8adcf7b2b96bc1eea7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68d7e7c68b5b8adcf7b2b96bc1eea7d9">&#9670;&nbsp;</a></span>MACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacdbe493d9d68ddfed4c758f0a7bde058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdbe493d9d68ddfed4c758f0a7bde058">&#9670;&nbsp;</a></span>MACFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafdf573860dd5dcd13f2b6b19dcb92cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdf573860dd5dcd13f2b6b19dcb92cc1">&#9670;&nbsp;</a></span>MACFFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACFFR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gace541cc94118ec2db7c930a44960aa18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace541cc94118ec2db7c930a44960aa18">&#9670;&nbsp;</a></span>MACHTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACHTHR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22bd30c653a4c1c8f46a59e0a821dcf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22bd30c653a4c1c8f46a59e0a821dcf8">&#9670;&nbsp;</a></span>MACHTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACHTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga45d413bc59caf6c14eb230266d7ab8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45d413bc59caf6c14eb230266d7ab8c3">&#9670;&nbsp;</a></span>MACIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf697fcc940139f7dcb483766420852be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf697fcc940139f7dcb483766420852be">&#9670;&nbsp;</a></span>MACMIIAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACMIIAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d4c60bb689285b937c939b36a1233a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d4c60bb689285b937c939b36a1233a3">&#9670;&nbsp;</a></span>MACMIIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACMIIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1deaafa44dbc3c8a2daaaf317dee5624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1deaafa44dbc3c8a2daaaf317dee5624">&#9670;&nbsp;</a></span>MACPMTCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACPMTCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8cd8da723ca1469d767de1334e16ec9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cd8da723ca1469d767de1334e16ec9d">&#9670;&nbsp;</a></span>MACRWUFFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACRWUFFR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9bee2fa58555f6725fc14a8d42484d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bee2fa58555f6725fc14a8d42484d42">&#9670;&nbsp;</a></span>MACSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0792c8c170502e3466518d200ca297c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0792c8c170502e3466518d200ca297c3">&#9670;&nbsp;</a></span>MACVLANTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MACVLANTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9a08e405ab985c60ff9031025ab37d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a08e405ab985c60ff9031025ab37d31">&#9670;&nbsp;</a></span>MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDIO_TypeDef::MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO mask register, Address offset: 0x3C </p>

</div>
</div>
<a id="ga1282eee79a22003257a7a5daa7f4a35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1282eee79a22003257a7a5daa7f4a35f">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN master control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga85b9d3df2274b730327b181c402a7bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85b9d3df2274b730327b181c402a7bf5">&#9670;&nbsp;</a></span>MEMRMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::MEMRMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG memory remap register, Address offset: 0x00 </p>

</div>
</div>
<a id="gab367c4ca2e8ac87238692e6d55d622ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab367c4ca2e8ac87238692e6d55d622ec">&#9670;&nbsp;</a></span>MISR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI masked interrupt status register, Address offset: 0x10 </p>

</div>
</div>
<a id="gaa807ff93c7ce98e9d13cbc52d245770f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa807ff93c7ce98e9d13cbc52d245770f">&#9670;&nbsp;</a></span>MISR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP masked interrupt status register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga530d6551e73b9b616d8dc23a53e29708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga530d6551e73b9b616d8dc23a53e29708">&#9670;&nbsp;</a></span>MMCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad057b9031295ab3b64e79145f7607469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad057b9031295ab3b64e79145f7607469">&#9670;&nbsp;</a></span>MMCRFAECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCRFAECR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafe50f13adc614758cba541f942e8ef0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe50f13adc614758cba541f942e8ef0e">&#9670;&nbsp;</a></span>MMCRFCECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCRFCECR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga832a684c8f476941845d0fcba0fb75fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga832a684c8f476941845d0fcba0fb75fc">&#9670;&nbsp;</a></span>MMCRGUFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCRGUFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80c2cf41b95fc14f304d60e4421b1bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80c2cf41b95fc14f304d60e4421b1bbd">&#9670;&nbsp;</a></span>MMCRIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCRIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga336820119836db549e754619be7f6aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga336820119836db549e754619be7f6aa5">&#9670;&nbsp;</a></span>MMCRIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCRIR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e2a79b3b31db0f07e269db092a74f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e2a79b3b31db0f07e269db092a74f1e">&#9670;&nbsp;</a></span>MMCTGFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCTGFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacec318669d03f140af4a760093411150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacec318669d03f140af4a760093411150">&#9670;&nbsp;</a></span>MMCTGFMSCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCTGFMSCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1b55806b0e28cc18316cb1b9350aab2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b55806b0e28cc18316cb1b9350aab2c">&#9670;&nbsp;</a></span>MMCTGFSCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCTGFSCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacbe0f472d72f011c5903806d12c4e086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbe0f472d72f011c5903806d12c4e086">&#9670;&nbsp;</a></span>MMCTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCTIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa417b3dbd6f2bd86562b6a09f51d97ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa417b3dbd6f2bd86562b6a09f51d97ac">&#9670;&nbsp;</a></span>MMCTIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::MMCTIR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2505d096b6b650f1647b8e0ff8b196b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2505d096b6b650f1647b8e0ff8b196b">&#9670;&nbsp;</a></span>MODER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::MODER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port mode register, Address offset: 0x00 </p>

</div>
</div>
<a id="gaf98b957a4e887751fbd407d3e2cf93b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98b957a4e887751fbd407d3e2cf93b5">&#9670;&nbsp;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN master status register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga2cc2a52628182f9e79ab1e49bb78a1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cc2a52628182f9e79ab1e49bb78a1eb">&#9670;&nbsp;</a></span>NDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Stream_TypeDef::NDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA stream x number of data register </p>

</div>
</div>
<a id="ga96a187a30051332f029676b6ecd36167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a187a30051332f029676b6ecd36167">&#9670;&nbsp;</a></span>NLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::NLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Number of Line Register, Address offset: 0x44 </p>

</div>
</div>
<a id="gad218fdcb9606477c1d63f8ee38d3c5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad218fdcb9606477c1d63f8ee38d3c5c9">&#9670;&nbsp;</a></span>OAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2C_TypeDef::OAR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address register 1, Address offset: 0x08 </p>

</div>
</div>
<a id="ga03189e2a57c81ae5d103739b72f52c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03189e2a57c81ae5d103739b72f52c93">&#9670;&nbsp;</a></span>OAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2C_TypeDef::OAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address register 2, Address offset: 0x0C </p>

</div>
</div>
<a id="ga07566e4390ac1c55a3fd7f58dd6e33c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07566e4390ac1c55a3fd7f58dd6e33c6">&#9670;&nbsp;</a></span>OCOLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::OCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Color Register, Address offset: 0x38 </p>

</div>
</div>
<a id="ga6fb78f4a978a36032cdeac93ac3c9c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb78f4a978a36032cdeac93ac3c9c8b">&#9670;&nbsp;</a></span>ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::ODR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output data register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga4ecac7187f1a8fcd108b14abdfb4934d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ecac7187f1a8fcd108b14abdfb4934d">&#9670;&nbsp;</a></span>OMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::OMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Memory Address Register, Address offset: 0x3C </p>

</div>
</div>
<a id="ga118208b8645815a2aa670e92d6277199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga118208b8645815a2aa670e92d6277199">&#9670;&nbsp;</a></span>OOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::OOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Offset Register, Address offset: 0x40 </p>

</div>
</div>
<a id="ga50f9ee49cd295305a56ac58b96d11ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50f9ee49cd295305a56ac58b96d11ded">&#9670;&nbsp;</a></span>OPFCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA2D_TypeDef::OPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output PFC Control Register, Address offset: 0x34 </p>

</div>
</div>
<a id="ga54026c3b5bc2059f1b187acb6c4817ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54026c3b5bc2059f1b187acb6c4817ac">&#9670;&nbsp;</a></span>OPTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::OPTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option control register , Address offset: 0x14 </p>

</div>
</div>
<a id="ga180354afdf5ff27d04befd794c46156d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga180354afdf5ff27d04befd794c46156d">&#9670;&nbsp;</a></span>OPTCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::OPTCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option control register 1, Address offset: 0x18 </p>

</div>
</div>
<a id="ga793cd13a4636c9785fdb99316f7fd7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga793cd13a4636c9785fdb99316f7fd7ab">&#9670;&nbsp;</a></span>OPTKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::OPTKEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option key register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga145760563b46fcdeedddf7c92ee68d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145760563b46fcdeedddf7c92ee68d61">&#9670;&nbsp;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM option register, Address offset: 0x50 </p>

</div>
</div>
<a id="ga0d233d720f18ae2050f9131fa6faf7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d233d720f18ae2050f9131fa6faf7c6">&#9670;&nbsp;</a></span>OSPEEDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::OSPEEDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output speed register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga910885e4d881c3a459dd11640237107f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga910885e4d881c3a459dd11640237107f">&#9670;&nbsp;</a></span>OTYPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::OTYPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output type register, Address offset: 0x04 </p>

</div>
</div>
<a id="gadbeac1d47cb85ab52dac71d520273947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbeac1d47cb85ab52dac71d520273947">&#9670;&nbsp;</a></span>PAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Stream_TypeDef::PAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA stream x peripheral address register </p>

</div>
</div>
<a id="ga9b2c273e4b84f24efbd731bd4ba76a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b2c273e4b84f24efbd731bd4ba76a84">&#9670;&nbsp;</a></span>PATT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank2_TypeDef::PATT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Attribute memory space timing register 2, Address offset: 0x6C </p>

</div>
</div>
<a id="ga0cbf1b4647f98914238202828de47416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cbf1b4647f98914238202828de47416">&#9670;&nbsp;</a></span>PATT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank3_TypeDef::PATT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Attribute memory space timing register 3, Address offset: 0x8C </p>

</div>
</div>
<a id="ga4cccc7802b573135311cc38e7f247ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cccc7802b573135311cc38e7f247ff5">&#9670;&nbsp;</a></span>PATT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank4_TypeDef::PATT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card Attribute memory space timing register 4, Address offset: 0xAC </p>

</div>
</div>
<a id="gad1eabc89a4eadb5cc6a42c1e39a39ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1eabc89a4eadb5cc6a42c1e39a39ff8">&#9670;&nbsp;</a></span>PCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank2_TypeDef::PCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash control register 2, Address offset: 0x60 </p>

</div>
</div>
<a id="ga1f772e1028641cab7b923bf02115b919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f772e1028641cab7b923bf02115b919">&#9670;&nbsp;</a></span>PCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank3_TypeDef::PCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash control register 3, Address offset: 0x80 </p>

</div>
</div>
<a id="ga0470b5bbb53e9f1bbde09829371eb72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0470b5bbb53e9f1bbde09829371eb72f">&#9670;&nbsp;</a></span>PCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank4_TypeDef::PCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card control register 4, Address offset: 0xA0 </p>

</div>
</div>
<a id="ga401b8bbdd7d666b112a747b1a6d163ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga401b8bbdd7d666b112a747b1a6d163ae">&#9670;&nbsp;</a></span>PFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::PFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx Pixel Format Configuration Register Address offset: 0x94 </p>

</div>
</div>
<a id="ga531ebc38c47bebfb198eafb4de24cb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga531ebc38c47bebfb198eafb4de24cb2a">&#9670;&nbsp;</a></span>PIO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank4_TypeDef::PIO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card I/O space timing register 4, Address offset: 0xB0 </p>

</div>
</div>
<a id="ga2a7ccb4e23cb05a574f243f6278b7b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a7ccb4e23cb05a574f243f6278b7b26">&#9670;&nbsp;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="gac3beb02dccd9131d6ce55bb29c5fa69f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3beb02dccd9131d6ce55bb29c5fa69f">&#9670;&nbsp;</a></span>PLLI2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLLI2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLI2S configuration register, Address offset: 0x84 </p>

</div>
</div>
<a id="gac4b6f819b8e4f7981b998bd75dafcbce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4b6f819b8e4f7981b998bd75dafcbce">&#9670;&nbsp;</a></span>PLLSAICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLLSAICFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLSAI configuration register, Address offset: 0x88 </p>

</div>
</div>
<a id="gab5c47c570566cb8ff9d0436c17cc9241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5c47c570566cb8ff9d0436c17cc9241">&#9670;&nbsp;</a></span>PMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCFG_TypeDef::PMC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG peripheral mode configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga29b2b75e74520e304e31c18cf9e4a7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b2b75e74520e304e31c18cf9e4a7f8">&#9670;&nbsp;</a></span>PMEM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank2_TypeDef::PMEM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Common memory space timing register 2, Address offset: 0x68 </p>

</div>
</div>
<a id="ga756258d9266b1eee3455bc850107beb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756258d9266b1eee3455bc850107beb6">&#9670;&nbsp;</a></span>PMEM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank3_TypeDef::PMEM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Common memory space timing register 3, Address offset: 0x88 </p>

</div>
</div>
<a id="ga4ed4ce751e7a8b3207bd20675b1d9085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ed4ce751e7a8b3207bd20675b1d9085">&#9670;&nbsp;</a></span>PMEM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank4_TypeDef::PMEM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card Common memory space timing register 4, Address offset: 0xA8 </p>

</div>
</div>
<a id="ga7c156bc55f6d970a846a459d57a9e940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c156bc55f6d970a846a459d57a9e940">&#9670;&nbsp;</a></span>POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDIO_TypeDef::POWER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO power control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga133294b87dbe6a01e8d9584338abc39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga133294b87dbe6a01e8d9584338abc39a">&#9670;&nbsp;</a></span>PR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Pending register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga5f2717885ff171e686e0347af9e6b68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f2717885ff171e686e0347af9e6b68d">&#9670;&nbsp;</a></span>PR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IWDG_TypeDef::PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Prescaler register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga5f43a11e0873212f598e41db5f2dcf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f43a11e0873212f598e41db5f2dcf6a">&#9670;&nbsp;</a></span>PRER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::PRER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC prescaler register, Address offset: 0x10 </p>

</div>
</div>
<a id="gad58e05db30d309608402a69d87c36505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad58e05db30d309608402a69d87c36505">&#9670;&nbsp;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::PSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM prescaler, Address offset: 0x28 </p>

</div>
</div>
<a id="gae4f81e69555bf3deef2f1404752861ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4f81e69555bf3deef2f1404752861ad">&#9670;&nbsp;</a></span>PTPSSIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::PTPSSIR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa10f988327487d24260f0af1890273b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa10f988327487d24260f0af1890273b2">&#9670;&nbsp;</a></span>PTPTSAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::PTPTSAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga09c223e5355a8c5885f3e168dd568079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09c223e5355a8c5885f3e168dd568079">&#9670;&nbsp;</a></span>PTPTSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::PTPTSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30881f198009fd17e28644d9449045f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30881f198009fd17e28644d9449045f5">&#9670;&nbsp;</a></span>PTPTSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::PTPTSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e5c20f4ddc155ec5c7f976ebfb60c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e5c20f4ddc155ec5c7f976ebfb60c2a">&#9670;&nbsp;</a></span>PTPTSHUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::PTPTSHUR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56638794c54141bb1b8ef6ac31a6997d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56638794c54141bb1b8ef6ac31a6997d">&#9670;&nbsp;</a></span>PTPTSLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::PTPTSLR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b388c052998631c58d82536ecf3c560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b388c052998631c58d82536ecf3c560">&#9670;&nbsp;</a></span>PTPTSLUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::PTPTSLUR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga42a4a6ca26d00623ed87ff25483a6dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42a4a6ca26d00623ed87ff25483a6dfb">&#9670;&nbsp;</a></span>PTPTSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::PTPTSSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga10ebf9b64b96114e8bc16bf03d24a4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10ebf9b64b96114e8bc16bf03d24a4b2">&#9670;&nbsp;</a></span>PTPTTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::PTPTTHR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga018a92d638dd4bd98b1640c8dae2a289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga018a92d638dd4bd98b1640c8dae2a289">&#9670;&nbsp;</a></span>PTPTTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::PTPTTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44ada3bfbe891e2efc1e06bda4c8014e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44ada3bfbe891e2efc1e06bda4c8014e">&#9670;&nbsp;</a></span>PUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_TypeDef::PUPDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port pull-up/pull-down register, Address offset: 0x0C </p>

</div>
</div>
<a id="gaa6957ece6ee709031ab5241d6019fcce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6957ece6ee709031ab5241d6019fcce">&#9670;&nbsp;</a></span>RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM repetition counter register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga95890984bd67845015d40e82fb091c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95890984bd67845015d40e82fb091c93">&#9670;&nbsp;</a></span>RDHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FIFOMailBox_TypeDef::RDHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox data high register </p>

</div>
</div>
<a id="gac7d62861de29d0b4fcf11fabbdbd76e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7d62861de29d0b4fcf11fabbdbd76e7">&#9670;&nbsp;</a></span>RDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FIFOMailBox_TypeDef::RDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox data low register </p>

</div>
</div>
<a id="ga49d74ca8b402c2b9596bfcbe4cd051a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49d74ca8b402c2b9596bfcbe4cd051a9">&#9670;&nbsp;</a></span>RDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FIFOMailBox_TypeDef::RDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox data length control and time stamp register </p>

</div>
</div>
<a id="ga996362d8114c5c841da6c763b0df3df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga996362d8114c5c841da6c763b0df3df1">&#9670;&nbsp;</a></span>RESERVED <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA2D_TypeDef::RESERVED[236]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x50-0x3FF </p>

</div>
</div>
<a id="ga43926e6d31a976a0018b2d1f5c92645d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43926e6d31a976a0018b2d1f5c92645d">&#9670;&nbsp;</a></span>RESERVED <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SYSCFG_TypeDef::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18-0x1C </p>

</div>
</div>
<a id="ga9f95e7cb8f85cae58cc429e14e96f663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f95e7cb8f85cae58cc429e14e96f663">&#9670;&nbsp;</a></span>RESERVED <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HASH_TypeDef::RESERVED[52]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28-0xF4 </p>

</div>
</div>
<a id="gad0cc7fb26376c435bbf148e962739337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0cc7fb26376c435bbf148e962739337">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED0[88]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x020 - 0x17F </p>

</div>
</div>
<a id="ga70dfd1730dba65041550ef55a44db87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70dfd1730dba65041550ef55a44db87c">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CRC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x05 </p>

</div>
</div>
<a id="ga77b23b4cce3105e15265164ed009c25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b23b4cce3105e15265164ed009c25e">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ETH_TypeDef::RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac0433330a92f2bd04812384f63bb4a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0433330a92f2bd04812384f63bb4a52">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_Bank2_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x70 </p>

</div>
</div>
<a id="ga2e9cac528ee7bfce11b0b9a36db3b954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e9cac528ee7bfce11b0b9a36db3b954">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_Bank3_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x90 </p>

</div>
</div>
<a id="gaee6ec4cf81ee0bb5b038576ba0d738a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee6ec4cf81ee0bb5b038576ba0d738a2">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t I2C_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02 </p>

</div>
</div>
<a id="ga1a43b1a297bbe2126e6697a09d21612d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a43b1a297bbe2126e6697a09d21612d">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LTDC_TypeDef::RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x00-0x04 </p>

</div>
</div>
<a id="ga69d1bd327c7b02f9a1c9372992939406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69d1bd327c7b02f9a1c9372992939406">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LTDC_Layer_TypeDef::RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga646631532167f3386763a2d10a881a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga646631532167f3386763a2d10a881a04">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C </p>

</div>
</div>
<a id="ga33cb9d9c17ad0f0c3071cac5e75297a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33cb9d9c17ad0f0c3071cac5e75297a9">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDIO_TypeDef::RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x40-0x44 </p>

</div>
</div>
<a id="ga7f16c40933b8a713085436be72d30a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f16c40933b8a713085436be72d30a46">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02 </p>

</div>
</div>
<a id="ga88caad1e82960cc6df99d935ece26c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88caad1e82960cc6df99d935ece26c1b">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02 </p>

</div>
</div>
<a id="ga84ccd64c74c8dbc78b94172ce759de10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84ccd64c74c8dbc78b94172ce759de10">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t USART_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02 </p>

</div>
</div>
<a id="ga046ef464378aaaaafaf999c23a4dc55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga046ef464378aaaaafaf999c23a4dc55e">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[1/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED1[12]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1D0 - 0x1FF </p>

</div>
</div>
<a id="ga8b205c6e25b1808ac016db2356b3021d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b205c6e25b1808ac016db2356b3021d">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[2/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t CRC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 </p>

</div>
</div>
<a id="ga6c1b7750957e9b47b56cfe9f5f18ffb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c1b7750957e9b47b56cfe9f5f18ffb5">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[3/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ETH_TypeDef::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c3d147223993f2b832b508ee5a5178e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c3d147223993f2b832b508ee5a5178e">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[4/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t I2C_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 </p>

</div>
</div>
<a id="gaadd4b8262474fe610f5414e1ff2fbcbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadd4b8262474fe610f5414e1ff2fbcbe">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[5/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LTDC_TypeDef::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C-0x20 </p>

</div>
</div>
<a id="gad08bb6a4577311f9dfcc7a3a15f0c7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad08bb6a4577311f9dfcc7a3a15f0c7c9">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[6/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LTDC_Layer_TypeDef::RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga291f9ae23a96c1bfbab257aad87597a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga291f9ae23a96c1bfbab257aad87597a5">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[7/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28-0x2C </p>

</div>
</div>
<a id="ga4017b35303754e115249d3c75bdf6894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4017b35303754e115249d3c75bdf6894">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[8/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDIO_TypeDef::RESERVED1[13]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4C-0x7C </p>

</div>
</div>
<a id="ga1b7a800c0f56532a431b19cf868e4102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b7a800c0f56532a431b19cf868e4102">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[9/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 </p>

</div>
</div>
<a id="ga59c46ac3a56c6966a7f8f379a2fd1e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59c46ac3a56c6966a7f8f379a2fd1e3e">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[10/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 </p>

</div>
</div>
<a id="ga6d78680272a465db0ee43eba4e9c54f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d78680272a465db0ee43eba4e9c54f3">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[11/11]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t USART_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 </p>

</div>
</div>
<a id="ga830d55501ce06b93d8670ec02e58bb3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga830d55501ce06b93d8670ec02e58bb3e">&#9670;&nbsp;</a></span>RESERVED10 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ETH_TypeDef::RESERVED10[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab0e228ff39a37b472aa48ba3afd18333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0e228ff39a37b472aa48ba3afd18333">&#9670;&nbsp;</a></span>RESERVED10 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x32 </p>

</div>
</div>
<a id="ga7a96436f300141eb48768ffa90ee6e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a96436f300141eb48768ffa90ee6e71">&#9670;&nbsp;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x46 </p>

</div>
</div>
<a id="ga994061b8b26ae9b2e8ddb981cb3eec11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga994061b8b26ae9b2e8ddb981cb3eec11">&#9670;&nbsp;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4A </p>

</div>
</div>
<a id="ga5a831b0a42a5428fbbfd550b7a9c8108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a831b0a42a5428fbbfd550b7a9c8108">&#9670;&nbsp;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4E </p>

</div>
</div>
<a id="ga548510ebbe395a3947dbbc49fcccec0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga548510ebbe395a3947dbbc49fcccec0d">&#9670;&nbsp;</a></span>RESERVED14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x52 </p>

</div>
</div>
<a id="gab29069c9fd10eeec47414abd8d06822f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab29069c9fd10eeec47414abd8d06822f">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x208 </p>

</div>
</div>
<a id="ga47cde93bacea505d8d5534aa9b995e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47cde93bacea505d8d5534aa9b995e91">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ETH_TypeDef::RESERVED2[40]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e98c83a176deeb4a8a68f9ca12fdfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e98c83a176deeb4a8a68f9ca12fdfd2">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t I2C_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A </p>

</div>
</div>
<a id="gae3e85d4ed370a42e7fd46d059dffaaa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3e85d4ed370a42e7fd46d059dffaaa8">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LTDC_TypeDef::RESERVED2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28 </p>

</div>
</div>
<a id="ga94cb7e7b923ebacab99c967d0f808235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94cb7e7b923ebacab99c967d0f808235">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x3C </p>

</div>
</div>
<a id="ga09ce56649bb5477e2fcf3e92bca8f735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09ce56649bb5477e2fcf3e92bca8f735">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A </p>

</div>
</div>
<a id="gaf62f86f55f2a387518f3de10d916eb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf62f86f55f2a387518f3de10d916eb7c">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A </p>

</div>
</div>
<a id="gaf2b7924854e56d0ebd3e8699dfd0e369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b7924854e56d0ebd3e8699dfd0e369">&#9670;&nbsp;</a></span>RESERVED2 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t USART_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A </p>

</div>
</div>
<a id="gaf730af32307f845895465e8ead57d20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf730af32307f845895465e8ead57d20c">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x210 </p>

</div>
</div>
<a id="ga29ee4a2d45de49e668cb116aaf8f81be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29ee4a2d45de49e668cb116aaf8f81be">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ETH_TypeDef::RESERVED3[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga355b2c5aa0dd467de1f9dea4a9afe986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga355b2c5aa0dd467de1f9dea4a9afe986">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t I2C_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0E </p>

</div>
</div>
<a id="gafffbe3c266a4f2bd842eb96103b65dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafffbe3c266a4f2bd842eb96103b65dac">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LTDC_TypeDef::RESERVED3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x30 </p>

</div>
</div>
<a id="ga74071ea325d6bc064817ed0a7a4d7def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74071ea325d6bc064817ed0a7a4d7def">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x48-0x4C </p>

</div>
</div>
<a id="gaeb1d1d561f1d51232369197fa7acb53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb1d1d561f1d51232369197fa7acb53a">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0E </p>

</div>
</div>
<a id="ga8f952613a22049f3ea2b50b7e0d10472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f952613a22049f3ea2b50b7e0d10472">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0E </p>

</div>
</div>
<a id="ga158066c974911c14efd7ea492ea31137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga158066c974911c14efd7ea492ea31137">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t USART_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0E </p>

</div>
</div>
<a id="ga51c408c7c352b8080f0c6d42bf811d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51c408c7c352b8080f0c6d42bf811d43">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x218 </p>

</div>
</div>
<a id="ga4ee31fe4f86d03838346172e368842d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ee31fe4f86d03838346172e368842d6">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ETH_TypeDef::RESERVED4[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05a1a3482d9534ba9ef976e3277040f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a1a3482d9534ba9ef976e3277040f0">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t I2C_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x12 </p>

</div>
</div>
<a id="ga0f009e4bd1777ac1b86ca27e23361a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f009e4bd1777ac1b86ca27e23361a0e">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x5C </p>

</div>
</div>
<a id="ga20e3ac1445ed1e7a9792ca492c46a73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20e3ac1445ed1e7a9792ca492c46a73a">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x12 </p>

</div>
</div>
<a id="ga36afe894c9b0878347d0c038c80e4c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36afe894c9b0878347d0c038c80e4c22">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x12 </p>

</div>
</div>
<a id="ga6ac527c7428ad8807a7740c1f33f0351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ac527c7428ad8807a7740c1f33f0351">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t USART_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x12 </p>

</div>
</div>
<a id="gad4339975b6064cfe2aaeb642f916d6e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4339975b6064cfe2aaeb642f916d6e0">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CAN_TypeDef::RESERVED5[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x220-0x23F </p>

</div>
</div>
<a id="ga109a8b399964988c3cf76db98789e2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga109a8b399964988c3cf76db98789e2c1">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ETH_TypeDef::RESERVED5[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae736412dcff4daa38bfa8bf8628df316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae736412dcff4daa38bfa8bf8628df316">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t I2C_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x16 </p>

</div>
</div>
<a id="gaf9159a971013ef0592be8be3e256a344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9159a971013ef0592be8be3e256a344">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x68-0x6C </p>

</div>
</div>
<a id="gab63440e38c7872a8ed11fb2d8d94714e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab63440e38c7872a8ed11fb2d8d94714e">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x16 </p>

</div>
</div>
<a id="ga15944db86d7a7a69db35512f68eca15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15944db86d7a7a69db35512f68eca15c">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x16 </p>

</div>
</div>
<a id="gaa893512291681dfbecc5baa899cfafbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa893512291681dfbecc5baa899cfafbf">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t USART_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x16 </p>

</div>
</div>
<a id="ga385c760f26ab4a4f8ce38a956e20d453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga385c760f26ab4a4f8ce38a956e20d453">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ETH_TypeDef::RESERVED6[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaf1b319262f53669f49e244d94955a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1b319262f53669f49e244d94955a60">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t I2C_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1A </p>

</div>
</div>
<a id="ga30cfd1a2f2eb931bacfd2be965e53d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30cfd1a2f2eb931bacfd2be965e53d1b">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x78-0x7C </p>

</div>
</div>
<a id="ga0870177921541602a44f744f1b66e823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0870177921541602a44f744f1b66e823">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1A </p>

</div>
</div>
<a id="ga7fd09a4911f813464a454b507832a0b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fd09a4911f813464a454b507832a0b9">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1A </p>

</div>
</div>
<a id="gacd89bb1cba0381c2be8a551e6d14e9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd89bb1cba0381c2be8a551e6d14e9f7">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t USART_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1A </p>

</div>
</div>
<a id="gad7dff0a9ab65fe6273a8cab3e4152ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7dff0a9ab65fe6273a8cab3e4152ed3">&#9670;&nbsp;</a></span>RESERVED7 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ETH_TypeDef::RESERVED7[334]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f398bdcc3f24e7547c3cb9343111fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f398bdcc3f24e7547c3cb9343111fd0">&#9670;&nbsp;</a></span>RESERVED7 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t I2C_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1E </p>

</div>
</div>
<a id="ga09936292ef8d82974b55a03a1080534e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09936292ef8d82974b55a03a1080534e">&#9670;&nbsp;</a></span>RESERVED7 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RTC_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4C </p>

</div>
</div>
<a id="ga98df0a538eb077b2cfc5194eda200f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98df0a538eb077b2cfc5194eda200f1b">&#9670;&nbsp;</a></span>RESERVED7 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1E </p>

</div>
</div>
<a id="ga4157fa8f6e188281292f019ea24f5599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4157fa8f6e188281292f019ea24f5599">&#9670;&nbsp;</a></span>RESERVED7 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1E </p>

</div>
</div>
<a id="ga4b086ebc9087098ce0909c37d9f784b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b086ebc9087098ce0909c37d9f784b9">&#9670;&nbsp;</a></span>RESERVED8 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETH_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6e762751c9d5a1e41efb6033a26d8ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e762751c9d5a1e41efb6033a26d8ed8">&#9670;&nbsp;</a></span>RESERVED8 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t I2C_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x22 </p>

</div>
</div>
<a id="ga0ffe762827b71caff20c75bf105387f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ffe762827b71caff20c75bf105387f6">&#9670;&nbsp;</a></span>RESERVED8 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPI_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x22 </p>

</div>
</div>
<a id="gac708e4f0f142ac14d7e1c46778ed6f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac708e4f0f142ac14d7e1c46778ed6f96">&#9670;&nbsp;</a></span>RESERVED8 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x22 </p>

</div>
</div>
<a id="gadcfd698765291bf8e4f5d6724bf42c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcfd698765291bf8e4f5d6724bf42c1c">&#9670;&nbsp;</a></span>RESERVED9 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ETH_TypeDef::RESERVED9[565]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga669f1406f19f2944cb73d02b3620880f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga669f1406f19f2944cb73d02b3620880f">&#9670;&nbsp;</a></span>RESERVED9 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t I2C_TypeDef::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x26 </p>

</div>
</div>
<a id="ga6754dd714ff0885e8e511977d2f393ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6754dd714ff0885e8e511977d2f393ce">&#9670;&nbsp;</a></span>RESERVED9 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TIM_TypeDef::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x2A </p>

</div>
</div>
<a id="ga2b6f1ca5a5a50f8ef5417fe7be22553c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b6f1ca5a5a50f8ef5417fe7be22553c">&#9670;&nbsp;</a></span>RESP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDIO_TypeDef::RESP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO response 1 register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga9228c8a38c07c508373644220dd322f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9228c8a38c07c508373644220dd322f0">&#9670;&nbsp;</a></span>RESP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDIO_TypeDef::RESP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO response 2 register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga70f3e911570bd326bff852664fd8a7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70f3e911570bd326bff852664fd8a7d5">&#9670;&nbsp;</a></span>RESP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDIO_TypeDef::RESP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO response 3 register, Address offset: 0x1C </p>

</div>
</div>
<a id="gac7b45c7672922d38ffb0a1415a122716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b45c7672922d38ffb0a1415a122716">&#9670;&nbsp;</a></span>RESP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDIO_TypeDef::RESP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO response 4 register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga9d881ed6c2fdecf77e872bcc6b404774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d881ed6c2fdecf77e872bcc6b404774">&#9670;&nbsp;</a></span>RESPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDIO_TypeDef::RESPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO command response register, Address offset: 0x10 </p>

</div>
</div>
<a id="gad8e858479e26ab075ee2ddb630e8769d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8e858479e26ab075ee2ddb630e8769d">&#9670;&nbsp;</a></span>RF0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::RF0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO 0 register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga69a528d1288c1de666df68655af1d20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69a528d1288c1de666df68655af1d20e">&#9670;&nbsp;</a></span>RF1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::RF1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO 1 register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga034504d43f7b16b320745a25b3a8f12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga034504d43f7b16b320745a25b3a8f12d">&#9670;&nbsp;</a></span>RIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_FIFOMailBox_TypeDef::RIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox identifier register </p>

</div>
</div>
<a id="gae0aba9f38498cccbe0186b7813825026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0aba9f38498cccbe0186b7813825026">&#9670;&nbsp;</a></span>RISR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::RISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI raw interrupt status register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga04be1b2f14a37aed1deff4d57e6261dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04be1b2f14a37aed1deff4d57e6261dd">&#9670;&nbsp;</a></span>RISR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::RISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP raw interrupt status register, Address offset: 0x18 </p>

</div>
</div>
<a id="gaa3703eaa40e447dcacc69c0827595532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3703eaa40e447dcacc69c0827595532">&#9670;&nbsp;</a></span>RLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IWDG_TypeDef::RLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Reload register, Address offset: 0x08 </p>

</div>
</div>
<a id="gac019d211d8c880b327a1b90a06cc0675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac019d211d8c880b327a1b90a06cc0675">&#9670;&nbsp;</a></span>RTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::RTSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Rising trigger selection register, Address offset: 0x08 </p>

</div>
</div>
<a id="gab53da6fb851d911ae0b1166be2cfe48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab53da6fb851d911ae0b1166be2cfe48a">&#9670;&nbsp;</a></span>RXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SPI_TypeDef::RXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI RX CRC register (not used in I2S mode), Address offset: 0x14 </p>

</div>
</div>
<a id="gaa6053bc607535d9ecf7a3d887c0cc053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6053bc607535d9ecf7a3d887c0cc053">&#9670;&nbsp;</a></span>sFIFOMailBox</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dce/structCAN__FIFOMailBox__TypeDef.html">CAN_FIFOMailBox_TypeDef</a> CAN_TypeDef::sFIFOMailBox[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC </p>

</div>
</div>
<a id="ga23a22b903fdc909ac9f61edd68029f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a22b903fdc909ac9f61edd68029f35">&#9670;&nbsp;</a></span>sFilterRegister</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/da6/structCAN__FilterRegister__TypeDef.html">CAN_FilterRegister_TypeDef</a> CAN_TypeDef::sFilterRegister[28]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Filter Register, Address offset: 0x240-0x31C </p>

</div>
</div>
<a id="ga6082856c9191f5003b6163c0d3afcaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6082856c9191f5003b6163c0d3afcaff">&#9670;&nbsp;</a></span>SHIFTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::SHIFTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC shift control register, Address offset: 0x2C </p>

</div>
</div>
<a id="gaaef957d89b76c3fa2c09ff61ee0db11d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaef957d89b76c3fa2c09ff61ee0db11d">&#9670;&nbsp;</a></span>SLOTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SAI_Block_TypeDef::SLOTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x slot register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga476012f1b4567ffc21ded0b5fd50985e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476012f1b4567ffc21ded0b5fd50985e">&#9670;&nbsp;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM slave mode control register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga73009a8122fcc628f467a4e997109347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73009a8122fcc628f467a4e997109347">&#9670;&nbsp;</a></span>SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SMPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sample time register 1, Address offset: 0x0C </p>

</div>
</div>
<a id="ga9e68fe36c4c8fbbac294b5496ccf7130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e68fe36c4c8fbbac294b5496ccf7130">&#9670;&nbsp;</a></span>SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SMPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sample time register 2, Address offset: 0x10 </p>

</div>
</div>
<a id="ga0185aa54962ba987f192154fb7a2d673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0185aa54962ba987f192154fb7a2d673">&#9670;&nbsp;</a></span>SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 1, Address offset: 0x2C </p>

</div>
</div>
<a id="ga6b6e55e6c667042e5a46a76518b73d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b6e55e6c667042e5a46a76518b73d5a">&#9670;&nbsp;</a></span>SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 2, Address offset: 0x30 </p>

</div>
</div>
<a id="ga51dbdba74c4d3559157392109af68fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51dbdba74c4d3559157392109af68fc6">&#9670;&nbsp;</a></span>SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 3, Address offset: 0x34 </p>

</div>
</div>
<a id="ga9745df96e98f3cdc2d05ccefce681f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9745df96e98f3cdc2d05ccefce681f64">&#9670;&nbsp;</a></span>SR <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC status register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga1d3fd83d6ed8b2d90b471db4509b0e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d3fd83d6ed8b2d90b471db4509b0e70">&#9670;&nbsp;</a></span>SR <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC status register, Address offset: 0x34 </p>

</div>
</div>
<a id="ga1bbe4b3cc5d9552526bec462b42164d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bbe4b3cc5d9552526bec462b42164d5">&#9670;&nbsp;</a></span>SR <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCMI_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI status register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga52c4943c64904227a559bf6f14ce4de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52c4943c64904227a559bf6f14ce4de6">&#9670;&nbsp;</a></span>SR <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASH_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH status register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga9bbfbe921f2acfaf58251849bd0a511c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bbfbe921f2acfaf58251849bd0a511c">&#9670;&nbsp;</a></span>SR <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IWDG_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Status register, Address offset: 0x0C </p>

</div>
</div>
<a id="gad1505a32bdca9a2f8da708c7372cdafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1505a32bdca9a2f8da708c7372cdafc">&#9670;&nbsp;</a></span>SR <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SAI_Block_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x status register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga017d7d54a7bf1925facea6b5e02fec83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga017d7d54a7bf1925facea6b5e02fec83">&#9670;&nbsp;</a></span>SR <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SPI_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI status register, Address offset: 0x08 </p>

</div>
</div>
<a id="gaf686e22c1792dc59dfeffe451d47cf13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf686e22c1792dc59dfeffe451d47cf13">&#9670;&nbsp;</a></span>SR <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TIM_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM status register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga3f1fd9f0c004d3087caeba4815faa41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f1fd9f0c004d3087caeba4815faa41c">&#9670;&nbsp;</a></span>SR <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USART_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Status register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga15655cda4854cc794db1f27b3c0bba38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15655cda4854cc794db1f27b3c0bba38">&#9670;&nbsp;</a></span>SR <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WWDG_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Status register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga1d5cabaf9aea97e1b6f08352bc249094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5cabaf9aea97e1b6f08352bc249094">&#9670;&nbsp;</a></span>SR <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRYP_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYP status register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga8af8c27ac134cbeb13af4e4e856de537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8af8c27ac134cbeb13af4e4e856de537">&#9670;&nbsp;</a></span>SR <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HASH_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH status register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga4e4c38cd6a078fea5f9fa5e31bc0d326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e4c38cd6a078fea5f9fa5e31bc0d326">&#9670;&nbsp;</a></span>SR <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNG_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNG status register, Address offset: 0x04 </p>

</div>
</div>
<a id="gae1602cd1c9cad449523099c97138f991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1602cd1c9cad449523099c97138f991">&#9670;&nbsp;</a></span>SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2C_TypeDef::SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 1, Address offset: 0x14 </p>

</div>
</div>
<a id="ga38ad7403e05c899dc266cf47f932cc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38ad7403e05c899dc266cf47f932cc8f">&#9670;&nbsp;</a></span>SR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank2_TypeDef::SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 </p>

</div>
</div>
<a id="ga95c7f729b10eb2acafe499d9c9a81a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95c7f729b10eb2acafe499d9c9a81a83">&#9670;&nbsp;</a></span>SR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2C_TypeDef::SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 2, Address offset: 0x18 </p>

</div>
</div>
<a id="gab89f16f64018a1f1e55d36f92b84be94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab89f16f64018a1f1e55d36f92b84be94">&#9670;&nbsp;</a></span>SR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank3_TypeDef::SR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 </p>

</div>
</div>
<a id="ga1e0f09be7fa48bb7b14233866da1dd9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e0f09be7fa48bb7b14233866da1dd9f">&#9670;&nbsp;</a></span>SR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FSMC_Bank4_TypeDef::SR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card FIFO status and interrupt register 4, Address offset: 0xA4 </p>

</div>
</div>
<a id="ga502dd9d2d17025a90bdf968eb29827f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga502dd9d2d17025a90bdf968eb29827f2">&#9670;&nbsp;</a></span>SRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::SRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Shadow Reload Configuration Register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga52270ad1423c68cd536f62657bb669f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52270ad1423c68cd536f62657bb669f5">&#9670;&nbsp;</a></span>SSCGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::SSCGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC spread spectrum clock generation register, Address offset: 0x80 </p>

</div>
</div>
<a id="gaa5bb98a48470eaf50559e916bce23278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5bb98a48470eaf50559e916bce23278">&#9670;&nbsp;</a></span>SSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::SSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Synchronization Size Configuration Register, Address offset: 0x08 </p>

</div>
</div>
<a id="gaefbd38be87117d1fced289bf9c534414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefbd38be87117d1fced289bf9c534414">&#9670;&nbsp;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::SSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC sub second register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga6b917b09c127e77bd3128bbe19a00499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b917b09c127e77bd3128bbe19a00499">&#9670;&nbsp;</a></span>STA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDIO_TypeDef::STA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO status register, Address offset: 0x34 </p>

</div>
</div>
<a id="ga4b07bc8eb36129062d3f331921316d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b07bc8eb36129062d3f331921316d66">&#9670;&nbsp;</a></span>STR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HASH_TypeDef::STR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH start register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga328925e230f68a775f6f4ad1076c27ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328925e230f68a775f6f4ad1076c27ce">&#9670;&nbsp;</a></span>sTxMailBox</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/d78/structCAN__TxMailBox__TypeDef.html">CAN_TxMailBox_TypeDef</a> CAN_TypeDef::sTxMailBox[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Tx MailBox, Address offset: 0x180 - 0x1AC </p>

</div>
</div>
<a id="ga5c1f538e64ee90918cd158b808f5d4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c1f538e64ee90918cd158b808f5d4de">&#9670;&nbsp;</a></span>SWIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTI_TypeDef::SWIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Software interrupt event register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga4ccb66068a1ebee1179574dda20206b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ccb66068a1ebee1179574dda20206b6">&#9670;&nbsp;</a></span>SWTRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAC_TypeDef::SWTRIGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC software trigger register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga498ecce9715c916dd09134fddd0072c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga498ecce9715c916dd09134fddd0072c0">&#9670;&nbsp;</a></span>TAFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TAFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC tamper and alternate function configuration register, Address offset: 0x40 </p>

</div>
</div>
<a id="ga98c6bcd7c9bae378ebf83fd9f5b59020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98c6bcd7c9bae378ebf83fd9f5b59020">&#9670;&nbsp;</a></span>TDHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TxMailBox_TypeDef::TDHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN mailbox data high register </p>

</div>
</div>
<a id="ga408c96501b1cc8bd527432736d132a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga408c96501b1cc8bd527432736d132a39">&#9670;&nbsp;</a></span>TDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TxMailBox_TypeDef::TDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN mailbox data low register </p>

</div>
</div>
<a id="ga2351cb865d064cf75f61642aaa887f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2351cb865d064cf75f61642aaa887f76">&#9670;&nbsp;</a></span>TDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TxMailBox_TypeDef::TDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN mailbox data length control and time stamp register </p>

</div>
</div>
<a id="ga22f525c909de2dcec1d4093fe1d562b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22f525c909de2dcec1d4093fe1d562b8">&#9670;&nbsp;</a></span>TIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TxMailBox_TypeDef::TIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN TX mailbox identifier register </p>

</div>
</div>
<a id="ga2e8783857f8644a4eb80ebc51e1cba42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e8783857f8644a4eb80ebc51e1cba42">&#9670;&nbsp;</a></span>TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time register, Address offset: 0x00 </p>

</div>
</div>
<a id="gaaba7a808e4dfae5cc06b197c298af206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaba7a808e4dfae5cc06b197c298af206">&#9670;&nbsp;</a></span>TRISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2C_TypeDef::TRISE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C TRISE register, Address offset: 0x20 </p>

</div>
</div>
<a id="gaa4633dbcdb5dd41a714020903fd67c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4633dbcdb5dd41a714020903fd67c82">&#9670;&nbsp;</a></span>TSDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TSDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp date register, Address offset: 0x34 </p>

</div>
</div>
<a id="gacbc82ac4e87e75350fc586be5e56d95b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc82ac4e87e75350fc586be5e56d95b">&#9670;&nbsp;</a></span>TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TypeDef::TSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN transmit status register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga1e8b4b987496ee1c0c6f16b0a94ea1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">&#9670;&nbsp;</a></span>TSSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TSSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time-stamp sub second register, Address offset: 0x38 </p>

</div>
</div>
<a id="ga1ddbb2a5eaa54ff43835026dec99ae1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ddbb2a5eaa54ff43835026dec99ae1c">&#9670;&nbsp;</a></span>TSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp time register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga7a7b8762321bdcdc8def7a6ace94a455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a7b8762321bdcdc8def7a6ace94a455">&#9670;&nbsp;</a></span>TWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_TypeDef::TWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Total Width Configuration Register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga3c0c1be66bc0a1846274a7511f4a36f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c0c1be66bc0a1846274a7511f4a36f5">&#9670;&nbsp;</a></span>TXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SPI_TypeDef::TXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI TX CRC register (not used in I2S mode), Address offset: 0x18 </p>

</div>
</div>
<a id="ga9c72a83598a0ee20148f01a486f54ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c72a83598a0ee20148f01a486f54ac0">&#9670;&nbsp;</a></span>WHPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::WHPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 </p>

</div>
</div>
<a id="gad54765af56784498a3ae08686b79a1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54765af56784498a3ae08686b79a1ff">&#9670;&nbsp;</a></span>WPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::WPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC write protection register, Address offset: 0x24 </p>

</div>
</div>
<a id="gad93017bb0a778a2aad9cd71211fc770a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad93017bb0a778a2aad9cd71211fc770a">&#9670;&nbsp;</a></span>WUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::WUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC wakeup timer register, Address offset: 0x14 </p>

</div>
</div>
<a id="gaa3238d4c30b3ec500b2007bc061020db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3238d4c30b3ec500b2007bc061020db">&#9670;&nbsp;</a></span>WVPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/dff/core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTDC_Layer_TypeDef::WVPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
