--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logibone_test.twx logibone_test.ncd -o logibone_test.twr
logibone_test.pcf -ucf logibone_ra3.ucf

Design file:              logibone_test.ncd
Physical constraint file: logibone_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll0/dcm_sp_inst/CLK2X
  Logical resource: pll0/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.733ns.
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_15 (SLICE_X20Y51.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.683ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.193 - 0.208)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X20Y48.A2      net (fanout=2)        1.176   gpmc2wishbone/address_bridge<0>
    SLICE_X20Y48.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y49.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y49.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CLK     Tcinck                0.313   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (1.498ns logic, 1.185ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X20Y49.A5      net (fanout=2)        0.479   gpmc2wishbone/address_bridge<4>
    SLICE_X20Y49.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CLK     Tcinck                0.313   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (1.405ns logic, 0.485ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_8 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.842ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_8 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/address_bridge_8
    SLICE_X20Y50.A4      net (fanout=2)        0.527   gpmc2wishbone/address_bridge<8>
    SLICE_X20Y50.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<8>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CLK     Tcinck                0.313   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      1.842ns (1.312ns logic, 0.530ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_13 (SLICE_X20Y51.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.673ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.193 - 0.208)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X20Y48.A2      net (fanout=2)        1.176   gpmc2wishbone/address_bridge<0>
    SLICE_X20Y48.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y49.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y49.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CLK     Tcinck                0.303   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (1.488ns logic, 1.185ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.880ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X20Y49.A5      net (fanout=2)        0.479   gpmc2wishbone/address_bridge<4>
    SLICE_X20Y49.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CLK     Tcinck                0.303   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      1.880ns (1.395ns logic, 0.485ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_8 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.832ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_8 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/address_bridge_8
    SLICE_X20Y50.A4      net (fanout=2)        0.527   gpmc2wishbone/address_bridge<8>
    SLICE_X20Y50.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<8>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CLK     Tcinck                0.303   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      1.832ns (1.302ns logic, 0.530ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_14 (SLICE_X20Y51.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.193 - 0.208)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X20Y48.A2      net (fanout=2)        1.176   gpmc2wishbone/address_bridge<0>
    SLICE_X20Y48.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y49.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y49.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CLK     Tcinck                0.272   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (1.457ns logic, 1.185ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X20Y49.A5      net (fanout=2)        0.479   gpmc2wishbone/address_bridge<4>
    SLICE_X20Y49.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y50.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CLK     Tcinck                0.272   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (1.364ns logic, 0.485ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_8 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_8 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/address_bridge_8
    SLICE_X20Y50.A4      net (fanout=2)        0.527   gpmc2wishbone/address_bridge<8>
    SLICE_X20Y50.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<8>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y51.CLK     Tcinck                0.272   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (1.271ns logic, 0.530ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_15 (SLICE_X20Y51.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_15 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_15 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.DQ      Tcko                  0.234   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/address_bridge_15
    SLICE_X20Y51.D6      net (fanout=2)        0.026   gpmc2wishbone/address_bridge<15>
    SLICE_X20Y51.CLK     Tah         (-Th)    -0.264   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_1 (SLICE_X20Y48.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_1 (FF)
  Destination:          gpmc2wishbone/address_bridge_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_1 to gpmc2wishbone/address_bridge_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.BQ      Tcko                  0.234   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_1
    SLICE_X20Y48.B5      net (fanout=2)        0.065   gpmc2wishbone/address_bridge<1>
    SLICE_X20Y48.CLK     Tah         (-Th)    -0.237   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<1>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
                                                       gpmc2wishbone/address_bridge_1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_5 (SLICE_X20Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_5 (FF)
  Destination:          gpmc2wishbone/address_bridge_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_5 to gpmc2wishbone/address_bridge_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.BQ      Tcko                  0.234   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_5
    SLICE_X20Y49.B5      net (fanout=2)        0.065   gpmc2wishbone/address_bridge<5>
    SLICE_X20Y49.CLK     Tah         (-Th)    -0.237   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<5>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
                                                       gpmc2wishbone/address_bridge_5
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: GPMC_CLK_BUFGP/BUFG/I0
  Logical resource: GPMC_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: GPMC_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<10>/CLK0
  Logical resource: gpmc2wishbone/readdata_10/CK0
  Location pin: OLOGIC_X12Y58.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<11>/CLK0
  Logical resource: gpmc2wishbone/readdata_11/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16444 paths analyzed, 2777 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.621ns.
--------------------------------------------------------------------------------

Paths for end point gpio0/output_12 (SLICE_X10Y6.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_5 (FF)
  Destination:          gpio0/output_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.769 - 0.785)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_5 to gpio0/output_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.BQ      Tcko                  0.430   gpmc2wishbone/address<7>
                                                       gpmc2wishbone/address_5
    SLICE_X19Y35.C1      net (fanout=5)        2.418   gpmc2wishbone/address<5>
    SLICE_X19Y35.C       Tilo                  0.259   n0059<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X19Y33.B4      net (fanout=6)        0.596   intercon0/cs_vector<0><15>12
    SLICE_X19Y33.B       Tilo                  0.259   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y26.D5      net (fanout=19)       0.954   n0059<0>
    SLICE_X19Y26.D       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X10Y6.CE       net (fanout=4)        2.881   gpio0/_n0059_inv
    SLICE_X10Y6.CLK      Tceck                 0.314   gpio0/output<15>
                                                       gpio0/output_12
    -------------------------------------------------  ---------------------------
    Total                                      8.370ns (1.521ns logic, 6.849ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_14 (FF)
  Destination:          gpio0/output_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.421ns (Levels of Logic = 4)
  Clock Path Skew:      0.048ns (0.769 - 0.721)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_14 to gpio0/output_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.CQ      Tcko                  0.525   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_14
    SLICE_X20Y42.B4      net (fanout=4)        0.548   gpmc2wishbone/address<14>
    SLICE_X20Y42.B       Tilo                  0.254   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>111
    SLICE_X19Y35.C2      net (fanout=21)       1.572   intercon0/cs_vector<0><15>11
    SLICE_X19Y35.C       Tilo                  0.259   n0059<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X19Y33.B4      net (fanout=6)        0.596   intercon0/cs_vector<0><15>12
    SLICE_X19Y33.B       Tilo                  0.259   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y26.D5      net (fanout=19)       0.954   n0059<0>
    SLICE_X19Y26.D       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X10Y6.CE       net (fanout=4)        2.881   gpio0/_n0059_inv
    SLICE_X10Y6.CLK      Tceck                 0.314   gpio0/output<15>
                                                       gpio0/output_12
    -------------------------------------------------  ---------------------------
    Total                                      8.421ns (1.870ns logic, 6.551ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_15 (FF)
  Destination:          gpio0/output_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.410ns (Levels of Logic = 4)
  Clock Path Skew:      0.048ns (0.769 - 0.721)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_15 to gpio0/output_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.DQ      Tcko                  0.525   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_15
    SLICE_X20Y42.B6      net (fanout=4)        0.537   gpmc2wishbone/address<15>
    SLICE_X20Y42.B       Tilo                  0.254   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>111
    SLICE_X19Y35.C2      net (fanout=21)       1.572   intercon0/cs_vector<0><15>11
    SLICE_X19Y35.C       Tilo                  0.259   n0059<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X19Y33.B4      net (fanout=6)        0.596   intercon0/cs_vector<0><15>12
    SLICE_X19Y33.B       Tilo                  0.259   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y26.D5      net (fanout=19)       0.954   n0059<0>
    SLICE_X19Y26.D       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X10Y6.CE       net (fanout=4)        2.881   gpio0/_n0059_inv
    SLICE_X10Y6.CLK      Tceck                 0.314   gpio0/output<15>
                                                       gpio0/output_12
    -------------------------------------------------  ---------------------------
    Total                                      8.410ns (1.870ns logic, 6.540ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point gpio0/output_15 (SLICE_X10Y6.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_5 (FF)
  Destination:          gpio0/output_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.347ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.769 - 0.785)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_5 to gpio0/output_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.BQ      Tcko                  0.430   gpmc2wishbone/address<7>
                                                       gpmc2wishbone/address_5
    SLICE_X19Y35.C1      net (fanout=5)        2.418   gpmc2wishbone/address<5>
    SLICE_X19Y35.C       Tilo                  0.259   n0059<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X19Y33.B4      net (fanout=6)        0.596   intercon0/cs_vector<0><15>12
    SLICE_X19Y33.B       Tilo                  0.259   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y26.D5      net (fanout=19)       0.954   n0059<0>
    SLICE_X19Y26.D       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X10Y6.CE       net (fanout=4)        2.881   gpio0/_n0059_inv
    SLICE_X10Y6.CLK      Tceck                 0.291   gpio0/output<15>
                                                       gpio0/output_15
    -------------------------------------------------  ---------------------------
    Total                                      8.347ns (1.498ns logic, 6.849ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_14 (FF)
  Destination:          gpio0/output_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.398ns (Levels of Logic = 4)
  Clock Path Skew:      0.048ns (0.769 - 0.721)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_14 to gpio0/output_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.CQ      Tcko                  0.525   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_14
    SLICE_X20Y42.B4      net (fanout=4)        0.548   gpmc2wishbone/address<14>
    SLICE_X20Y42.B       Tilo                  0.254   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>111
    SLICE_X19Y35.C2      net (fanout=21)       1.572   intercon0/cs_vector<0><15>11
    SLICE_X19Y35.C       Tilo                  0.259   n0059<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X19Y33.B4      net (fanout=6)        0.596   intercon0/cs_vector<0><15>12
    SLICE_X19Y33.B       Tilo                  0.259   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y26.D5      net (fanout=19)       0.954   n0059<0>
    SLICE_X19Y26.D       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X10Y6.CE       net (fanout=4)        2.881   gpio0/_n0059_inv
    SLICE_X10Y6.CLK      Tceck                 0.291   gpio0/output<15>
                                                       gpio0/output_15
    -------------------------------------------------  ---------------------------
    Total                                      8.398ns (1.847ns logic, 6.551ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_15 (FF)
  Destination:          gpio0/output_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 4)
  Clock Path Skew:      0.048ns (0.769 - 0.721)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_15 to gpio0/output_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.DQ      Tcko                  0.525   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_15
    SLICE_X20Y42.B6      net (fanout=4)        0.537   gpmc2wishbone/address<15>
    SLICE_X20Y42.B       Tilo                  0.254   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>111
    SLICE_X19Y35.C2      net (fanout=21)       1.572   intercon0/cs_vector<0><15>11
    SLICE_X19Y35.C       Tilo                  0.259   n0059<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X19Y33.B4      net (fanout=6)        0.596   intercon0/cs_vector<0><15>12
    SLICE_X19Y33.B       Tilo                  0.259   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y26.D5      net (fanout=19)       0.954   n0059<0>
    SLICE_X19Y26.D       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X10Y6.CE       net (fanout=4)        2.881   gpio0/_n0059_inv
    SLICE_X10Y6.CLK      Tceck                 0.291   gpio0/output<15>
                                                       gpio0/output_15
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (1.847ns logic, 6.540ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point gpio0/output_14 (SLICE_X10Y6.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_5 (FF)
  Destination:          gpio0/output_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.769 - 0.785)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_5 to gpio0/output_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.BQ      Tcko                  0.430   gpmc2wishbone/address<7>
                                                       gpmc2wishbone/address_5
    SLICE_X19Y35.C1      net (fanout=5)        2.418   gpmc2wishbone/address<5>
    SLICE_X19Y35.C       Tilo                  0.259   n0059<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X19Y33.B4      net (fanout=6)        0.596   intercon0/cs_vector<0><15>12
    SLICE_X19Y33.B       Tilo                  0.259   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y26.D5      net (fanout=19)       0.954   n0059<0>
    SLICE_X19Y26.D       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X10Y6.CE       net (fanout=4)        2.881   gpio0/_n0059_inv
    SLICE_X10Y6.CLK      Tceck                 0.289   gpio0/output<15>
                                                       gpio0/output_14
    -------------------------------------------------  ---------------------------
    Total                                      8.345ns (1.496ns logic, 6.849ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_14 (FF)
  Destination:          gpio0/output_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.396ns (Levels of Logic = 4)
  Clock Path Skew:      0.048ns (0.769 - 0.721)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_14 to gpio0/output_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.CQ      Tcko                  0.525   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_14
    SLICE_X20Y42.B4      net (fanout=4)        0.548   gpmc2wishbone/address<14>
    SLICE_X20Y42.B       Tilo                  0.254   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>111
    SLICE_X19Y35.C2      net (fanout=21)       1.572   intercon0/cs_vector<0><15>11
    SLICE_X19Y35.C       Tilo                  0.259   n0059<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X19Y33.B4      net (fanout=6)        0.596   intercon0/cs_vector<0><15>12
    SLICE_X19Y33.B       Tilo                  0.259   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y26.D5      net (fanout=19)       0.954   n0059<0>
    SLICE_X19Y26.D       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X10Y6.CE       net (fanout=4)        2.881   gpio0/_n0059_inv
    SLICE_X10Y6.CLK      Tceck                 0.289   gpio0/output<15>
                                                       gpio0/output_14
    -------------------------------------------------  ---------------------------
    Total                                      8.396ns (1.845ns logic, 6.551ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_15 (FF)
  Destination:          gpio0/output_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 4)
  Clock Path Skew:      0.048ns (0.769 - 0.721)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_15 to gpio0/output_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.DQ      Tcko                  0.525   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_15
    SLICE_X20Y42.B6      net (fanout=4)        0.537   gpmc2wishbone/address<15>
    SLICE_X20Y42.B       Tilo                  0.254   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>111
    SLICE_X19Y35.C2      net (fanout=21)       1.572   intercon0/cs_vector<0><15>11
    SLICE_X19Y35.C       Tilo                  0.259   n0059<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X19Y33.B4      net (fanout=6)        0.596   intercon0/cs_vector<0><15>12
    SLICE_X19Y33.B       Tilo                  0.259   gpio0/dir<2>
                                                       intercon0/wbm_write<0>1
    SLICE_X19Y26.D5      net (fanout=19)       0.954   n0059<0>
    SLICE_X19Y26.D       Tilo                  0.259   gpio0/_n0059_inv
                                                       gpio0/_n0059_inv211
    SLICE_X10Y6.CE       net (fanout=4)        2.881   gpio0/_n0059_inv
    SLICE_X10Y6.CLK      Tceck                 0.289   gpio0/output<15>
                                                       gpio0/output_14
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (1.845ns logic, 6.540ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM2 (RAMB16_X1Y18.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/writedata_12 (FF)
  Destination:          mem_0/ram0/Mram_RAM2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.070 - 0.073)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/writedata_12 to mem_0/ram0/Mram_RAM2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.AQ      Tcko                  0.200   gpmc2wishbone/writedata<15>
                                                       gpmc2wishbone/writedata_12
    RAMB16_X1Y18.DIA3    net (fanout=7)        0.161   gpmc2wishbone/writedata<12>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   mem_0/ram0/Mram_RAM2
                                                       mem_0/ram0/Mram_RAM2
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.147ns logic, 0.161ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM2 (RAMB16_X1Y18.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/writedata_13 (FF)
  Destination:          mem_0/ram0/Mram_RAM2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.070 - 0.073)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/writedata_13 to mem_0/ram0/Mram_RAM2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.200   gpmc2wishbone/writedata<15>
                                                       gpmc2wishbone/writedata_13
    RAMB16_X1Y18.DIA4    net (fanout=7)        0.162   gpmc2wishbone/writedata<13>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   mem_0/ram0/Mram_RAM2
                                                       mem_0/ram0/Mram_RAM2
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.147ns logic, 0.162ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAM_Controller/iob_data_next_15 (SLICE_X0Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SDRAM_Controller/state_FSM_FFd7 (FF)
  Destination:          Inst_SDRAM_Controller/iob_data_next_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.406 - 0.341)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SDRAM_Controller/state_FSM_FFd7 to Inst_SDRAM_Controller/iob_data_next_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.BQ       Tcko                  0.200   Inst_SDRAM_Controller/state_FSM_FFd1
                                                       Inst_SDRAM_Controller/state_FSM_FFd7
    SLICE_X0Y50.CE       net (fanout=11)       0.308   Inst_SDRAM_Controller/state_FSM_FFd7
    SLICE_X0Y50.CLK      Tckce       (-Th)     0.108   Inst_SDRAM_Controller/iob_data_next<15>
                                                       Inst_SDRAM_Controller/iob_data_next_15
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.092ns logic, 0.308ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM1/CLKA
  Logical resource: mem_0/ram0/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM1/CLKB
  Logical resource: mem_0/ram0/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM2/CLKA
  Logical resource: mem_0/ram0/Mram_RAM2/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|     17.242ns|            0|            0|            0|        16444|
| TS_pll0_clk2x                 |     10.000ns|      8.621ns|          N/A|            0|            0|        16444|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock GPMC_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GPMC_CLK       |         |         |         |    2.733|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    8.621|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16580 paths, 0 nets, and 3932 connections

Design statistics:
   Minimum period:   8.621ns{1}   (Maximum frequency: 115.996MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 29 00:05:30 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



