

================================================================
== Vivado HLS Report for 'backward'
================================================================
* Date:           Mon Oct 31 21:58:59 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1                                  |       20|       20|         2|          -|          -|      10|    no    |
        |- MatrixBackPropagationMultiply_label2_L  |      454|      454|         6|          1|          1|     450|    yes   |
        |- Loop 3                                  |     4590|     4590|       102|          -|          -|      45|    no    |
        | + Loop 3.1                               |      100|      100|        10|          -|          -|      10|    no    |
        |- Loop 4                                  |      180|      495|  4 ~ 11  |          -|          -|      45|    no    |
        |- MatrixBackPropagationMultiply_label2_L  |     8104|     8104|         6|          1|          1|    8100|    yes   |
        |- Loop 6                                  |    73260|    73260|       407|          -|          -|     180|    no    |
        | + Loop 6.1                               |      405|      405|         9|          -|          -|      45|    no    |
        |- Loop 7                                  |      720|     1980|  4 ~ 11  |          -|          -|     180|    no    |
        |- MatrixBackPropagationMultiply_label2_L  |   103684|   103684|         6|          1|          1|  103680|    yes   |
        |- Loop 9                                  |   934272|   934272|      1622|          -|          -|     576|    no    |
        | + Loop 9.1                               |     1620|     1620|         9|          -|          -|     180|    no    |
        |- Loop 10                                 |  1037952|  1037952|      1802|          -|          -|     576|    no    |
        | + Loop 10.1                              |     1800|     1800|        10|          -|          -|     180|    no    |
        |- Loop 11                                 |    73260|    73260|       407|          -|          -|     180|    no    |
        | + Loop 11.1                              |      405|      405|         9|          -|          -|      45|    no    |
        |- Loop 12                                 |     4590|     4590|       102|          -|          -|      45|    no    |
        | + Loop 12.1                              |      100|      100|        10|          -|          -|      10|    no    |
        +------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6
  * Pipeline-1: initiation interval (II) = 1, depth = 6
  * Pipeline-2: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 129
* Pipeline : 3
  Pipeline-0 : II = 1, D = 6, States = { 8 9 10 11 12 13 }
  Pipeline-1 : II = 1, D = 6, States = { 37 38 39 40 41 42 }
  Pipeline-2 : II = 1, D = 6, States = { 65 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 14 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 15 
15 --> 16 26 
16 --> 17 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 16 
26 --> 27 37 
27 --> 28 
28 --> 29 36 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 26 
37 --> 43 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 37 
43 --> 44 
44 --> 45 54 
45 --> 46 44 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 45 
54 --> 55 65 
55 --> 56 
56 --> 57 64 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 54 
65 --> 71 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 65 
71 --> 72 
72 --> 82 73 
73 --> 74 72 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 73 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 109 
99 --> 100 98 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 99 
109 --> 110 119 
110 --> 111 109 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 110 
119 --> 120 
120 --> 121 119 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 120 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%label_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %label_r)" [f_b_1/forw_back_LTL.c:127]   --->   Operation 130 'read' 'label_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%grad_3 = alloca [10 x float], align 16" [f_b_1/forw_back_LTL.c:128]   --->   Operation 131 'alloca' 'grad_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%wgrad_3 = alloca [450 x float], align 16" [f_b_1/forw_back_LTL.c:133]   --->   Operation 132 'alloca' 'wgrad_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%rgrad_2 = alloca [45 x float], align 16" [f_b_1/forw_back_LTL.c:136]   --->   Operation 133 'alloca' 'rgrad_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%grad_2 = alloca [180 x float], align 16" [f_b_1/forw_back_LTL.c:138]   --->   Operation 134 'alloca' 'grad_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%wgrad_2 = alloca [8100 x float], align 16" [f_b_1/forw_back_LTL.c:140]   --->   Operation 135 'alloca' 'wgrad_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%rgrad_1 = alloca [180 x float], align 16" [f_b_1/forw_back_LTL.c:143]   --->   Operation 136 'alloca' 'rgrad_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%grad_1 = alloca [180 x float], align 16" [f_b_1/forw_back_LTL.c:145]   --->   Operation 137 'alloca' 'grad_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%wgrad_1 = alloca [103680 x float], align 16" [f_b_1/forw_back_LTL.c:147]   --->   Operation 138 'alloca' 'wgrad_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%grad_0 = alloca [576 x float], align 16" [f_b_1/forw_back_LTL.c:150]   --->   Operation 139 'alloca' 'grad_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_grad_3 = alloca [9 x float], align 16" [f_b_1/forw_back_LTL.c:154]   --->   Operation 140 'alloca' 'kernel_grad_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv_grad_2 = alloca [676 x float], align 16" [f_b_1/forw_back_LTL.c:156]   --->   Operation 141 'alloca' 'conv_grad_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_grad_3_overtu = alloca [9 x float], align 16" [f_b_1/forw_back_LTL.c:157]   --->   Operation 142 'alloca' 'kernel_grad_3_overtu' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv_grad_3_padding = alloca [784 x float], align 16" [f_b_1/forw_back_LTL.c:159]   --->   Operation 143 'alloca' 'conv_grad_3_padding' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%kernel_grad_2 = alloca [9 x float], align 16" [f_b_1/forw_back_LTL.c:163]   --->   Operation 144 'alloca' 'kernel_grad_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv_grad_1 = alloca [784 x float], align 16" [f_b_1/forw_back_LTL.c:165]   --->   Operation 145 'alloca' 'conv_grad_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_grad_2_overtu = alloca [9 x float], align 16" [f_b_1/forw_back_LTL.c:166]   --->   Operation 146 'alloca' 'kernel_grad_2_overtu' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv_grad_2_padding = alloca [900 x float], align 16" [f_b_1/forw_back_LTL.c:168]   --->   Operation 147 'alloca' 'conv_grad_2_padding' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_grad_1 = alloca [9 x float], align 16" [f_b_1/forw_back_LTL.c:172]   --->   Operation 148 'alloca' 'kernel_grad_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %label_read to i64" [f_b_1/forw_back_LTL.c:130]   --->   Operation 149 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%probability_result_a = getelementptr inbounds [10 x float]* @probability_result, i64 0, i64 %zext_ln130" [f_b_1/forw_back_LTL.c:130]   --->   Operation 150 'getelementptr' 'probability_result_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [2/2] (0.79ns)   --->   "%probability_result_l = load float* %probability_result_a, align 4" [f_b_1/forw_back_LTL.c:130]   --->   Operation 151 'load' 'probability_result_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%grad_3_addr = getelementptr inbounds [10 x float]* %grad_3, i64 0, i64 %zext_ln130" [f_b_1/forw_back_LTL.c:130]   --->   Operation 152 'getelementptr' 'grad_3_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.50>
ST_2 : Operation 153 [1/2] (0.79ns)   --->   "%probability_result_l = load float* %probability_result_a, align 4" [f_b_1/forw_back_LTL.c:130]   --->   Operation 153 'load' 'probability_result_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_2 : Operation 154 [4/4] (7.71ns)   --->   "%tmp = fadd float %probability_result_l, -1.000000e+00" [f_b_1/forw_back_LTL.c:130]   --->   Operation 154 'fadd' 'tmp' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.71>
ST_3 : Operation 155 [3/4] (7.71ns)   --->   "%tmp = fadd float %probability_result_l, -1.000000e+00" [f_b_1/forw_back_LTL.c:130]   --->   Operation 155 'fadd' 'tmp' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.71>
ST_4 : Operation 156 [2/4] (7.71ns)   --->   "%tmp = fadd float %probability_result_l, -1.000000e+00" [f_b_1/forw_back_LTL.c:130]   --->   Operation 156 'fadd' 'tmp' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.71>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%lr_in_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %lr_in_offset)" [f_b_1/forw_back_LTL.c:127]   --->   Operation 157 'read' 'lr_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i30 %lr_in_offset_read to i64" [f_b_1/forw_back_LTL.c:127]   --->   Operation 158 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%lr_in_addr = getelementptr float* %lr_in, i64 %zext_ln127" [f_b_1/forw_back_LTL.c:127]   --->   Operation 159 'getelementptr' 'lr_in_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %lr_in, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:128]   --->   Operation 161 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/4] (7.71ns)   --->   "%tmp = fadd float %probability_result_l, -1.000000e+00" [f_b_1/forw_back_LTL.c:130]   --->   Operation 162 'fadd' 'tmp' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.75ns)   --->   "br label %1" [f_b_1/forw_back_LTL.c:129]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 1.77>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i_5, %5 ]"   --->   Operation 164 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i4 %i_0 to i32" [f_b_1/forw_back_LTL.c:129]   --->   Operation 165 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.88ns)   --->   "%icmp_ln129 = icmp eq i4 %i_0, -6" [f_b_1/forw_back_LTL.c:129]   --->   Operation 166 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 167 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.86ns)   --->   "%i_5 = add i4 %i_0, 1" [f_b_1/forw_back_LTL.c:129]   --->   Operation 168 'add' 'i_5' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %6, label %2" [f_b_1/forw_back_LTL.c:129]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.11ns)   --->   "%icmp_ln130 = icmp eq i32 %zext_ln129, %label_read" [f_b_1/forw_back_LTL.c:130]   --->   Operation 170 'icmp' 'icmp_ln130' <Predicate = (!icmp_ln129)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %3, label %4" [f_b_1/forw_back_LTL.c:130]   --->   Operation 171 'br' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i4 %i_0 to i64" [f_b_1/forw_back_LTL.c:131]   --->   Operation 172 'zext' 'zext_ln131' <Predicate = (!icmp_ln129 & !icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%probability_result_a_1 = getelementptr inbounds [10 x float]* @probability_result, i64 0, i64 %zext_ln131" [f_b_1/forw_back_LTL.c:131]   --->   Operation 173 'getelementptr' 'probability_result_a_1' <Predicate = (!icmp_ln129 & !icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 174 [2/2] (0.79ns)   --->   "%probability_result_l_1 = load float* %probability_result_a_1, align 4" [f_b_1/forw_back_LTL.c:131]   --->   Operation 174 'load' 'probability_result_l_1' <Predicate = (!icmp_ln129 & !icmp_ln130)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_6 : Operation 175 [1/1] (0.79ns)   --->   "store float %tmp, float* %grad_3_addr, align 4" [f_b_1/forw_back_LTL.c:130]   --->   Operation 175 'store' <Predicate = (!icmp_ln129 & icmp_ln130)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "br label %5" [f_b_1/forw_back_LTL.c:130]   --->   Operation 176 'br' <Predicate = (!icmp_ln129 & icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:134]   --->   Operation 177 'specmemcore' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.75ns)   --->   "br label %7" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:134]   --->   Operation 178 'br' <Predicate = (icmp_ln129)> <Delay = 0.75>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 179 [1/2] (0.79ns)   --->   "%probability_result_l_1 = load float* %probability_result_a_1, align 4" [f_b_1/forw_back_LTL.c:131]   --->   Operation 179 'load' 'probability_result_l_1' <Predicate = (!icmp_ln130)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%grad_3_addr_1 = getelementptr inbounds [10 x float]* %grad_3, i64 0, i64 %zext_ln131" [f_b_1/forw_back_LTL.c:131]   --->   Operation 180 'getelementptr' 'grad_3_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.79ns)   --->   "store float %probability_result_l_1, float* %grad_3_addr_1, align 4" [f_b_1/forw_back_LTL.c:131]   --->   Operation 181 'store' <Predicate = (!icmp_ln130)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 182 'br' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "br label %1" [f_b_1/forw_back_LTL.c:129]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.67>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %6 ], [ %add_ln61, %.reset ]" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:134]   --->   Operation 184 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %6 ], [ %shl_ln63_mid2_v_v, %.reset ]" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 185 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%j_0_i = phi i4 [ 0, %6 ], [ %j, %.reset ]"   --->   Operation 186 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 187 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.85ns)   --->   "%icmp_ln61 = icmp eq i9 %indvar_flatten, -62" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:134]   --->   Operation 188 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.92ns)   --->   "%add_ln61 = add i9 %indvar_flatten, 1" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:134]   --->   Operation 189 'add' 'add_ln61' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %MatrixBackPropagationMultiply.2.exit, label %.reset" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:134]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.88ns)   --->   "%i = add i6 %i_0_i, 1" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:134]   --->   Operation 191 'add' 'i' <Predicate = (!icmp_ln61)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.88ns)   --->   "%icmp_ln62 = icmp eq i4 %j_0_i, -6" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 192 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.45ns)   --->   "%j_0_i_mid2 = select i1 %icmp_ln62, i4 0, i4 %j_0_i" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 193 'select' 'j_0_i_mid2' <Predicate = (!icmp_ln61)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.44ns)   --->   "%shl_ln63_mid2_v_v = select i1 %icmp_ln62, i6 %i, i6 %i_0_i" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 194 'select' 'shl_ln63_mid2_v_v' <Predicate = (!icmp_ln61)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%fc_in_3_relu2_0_load_2 = zext i6 %shl_ln63_mid2_v_v to i64" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 195 'zext' 'fc_in_3_relu2_0_load_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%fc_in_3_relu2_0_addr = getelementptr [45 x float]* @fc_in_3_relu2_0, i64 0, i64 %fc_in_3_relu2_0_load_2" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 196 'getelementptr' 'fc_in_3_relu2_0_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 197 [2/2] (1.35ns)   --->   "%fc_in_3_relu2_0_load = load float* %fc_in_3_relu2_0_addr, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 197 'load' 'fc_in_3_relu2_0_load' <Predicate = (!icmp_ln61)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %j_0_i_mid2 to i64" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 198 'zext' 'zext_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%grad_3_addr_2 = getelementptr [10 x float]* %grad_3, i64 0, i64 %zext_ln63" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 199 'getelementptr' 'grad_3_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 200 [2/2] (0.79ns)   --->   "%grad_3_load = load float* %grad_3_addr_2, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 200 'load' 'grad_3_load' <Predicate = (!icmp_ln61)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_8 : Operation 201 [1/1] (0.86ns)   --->   "%j = add i4 %j_0_i_mid2, 1" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 201 'add' 'j' <Predicate = (!icmp_ln61)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 1.81>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln63_mid2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %shl_ln63_mid2_v_v, i3 0)" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 202 'bitconcatenate' 'shl_ln63_mid2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln63_1_mid2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %shl_ln63_mid2_v_v, i1 false)" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 203 'bitconcatenate' 'shl_ln63_1_mid2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 204 [1/2] (1.35ns)   --->   "%fc_in_3_relu2_0_load = load float* %fc_in_3_relu2_0_addr, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 204 'load' 'fc_in_3_relu2_0_load' <Predicate = (!icmp_ln61)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%j_0_i_cast16_mid2_ca = zext i4 %j_0_i_mid2 to i7" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 205 'zext' 'j_0_i_cast16_mid2_ca' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 206 [1/2] (0.79ns)   --->   "%grad_3_load = load float* %grad_3_addr_2, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 206 'load' 'grad_3_load' <Predicate = (!icmp_ln61)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_9 : Operation 207 [1/1] (0.89ns)   --->   "%add_ln63 = add i7 %shl_ln63_1_mid2, %j_0_i_cast16_mid2_ca" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 207 'add' 'add_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i7 %add_ln63 to i9" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 208 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.92ns)   --->   "%add_ln63_1 = add i9 %zext_ln63_1, %shl_ln63_mid2" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 209 'add' 'add_ln63_1' <Predicate = (!icmp_ln61)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.28>
ST_10 : Operation 210 [3/3] (8.28ns)   --->   "%tmp_i = fmul float %fc_in_3_relu2_0_load, %grad_3_load" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 210 'fmul' 'tmp_i' <Predicate = (!icmp_ln61)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.28>
ST_11 : Operation 211 [2/3] (8.28ns)   --->   "%tmp_i = fmul float %fc_in_3_relu2_0_load, %grad_3_load" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 211 'fmul' 'tmp_i' <Predicate = (!icmp_ln61)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 8.28>
ST_12 : Operation 212 [1/3] (8.28ns)   --->   "%tmp_i = fmul float %fc_in_3_relu2_0_load, %grad_3_load" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 212 'fmul' 'tmp_i' <Predicate = (!icmp_ln61)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 1.35>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 213 'specpipeline' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([39 x i8]* @MatrixBackPropagatio)"   --->   Operation 214 'specloopname' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450) nounwind"   --->   Operation 215 'speclooptripcount' 'empty_44' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134]   --->   Operation 216 'specpipeline' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i9 %add_ln63_1 to i64" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 217 'zext' 'zext_ln63_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%wgrad_3_addr = getelementptr [450 x float]* %wgrad_3, i64 0, i64 %zext_ln63_2" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 218 'getelementptr' 'wgrad_3_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (1.35ns)   --->   "store float %tmp_i, float* %wgrad_3_addr, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134]   --->   Operation 219 'store' <Predicate = (!icmp_ln61)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 220 'br' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.75>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:137]   --->   Operation 221 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.75ns)   --->   "br label %.loopexit7" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:137]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.75>

State 15 <SV = 8> <Delay = 1.35>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i6 [ 0, %MatrixBackPropagationMultiply.2.exit ], [ %i_6, %.loopexit7.loopexit ]"   --->   Operation 223 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 224 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.87ns)   --->   "%icmp_ln67 = icmp eq i6 %i_0_i1, -19" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:137]   --->   Operation 225 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (0.88ns)   --->   "%i_6 = add i6 %i_0_i1, 1" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:137]   --->   Operation 226 'add' 'i_6' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %CalculateMatrixGrad.2.exit, label %8" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:137]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %i_0_i1 to i64" [f_b_1/forw_back_LTL.c:68->f_b_1/forw_back_LTL.c:137]   --->   Operation 228 'zext' 'zext_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%rgrad_2_addr = getelementptr [45 x float]* %rgrad_2, i64 0, i64 %zext_ln68" [f_b_1/forw_back_LTL.c:68->f_b_1/forw_back_LTL.c:137]   --->   Operation 229 'getelementptr' 'rgrad_2_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %rgrad_2_addr, align 4" [f_b_1/forw_back_LTL.c:68->f_b_1/forw_back_LTL.c:137]   --->   Operation 230 'store' <Predicate = (!icmp_ln67)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i_0_i1, i3 0)" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 231 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln70_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i1, i1 false)" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 232 'bitconcatenate' 'shl_ln70_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.75ns)   --->   "br label %9" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:137]   --->   Operation 233 'br' <Predicate = (!icmp_ln67)> <Delay = 0.75>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:139]   --->   Operation 234 'specmemcore' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.75ns)   --->   "br label %11" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:139]   --->   Operation 235 'br' <Predicate = (icmp_ln67)> <Delay = 0.75>

State 16 <SV = 9> <Delay = 3.16>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%empty_46 = phi float [ 0.000000e+00, %8 ], [ %tmp_i_48, %10 ]" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 236 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%j_0_i2 = phi i4 [ 0, %8 ], [ %j_15, %10 ]"   --->   Operation 237 'phi' 'j_0_i2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%j_0_i2_cast13 = zext i4 %j_0_i2 to i7" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:137]   --->   Operation 238 'zext' 'j_0_i2_cast13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 239 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.88ns)   --->   "%icmp_ln69 = icmp eq i4 %j_0_i2, -6" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:137]   --->   Operation 240 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [1/1] (0.86ns)   --->   "%j_15 = add i4 %j_0_i2, 1" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:137]   --->   Operation 241 'add' 'j_15' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %.loopexit7.loopexit, label %10" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:137]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.89ns)   --->   "%add_ln70 = add i7 %shl_ln70_1, %j_0_i2_cast13" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 243 'add' 'add_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i7 %add_ln70 to i9" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 244 'zext' 'zext_ln70_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.92ns)   --->   "%add_ln70_1 = add i9 %zext_ln70_6, %shl_ln" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 245 'add' 'add_ln70_1' <Predicate = (!icmp_ln69)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %add_ln70_1 to i64" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 246 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln70" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 247 'getelementptr' 'fc_hidden_layer3_add' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 248 [2/2] (1.35ns)   --->   "%fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 248 'load' 'fc_hidden_layer3_loa' <Predicate = (!icmp_ln69)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i4 %j_0_i2 to i64" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 249 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%grad_3_addr_3 = getelementptr [10 x float]* %grad_3, i64 0, i64 %zext_ln70_1" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 250 'getelementptr' 'grad_3_addr_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 251 [2/2] (0.79ns)   --->   "%grad_3_load_1 = load float* %grad_3_addr_3, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 251 'load' 'grad_3_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "br label %.loopexit7"   --->   Operation 252 'br' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 17 <SV = 10> <Delay = 1.35>
ST_17 : Operation 253 [1/2] (1.35ns)   --->   "%fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 253 'load' 'fc_hidden_layer3_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_17 : Operation 254 [1/2] (0.79ns)   --->   "%grad_3_load_1 = load float* %grad_3_addr_3, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 254 'load' 'grad_3_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 18 <SV = 11> <Delay = 8.28>
ST_18 : Operation 255 [3/3] (8.28ns)   --->   "%tmp_i5 = fmul float %fc_hidden_layer3_loa, %grad_3_load_1" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 255 'fmul' 'tmp_i5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 8.28>
ST_19 : Operation 256 [2/3] (8.28ns)   --->   "%tmp_i5 = fmul float %fc_hidden_layer3_loa, %grad_3_load_1" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 256 'fmul' 'tmp_i5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 8.28>
ST_20 : Operation 257 [1/3] (8.28ns)   --->   "%tmp_i5 = fmul float %fc_hidden_layer3_loa, %grad_3_load_1" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 257 'fmul' 'tmp_i5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 7.71>
ST_21 : Operation 258 [4/4] (7.71ns)   --->   "%tmp_i_48 = fadd float %empty_46, %tmp_i5" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 258 'fadd' 'tmp_i_48' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 7.71>
ST_22 : Operation 259 [3/4] (7.71ns)   --->   "%tmp_i_48 = fadd float %empty_46, %tmp_i5" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 259 'fadd' 'tmp_i_48' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 7.71>
ST_23 : Operation 260 [2/4] (7.71ns)   --->   "%tmp_i_48 = fadd float %empty_46, %tmp_i5" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 260 'fadd' 'tmp_i_48' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 7.71>
ST_24 : Operation 261 [1/4] (7.71ns)   --->   "%tmp_i_48 = fadd float %empty_46, %tmp_i5" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 261 'fadd' 'tmp_i_48' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 1.35>
ST_25 : Operation 262 [1/1] (1.35ns)   --->   "store float %tmp_i_48, float* %rgrad_2_addr, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137]   --->   Operation 262 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "br label %9" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:137]   --->   Operation 263 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 9> <Delay = 1.35>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%i_0_i8 = phi i6 [ 0, %CalculateMatrixGrad.2.exit ], [ %i_8, %15 ]"   --->   Operation 264 'phi' 'i_0_i8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 265 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.87ns)   --->   "%icmp_ln75 = icmp eq i6 %i_0_i8, -19" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:139]   --->   Operation 266 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 267 [1/1] (0.88ns)   --->   "%i_8 = add i6 %i_0_i8, 1" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:139]   --->   Operation 267 'add' 'i_8' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %ReluBackPropagation.1.exit, label %12" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:139]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i6 %i_0_i8 to i64" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 269 'zext' 'zext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%fc_out_2_0_addr = getelementptr [45 x float]* @fc_out_2_0, i64 0, i64 %zext_ln76" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 270 'getelementptr' 'fc_out_2_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 271 [2/2] (1.35ns)   --->   "%fc_out_2_0_load = load float* %fc_out_2_0_addr, align 4" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 271 'load' 'fc_out_2_0_load' <Predicate = (!icmp_ln75)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:141]   --->   Operation 272 'specmemcore' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.75ns)   --->   "br label %16" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:141]   --->   Operation 273 'br' <Predicate = (icmp_ln75)> <Delay = 0.75>

State 27 <SV = 10> <Delay = 4.70>
ST_27 : Operation 274 [1/2] (1.35ns)   --->   "%fc_out_2_0_load = load float* %fc_out_2_0_addr, align 4" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 274 'load' 'fc_out_2_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast float %fc_out_2_0_load to i32" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 275 'bitcast' 'bitcast_ln76' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln76, i32 23, i32 30)" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 276 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %bitcast_ln76 to i23" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 277 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 278 [1/1] (0.85ns)   --->   "%icmp_ln76 = icmp ne i8 %tmp_s, -1" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 278 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 279 [1/1] (0.97ns)   --->   "%icmp_ln76_1 = icmp eq i23 %trunc_ln76, 0" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 279 'icmp' 'icmp_ln76_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 280 [2/2] (3.34ns)   --->   "%tmp_14 = fcmp ogt float %fc_out_2_0_load, 0.000000e+00" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 280 'fcmp' 'tmp_14' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 281 [1/1] (0.00ns)   --->   "%rgrad_2_addr_1 = getelementptr [45 x float]* %rgrad_2, i64 0, i64 %zext_ln76" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:139]   --->   Operation 281 'getelementptr' 'rgrad_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 282 [2/2] (1.35ns)   --->   "%rgrad_2_load = load float* %rgrad_2_addr_1, align 4" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:139]   --->   Operation 282 'load' 'rgrad_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 28 <SV = 11> <Delay = 4.14>
ST_28 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%or_ln76 = or i1 %icmp_ln76_1, %icmp_ln76" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 283 'or' 'or_ln76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 284 [1/2] (3.34ns)   --->   "%tmp_14 = fcmp ogt float %fc_out_2_0_load, 0.000000e+00" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 284 'fcmp' 'tmp_14' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 285 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln76 = and i1 %or_ln76, %tmp_14" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 285 'and' 'and_ln76' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 286 [1/2] (1.35ns)   --->   "%rgrad_2_load = load float* %rgrad_2_addr_1, align 4" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:139]   --->   Operation 286 'load' 'rgrad_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_28 : Operation 287 [1/1] (0.00ns)   --->   "br i1 %and_ln76, label %13, label %14" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 288 [2/2] (2.78ns)   --->   "%tmp_i5_50 = fpext float %rgrad_2_load to double" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 288 'fpext' 'tmp_i5_50' <Predicate = (!and_ln76)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "%grad_2_addr = getelementptr [180 x float]* %grad_2, i64 0, i64 %zext_ln76" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:139]   --->   Operation 289 'getelementptr' 'grad_2_addr' <Predicate = (and_ln76)> <Delay = 0.00>
ST_28 : Operation 290 [1/1] (1.35ns)   --->   "store float %rgrad_2_load, float* %grad_2_addr, align 4" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:139]   --->   Operation 290 'store' <Predicate = (and_ln76)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_28 : Operation 291 [1/1] (0.00ns)   --->   "br label %15" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:139]   --->   Operation 291 'br' <Predicate = (and_ln76)> <Delay = 0.00>

State 29 <SV = 12> <Delay = 2.78>
ST_29 : Operation 292 [1/2] (2.78ns)   --->   "%tmp_i5_50 = fpext float %rgrad_2_load to double" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 292 'fpext' 'tmp_i5_50' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 13> <Delay = 8.33>
ST_30 : Operation 293 [5/5] (8.33ns)   --->   "%tmp_1_i1 = fmul double %tmp_i5_50, 5.000000e-02" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 293 'dmul' 'tmp_1_i1' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 8.33>
ST_31 : Operation 294 [4/5] (8.33ns)   --->   "%tmp_1_i1 = fmul double %tmp_i5_50, 5.000000e-02" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 294 'dmul' 'tmp_1_i1' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 8.33>
ST_32 : Operation 295 [3/5] (8.33ns)   --->   "%tmp_1_i1 = fmul double %tmp_i5_50, 5.000000e-02" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 295 'dmul' 'tmp_1_i1' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 8.33>
ST_33 : Operation 296 [2/5] (8.33ns)   --->   "%tmp_1_i1 = fmul double %tmp_i5_50, 5.000000e-02" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 296 'dmul' 'tmp_1_i1' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 8.33>
ST_34 : Operation 297 [1/5] (8.33ns)   --->   "%tmp_1_i1 = fmul double %tmp_i5_50, 5.000000e-02" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 297 'dmul' 'tmp_1_i1' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 18> <Delay = 3.32>
ST_35 : Operation 298 [2/2] (3.32ns)   --->   "%tmp_2_i = fptrunc double %tmp_1_i1 to float" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 298 'fptrunc' 'tmp_2_i' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 19> <Delay = 4.67>
ST_36 : Operation 299 [1/2] (3.32ns)   --->   "%tmp_2_i = fptrunc double %tmp_1_i1 to float" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 299 'fptrunc' 'tmp_2_i' <Predicate = (!and_ln76)> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "%grad_2_addr_1 = getelementptr [180 x float]* %grad_2, i64 0, i64 %zext_ln76" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 300 'getelementptr' 'grad_2_addr_1' <Predicate = (!and_ln76)> <Delay = 0.00>
ST_36 : Operation 301 [1/1] (1.35ns)   --->   "store float %tmp_2_i, float* %grad_2_addr_1, align 4" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139]   --->   Operation 301 'store' <Predicate = (!and_ln76)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_36 : Operation 302 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 302 'br' <Predicate = (!and_ln76)> <Delay = 0.00>
ST_36 : Operation 303 [1/1] (0.00ns)   --->   "br label %11" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:139]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 10> <Delay = 2.70>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 [ 0, %ReluBackPropagation.1.exit ], [ %add_ln61_2, %.reset12 ]" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:141]   --->   Operation 304 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%i_0_i16 = phi i8 [ 0, %ReluBackPropagation.1.exit ], [ %select_ln63_1, %.reset12 ]" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 305 'phi' 'i_0_i16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%j_0_i21 = phi i6 [ 0, %ReluBackPropagation.1.exit ], [ %j_16, %.reset12 ]"   --->   Operation 306 'phi' 'j_0_i21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:141]   --->   Operation 307 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (0.86ns)   --->   "%icmp_ln61_1 = icmp eq i13 %indvar_flatten13, -92" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:141]   --->   Operation 308 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 309 [1/1] (0.97ns)   --->   "%add_ln61_2 = add i13 %indvar_flatten13, 1" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:141]   --->   Operation 309 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61_1, label %MatrixBackPropagationMultiply.1.exit, label %.reset12" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:141]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.90ns)   --->   "%i_7 = add i8 %i_0_i16, 1" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:141]   --->   Operation 311 'add' 'i_7' <Predicate = (!icmp_ln61_1)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 312 [1/1] (0.87ns)   --->   "%icmp_ln62_1 = icmp eq i6 %j_0_i21, -19" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:141]   --->   Operation 312 'icmp' 'icmp_ln62_1' <Predicate = (!icmp_ln61_1)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 313 [1/1] (0.44ns)   --->   "%select_ln63 = select i1 %icmp_ln62_1, i6 0, i6 %j_0_i21" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 313 'select' 'select_ln63' <Predicate = (!icmp_ln61_1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 314 [1/1] (0.44ns)   --->   "%select_ln63_1 = select i1 %icmp_ln62_1, i8 %i_7, i8 %i_0_i16" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 314 'select' 'select_ln63_1' <Predicate = (!icmp_ln61_1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i8 %select_ln63_1 to i64" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 315 'zext' 'zext_ln63_6' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%fc_in_2_relu1_0_addr = getelementptr [180 x float]* @fc_in_2_relu1_0, i64 0, i64 %zext_ln63_6" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 316 'getelementptr' 'fc_in_2_relu1_0_addr' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_37 : Operation 317 [2/2] (1.35ns)   --->   "%fc_in_2_relu1_0_load = load float* %fc_in_2_relu1_0_addr, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 317 'load' 'fc_in_2_relu1_0_load' <Predicate = (!icmp_ln61_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_37 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i6 %select_ln63 to i64" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 318 'zext' 'zext_ln63_4' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_37 : Operation 319 [1/1] (0.00ns)   --->   "%grad_2_addr_2 = getelementptr [180 x float]* %grad_2, i64 0, i64 %zext_ln63_4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 319 'getelementptr' 'grad_2_addr_2' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_37 : Operation 320 [2/2] (1.35ns)   --->   "%grad_2_load = load float* %grad_2_addr_2, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 320 'load' 'grad_2_load' <Predicate = (!icmp_ln61_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_37 : Operation 321 [1/1] (0.88ns)   --->   "%j_16 = add i6 %select_ln63, 1" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:141]   --->   Operation 321 'add' 'j_16' <Predicate = (!icmp_ln61_1)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 11> <Delay = 2.84>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i8 %select_ln63_1 to i13" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 322 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63 = mul i13 %zext_ln63_3, 45" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 323 'mul' 'mul_ln63' <Predicate = (!icmp_ln61_1)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 324 [1/2] (1.35ns)   --->   "%fc_in_2_relu1_0_load = load float* %fc_in_2_relu1_0_addr, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 324 'load' 'fc_in_2_relu1_0_load' <Predicate = (!icmp_ln61_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i6 %select_ln63 to i13" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 325 'zext' 'zext_ln63_11' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_38 : Operation 326 [1/2] (1.35ns)   --->   "%grad_2_load = load float* %grad_2_addr_2, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 326 'load' 'grad_2_load' <Predicate = (!icmp_ln61_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_38 : Operation 327 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_2 = add i13 %zext_ln63_11, %mul_ln63" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 327 'add' 'add_ln63_2' <Predicate = (!icmp_ln61_1)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 12> <Delay = 8.28>
ST_39 : Operation 328 [3/3] (8.28ns)   --->   "%tmp_i6 = fmul float %fc_in_2_relu1_0_load, %grad_2_load" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 328 'fmul' 'tmp_i6' <Predicate = (!icmp_ln61_1)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 13> <Delay = 8.28>
ST_40 : Operation 329 [2/3] (8.28ns)   --->   "%tmp_i6 = fmul float %fc_in_2_relu1_0_load, %grad_2_load" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 329 'fmul' 'tmp_i6' <Predicate = (!icmp_ln61_1)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 8.28>
ST_41 : Operation 330 [1/3] (8.28ns)   --->   "%tmp_i6 = fmul float %fc_in_2_relu1_0_load, %grad_2_load" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 330 'fmul' 'tmp_i6' <Predicate = (!icmp_ln61_1)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 1.35>
ST_42 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:141]   --->   Operation 331 'specpipeline' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([39 x i8]* @MatrixBackPropagatio)"   --->   Operation 332 'specloopname' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_42 : Operation 333 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8100, i64 8100, i64 8100) nounwind"   --->   Operation 333 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_42 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:141]   --->   Operation 334 'specpipeline' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_42 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i13 %add_ln63_2 to i64" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 335 'zext' 'zext_ln63_5' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_42 : Operation 336 [1/1] (0.00ns)   --->   "%wgrad_2_addr = getelementptr [8100 x float]* %wgrad_2, i64 0, i64 %zext_ln63_5" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 336 'getelementptr' 'wgrad_2_addr' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_42 : Operation 337 [1/1] (1.35ns)   --->   "store float %tmp_i6, float* %wgrad_2_addr, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141]   --->   Operation 337 'store' <Predicate = (!icmp_ln61_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_42 : Operation 338 [1/1] (0.00ns)   --->   "br label %16"   --->   Operation 338 'br' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>

State 43 <SV = 11> <Delay = 0.75>
ST_43 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:144]   --->   Operation 339 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 340 [1/1] (0.75ns)   --->   "br label %.loopexit6" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:144]   --->   Operation 340 'br' <Predicate = true> <Delay = 0.75>

State 44 <SV = 12> <Delay = 1.18>
ST_44 : Operation 341 [1/1] (0.00ns)   --->   "%i_0_i31 = phi i8 [ 0, %MatrixBackPropagationMultiply.1.exit ], [ %i_9, %.loopexit6.loopexit ]"   --->   Operation 341 'phi' 'i_0_i31' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 342 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %MatrixBackPropagationMultiply.1.exit ], [ %add_ln70_4, %.loopexit6.loopexit ]" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 342 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 343 [1/1] (0.97ns)   --->   "%add_ln70_4 = add i13 %phi_mul, 45" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 343 'add' 'add_ln70_4' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 344 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 344 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 345 [1/1] (0.85ns)   --->   "%icmp_ln67_1 = icmp eq i8 %i_0_i31, -76" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:144]   --->   Operation 345 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 346 [1/1] (0.90ns)   --->   "%i_9 = add i8 %i_0_i31, 1" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:144]   --->   Operation 346 'add' 'i_9' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 347 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67_1, label %CalculateMatrixGrad.1.exit, label %17" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:144]   --->   Operation 347 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i8 %i_0_i31 to i64" [f_b_1/forw_back_LTL.c:68->f_b_1/forw_back_LTL.c:144]   --->   Operation 348 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_44 : Operation 349 [1/1] (0.00ns)   --->   "%rgrad_1_addr = getelementptr [180 x float]* %rgrad_1, i64 0, i64 %zext_ln68_1" [f_b_1/forw_back_LTL.c:68->f_b_1/forw_back_LTL.c:144]   --->   Operation 349 'getelementptr' 'rgrad_1_addr' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_44 : Operation 350 [1/1] (0.75ns)   --->   "br label %18" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:144]   --->   Operation 350 'br' <Predicate = (!icmp_ln67_1)> <Delay = 0.75>
ST_44 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:146]   --->   Operation 351 'specmemcore' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_44 : Operation 352 [1/1] (0.75ns)   --->   "br label %20" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:146]   --->   Operation 352 'br' <Predicate = (icmp_ln67_1)> <Delay = 0.75>

State 45 <SV = 13> <Delay = 1.96>
ST_45 : Operation 353 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %17 ], [ %tmp_i6_54, %19 ]" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 353 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 354 [1/1] (0.00ns)   --->   "%j_0_i36 = phi i6 [ 0, %17 ], [ %j_17, %19 ]"   --->   Operation 354 'phi' 'j_0_i36' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 355 [1/1] (1.35ns)   --->   "store float %storemerge, float* %rgrad_1_addr, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 355 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_45 : Operation 356 [1/1] (0.00ns)   --->   "%j_0_i36_cast9 = zext i6 %j_0_i36 to i13" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:144]   --->   Operation 356 'zext' 'j_0_i36_cast9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 357 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 357 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 358 [1/1] (0.87ns)   --->   "%icmp_ln69_1 = icmp eq i6 %j_0_i36, -19" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:144]   --->   Operation 358 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 359 [1/1] (0.88ns)   --->   "%j_17 = add i6 %j_0_i36, 1" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:144]   --->   Operation 359 'add' 'j_17' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 360 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69_1, label %.loopexit6.loopexit, label %19" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:144]   --->   Operation 360 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 361 [1/1] (0.97ns)   --->   "%add_ln70_2 = add i13 %j_0_i36_cast9, %phi_mul" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 361 'add' 'add_ln70_2' <Predicate = (!icmp_ln69_1)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i13 %add_ln70_2 to i64" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 362 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln69_1)> <Delay = 0.00>
ST_45 : Operation 363 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln70_2" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 363 'getelementptr' 'fc_hidden_layer2_add' <Predicate = (!icmp_ln69_1)> <Delay = 0.00>
ST_45 : Operation 364 [2/2] (0.99ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 364 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln69_1)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_45 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i6 %j_0_i36 to i64" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 365 'zext' 'zext_ln70_3' <Predicate = (!icmp_ln69_1)> <Delay = 0.00>
ST_45 : Operation 366 [1/1] (0.00ns)   --->   "%grad_2_addr_3 = getelementptr [180 x float]* %grad_2, i64 0, i64 %zext_ln70_3" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 366 'getelementptr' 'grad_2_addr_3' <Predicate = (!icmp_ln69_1)> <Delay = 0.00>
ST_45 : Operation 367 [2/2] (1.35ns)   --->   "%grad_2_load_1 = load float* %grad_2_addr_3, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 367 'load' 'grad_2_load_1' <Predicate = (!icmp_ln69_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_45 : Operation 368 [1/1] (0.00ns)   --->   "br label %.loopexit6"   --->   Operation 368 'br' <Predicate = (icmp_ln69_1)> <Delay = 0.00>

State 46 <SV = 14> <Delay = 1.35>
ST_46 : Operation 369 [1/2] (0.99ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 369 'load' 'fc_hidden_layer2_loa' <Predicate = true> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_46 : Operation 370 [1/2] (1.35ns)   --->   "%grad_2_load_1 = load float* %grad_2_addr_3, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 370 'load' 'grad_2_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 47 <SV = 15> <Delay = 8.28>
ST_47 : Operation 371 [3/3] (8.28ns)   --->   "%tmp_i8 = fmul float %fc_hidden_layer2_loa, %grad_2_load_1" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 371 'fmul' 'tmp_i8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 16> <Delay = 8.28>
ST_48 : Operation 372 [2/3] (8.28ns)   --->   "%tmp_i8 = fmul float %fc_hidden_layer2_loa, %grad_2_load_1" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 372 'fmul' 'tmp_i8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 17> <Delay = 8.28>
ST_49 : Operation 373 [1/3] (8.28ns)   --->   "%tmp_i8 = fmul float %fc_hidden_layer2_loa, %grad_2_load_1" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 373 'fmul' 'tmp_i8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 18> <Delay = 7.71>
ST_50 : Operation 374 [4/4] (7.71ns)   --->   "%tmp_i6_54 = fadd float %storemerge, %tmp_i8" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 374 'fadd' 'tmp_i6_54' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 19> <Delay = 7.71>
ST_51 : Operation 375 [3/4] (7.71ns)   --->   "%tmp_i6_54 = fadd float %storemerge, %tmp_i8" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 375 'fadd' 'tmp_i6_54' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 20> <Delay = 7.71>
ST_52 : Operation 376 [2/4] (7.71ns)   --->   "%tmp_i6_54 = fadd float %storemerge, %tmp_i8" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 376 'fadd' 'tmp_i6_54' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 7.71>
ST_53 : Operation 377 [1/4] (7.71ns)   --->   "%tmp_i6_54 = fadd float %storemerge, %tmp_i8" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144]   --->   Operation 377 'fadd' 'tmp_i6_54' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 378 [1/1] (0.00ns)   --->   "br label %18" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:144]   --->   Operation 378 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 13> <Delay = 1.35>
ST_54 : Operation 379 [1/1] (0.00ns)   --->   "%i_0_i49 = phi i8 [ 0, %CalculateMatrixGrad.1.exit ], [ %i_11, %24 ]"   --->   Operation 379 'phi' 'i_0_i49' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 380 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 380 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 381 [1/1] (0.85ns)   --->   "%icmp_ln75_1 = icmp eq i8 %i_0_i49, -76" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:146]   --->   Operation 381 'icmp' 'icmp_ln75_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 382 [1/1] (0.90ns)   --->   "%i_11 = add i8 %i_0_i49, 1" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:146]   --->   Operation 382 'add' 'i_11' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 383 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75_1, label %ReluBackPropagation.exit, label %21" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:146]   --->   Operation 383 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i8 %i_0_i49 to i64" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 384 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln75_1)> <Delay = 0.00>
ST_54 : Operation 385 [1/1] (0.00ns)   --->   "%fc_out_1_0_addr = getelementptr [180 x float]* @fc_out_1_0, i64 0, i64 %zext_ln76_1" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 385 'getelementptr' 'fc_out_1_0_addr' <Predicate = (!icmp_ln75_1)> <Delay = 0.00>
ST_54 : Operation 386 [2/2] (1.35ns)   --->   "%fc_out_1_0_load = load float* %fc_out_1_0_addr, align 4" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 386 'load' 'fc_out_1_0_load' <Predicate = (!icmp_ln75_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_54 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:148]   --->   Operation 387 'specmemcore' <Predicate = (icmp_ln75_1)> <Delay = 0.00>
ST_54 : Operation 388 [1/1] (0.75ns)   --->   "br label %25" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:148]   --->   Operation 388 'br' <Predicate = (icmp_ln75_1)> <Delay = 0.75>

State 55 <SV = 14> <Delay = 4.70>
ST_55 : Operation 389 [1/2] (1.35ns)   --->   "%fc_out_1_0_load = load float* %fc_out_1_0_addr, align 4" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 389 'load' 'fc_out_1_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_55 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast float %fc_out_1_0_load to i32" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 390 'bitcast' 'bitcast_ln76_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln76_1, i32 23, i32 30)" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 391 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i32 %bitcast_ln76_1 to i23" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 392 'trunc' 'trunc_ln76_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 393 [1/1] (0.85ns)   --->   "%icmp_ln76_2 = icmp ne i8 %tmp_15, -1" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 393 'icmp' 'icmp_ln76_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 394 [1/1] (0.97ns)   --->   "%icmp_ln76_3 = icmp eq i23 %trunc_ln76_1, 0" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 394 'icmp' 'icmp_ln76_3' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 395 [2/2] (3.34ns)   --->   "%tmp_16 = fcmp ogt float %fc_out_1_0_load, 0.000000e+00" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 395 'fcmp' 'tmp_16' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 396 [1/1] (0.00ns)   --->   "%rgrad_1_addr_1 = getelementptr [180 x float]* %rgrad_1, i64 0, i64 %zext_ln76_1" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:146]   --->   Operation 396 'getelementptr' 'rgrad_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 397 [2/2] (1.35ns)   --->   "%rgrad_1_load = load float* %rgrad_1_addr_1, align 4" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:146]   --->   Operation 397 'load' 'rgrad_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 56 <SV = 15> <Delay = 4.14>
ST_56 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%or_ln76_1 = or i1 %icmp_ln76_3, %icmp_ln76_2" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 398 'or' 'or_ln76_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 399 [1/2] (3.34ns)   --->   "%tmp_16 = fcmp ogt float %fc_out_1_0_load, 0.000000e+00" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 399 'fcmp' 'tmp_16' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 400 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln76_1 = and i1 %or_ln76_1, %tmp_16" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 400 'and' 'and_ln76_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 401 [1/2] (1.35ns)   --->   "%rgrad_1_load = load float* %rgrad_1_addr_1, align 4" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:146]   --->   Operation 401 'load' 'rgrad_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_56 : Operation 402 [1/1] (0.00ns)   --->   "br i1 %and_ln76_1, label %22, label %23" [f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146]   --->   Operation 402 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 403 [2/2] (2.78ns)   --->   "%tmp_i7 = fpext float %rgrad_1_load to double" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 403 'fpext' 'tmp_i7' <Predicate = (!and_ln76_1)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 404 [1/1] (0.00ns)   --->   "%grad_1_addr = getelementptr [180 x float]* %grad_1, i64 0, i64 %zext_ln76_1" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:146]   --->   Operation 404 'getelementptr' 'grad_1_addr' <Predicate = (and_ln76_1)> <Delay = 0.00>
ST_56 : Operation 405 [1/1] (1.35ns)   --->   "store float %rgrad_1_load, float* %grad_1_addr, align 4" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:146]   --->   Operation 405 'store' <Predicate = (and_ln76_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_56 : Operation 406 [1/1] (0.00ns)   --->   "br label %24" [f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:146]   --->   Operation 406 'br' <Predicate = (and_ln76_1)> <Delay = 0.00>

State 57 <SV = 16> <Delay = 2.78>
ST_57 : Operation 407 [1/2] (2.78ns)   --->   "%tmp_i7 = fpext float %rgrad_1_load to double" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 407 'fpext' 'tmp_i7' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 17> <Delay = 8.33>
ST_58 : Operation 408 [5/5] (8.33ns)   --->   "%tmp_1_i2 = fmul double %tmp_i7, 5.000000e-02" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 408 'dmul' 'tmp_1_i2' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 18> <Delay = 8.33>
ST_59 : Operation 409 [4/5] (8.33ns)   --->   "%tmp_1_i2 = fmul double %tmp_i7, 5.000000e-02" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 409 'dmul' 'tmp_1_i2' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 19> <Delay = 8.33>
ST_60 : Operation 410 [3/5] (8.33ns)   --->   "%tmp_1_i2 = fmul double %tmp_i7, 5.000000e-02" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 410 'dmul' 'tmp_1_i2' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 20> <Delay = 8.33>
ST_61 : Operation 411 [2/5] (8.33ns)   --->   "%tmp_1_i2 = fmul double %tmp_i7, 5.000000e-02" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 411 'dmul' 'tmp_1_i2' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 21> <Delay = 8.33>
ST_62 : Operation 412 [1/5] (8.33ns)   --->   "%tmp_1_i2 = fmul double %tmp_i7, 5.000000e-02" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 412 'dmul' 'tmp_1_i2' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 22> <Delay = 3.32>
ST_63 : Operation 413 [2/2] (3.32ns)   --->   "%tmp_2_i2 = fptrunc double %tmp_1_i2 to float" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 413 'fptrunc' 'tmp_2_i2' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 23> <Delay = 4.67>
ST_64 : Operation 414 [1/2] (3.32ns)   --->   "%tmp_2_i2 = fptrunc double %tmp_1_i2 to float" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 414 'fptrunc' 'tmp_2_i2' <Predicate = (!and_ln76_1)> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 415 [1/1] (0.00ns)   --->   "%grad_1_addr_1 = getelementptr [180 x float]* %grad_1, i64 0, i64 %zext_ln76_1" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 415 'getelementptr' 'grad_1_addr_1' <Predicate = (!and_ln76_1)> <Delay = 0.00>
ST_64 : Operation 416 [1/1] (1.35ns)   --->   "store float %tmp_2_i2, float* %grad_1_addr_1, align 4" [f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146]   --->   Operation 416 'store' <Predicate = (!and_ln76_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_64 : Operation 417 [1/1] (0.00ns)   --->   "br label %24"   --->   Operation 417 'br' <Predicate = (!and_ln76_1)> <Delay = 0.00>
ST_64 : Operation 418 [1/1] (0.00ns)   --->   "br label %20" [f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:146]   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>

State 65 <SV = 14> <Delay = 2.75>
ST_65 : Operation 419 [1/1] (0.00ns)   --->   "%indvar_flatten26 = phi i17 [ 0, %ReluBackPropagation.exit ], [ %add_ln61_4, %.reset25 ]" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:148]   --->   Operation 419 'phi' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 420 [1/1] (0.00ns)   --->   "%i_0_i60 = phi i10 [ 0, %ReluBackPropagation.exit ], [ %select_ln63_3, %.reset25 ]" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 420 'phi' 'i_0_i60' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 421 [1/1] (0.00ns)   --->   "%j_0_i64 = phi i8 [ 0, %ReluBackPropagation.exit ], [ %j_18, %.reset25 ]"   --->   Operation 421 'phi' 'j_0_i64' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:148]   --->   Operation 422 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 423 [1/1] (0.88ns)   --->   "%icmp_ln61_2 = icmp eq i17 %indvar_flatten26, -27392" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:148]   --->   Operation 423 'icmp' 'icmp_ln61_2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 424 [1/1] (1.02ns)   --->   "%add_ln61_4 = add i17 %indvar_flatten26, 1" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:148]   --->   Operation 424 'add' 'add_ln61_4' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61_2, label %MatrixBackPropagationMultiply.exit, label %.reset25" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:148]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 426 [1/1] (0.93ns)   --->   "%i_10 = add i10 %i_0_i60, 1" [f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:148]   --->   Operation 426 'add' 'i_10' <Predicate = (!icmp_ln61_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 427 [1/1] (0.85ns)   --->   "%icmp_ln62_2 = icmp eq i8 %j_0_i64, -76" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:148]   --->   Operation 427 'icmp' 'icmp_ln62_2' <Predicate = (!icmp_ln61_2)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 428 [1/1] (0.44ns)   --->   "%select_ln63_2 = select i1 %icmp_ln62_2, i8 0, i8 %j_0_i64" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 428 'select' 'select_ln63_2' <Predicate = (!icmp_ln61_2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 429 [1/1] (0.47ns)   --->   "%select_ln63_3 = select i1 %icmp_ln62_2, i10 %i_10, i10 %i_0_i60" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 429 'select' 'select_ln63_3' <Predicate = (!icmp_ln61_2)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i10 %select_ln63_3 to i64" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 430 'zext' 'zext_ln63_10' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_65 : Operation 431 [1/1] (0.00ns)   --->   "%fc_in_1_0_addr = getelementptr [576 x float]* @fc_in_1_0, i64 0, i64 %zext_ln63_10" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 431 'getelementptr' 'fc_in_1_0_addr' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_65 : Operation 432 [2/2] (1.35ns)   --->   "%fc_in_1_0_load = load float* %fc_in_1_0_addr, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 432 'load' 'fc_in_1_0_load' <Predicate = (!icmp_ln61_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_65 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i8 %select_ln63_2 to i64" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 433 'zext' 'zext_ln63_7' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_65 : Operation 434 [1/1] (0.00ns)   --->   "%grad_1_addr_2 = getelementptr [180 x float]* %grad_1, i64 0, i64 %zext_ln63_7" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 434 'getelementptr' 'grad_1_addr_2' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_65 : Operation 435 [2/2] (1.35ns)   --->   "%grad_1_load = load float* %grad_1_addr_2, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 435 'load' 'grad_1_load' <Predicate = (!icmp_ln61_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_65 : Operation 436 [1/1] (0.90ns)   --->   "%j_18 = add i8 %select_ln63_2, 1" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:148]   --->   Operation 436 'add' 'j_18' <Predicate = (!icmp_ln61_2)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 15> <Delay = 2.84>
ST_66 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i10 %select_ln63_3 to i17" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 437 'zext' 'zext_ln63_9' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_66 : Operation 438 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln63_1 = mul i17 %zext_ln63_9, 180" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 438 'mul' 'mul_ln63_1' <Predicate = (!icmp_ln61_2)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 439 [1/2] (1.35ns)   --->   "%fc_in_1_0_load = load float* %fc_in_1_0_addr, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 439 'load' 'fc_in_1_0_load' <Predicate = (!icmp_ln61_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_66 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i8 %select_ln63_2 to i17" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 440 'zext' 'zext_ln63_12' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_66 : Operation 441 [1/2] (1.35ns)   --->   "%grad_1_load = load float* %grad_1_addr_2, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 441 'load' 'grad_1_load' <Predicate = (!icmp_ln61_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_66 : Operation 442 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_3 = add i17 %zext_ln63_12, %mul_ln63_1" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 442 'add' 'add_ln63_3' <Predicate = (!icmp_ln61_2)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 16> <Delay = 8.28>
ST_67 : Operation 443 [3/3] (8.28ns)   --->   "%tmp_i1 = fmul float %fc_in_1_0_load, %grad_1_load" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 443 'fmul' 'tmp_i1' <Predicate = (!icmp_ln61_2)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 17> <Delay = 8.28>
ST_68 : Operation 444 [2/3] (8.28ns)   --->   "%tmp_i1 = fmul float %fc_in_1_0_load, %grad_1_load" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 444 'fmul' 'tmp_i1' <Predicate = (!icmp_ln61_2)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 18> <Delay = 8.28>
ST_69 : Operation 445 [1/3] (8.28ns)   --->   "%tmp_i1 = fmul float %fc_in_1_0_load, %grad_1_load" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 445 'fmul' 'tmp_i1' <Predicate = (!icmp_ln61_2)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 19> <Delay = 1.35>
ST_70 : Operation 446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:148]   --->   Operation 446 'specpipeline' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_70 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([39 x i8]* @MatrixBackPropagatio)"   --->   Operation 447 'specloopname' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_70 : Operation 448 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind"   --->   Operation 448 'speclooptripcount' 'empty_56' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_70 : Operation 449 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:148]   --->   Operation 449 'specpipeline' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_70 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i17 %add_ln63_3 to i64" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 450 'zext' 'zext_ln63_8' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_70 : Operation 451 [1/1] (0.00ns)   --->   "%wgrad_1_addr = getelementptr [103680 x float]* %wgrad_1, i64 0, i64 %zext_ln63_8" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 451 'getelementptr' 'wgrad_1_addr' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>
ST_70 : Operation 452 [1/1] (1.35ns)   --->   "store float %tmp_i1, float* %wgrad_1_addr, align 4" [f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148]   --->   Operation 452 'store' <Predicate = (!icmp_ln61_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_70 : Operation 453 [1/1] (0.00ns)   --->   "br label %25"   --->   Operation 453 'br' <Predicate = (!icmp_ln61_2)> <Delay = 0.00>

State 71 <SV = 15> <Delay = 0.75>
ST_71 : Operation 454 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:151]   --->   Operation 454 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 455 [1/1] (0.75ns)   --->   "br label %.loopexit5" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:151]   --->   Operation 455 'br' <Predicate = true> <Delay = 0.75>

State 72 <SV = 16> <Delay = 8.75>
ST_72 : Operation 456 [1/1] (0.00ns)   --->   "%i_0_i74 = phi i10 [ 0, %MatrixBackPropagationMultiply.exit ], [ %i_12, %.loopexit5.loopexit ]"   --->   Operation 456 'phi' 'i_0_i74' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 457 [1/1] (0.00ns)   --->   "%phi_mul234 = phi i17 [ 0, %MatrixBackPropagationMultiply.exit ], [ %add_ln70_5, %.loopexit5.loopexit ]" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 457 'phi' 'phi_mul234' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 458 [1/1] (1.02ns)   --->   "%add_ln70_5 = add i17 %phi_mul234, 180" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 458 'add' 'add_ln70_5' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 459 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind"   --->   Operation 459 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 460 [1/1] (0.85ns)   --->   "%icmp_ln67_2 = icmp eq i10 %i_0_i74, -448" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:151]   --->   Operation 460 'icmp' 'icmp_ln67_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 461 [1/1] (0.93ns)   --->   "%i_12 = add i10 %i_0_i74, 1" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:151]   --->   Operation 461 'add' 'i_12' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 462 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67_2, label %CalculateMatrixGrad.exit, label %26" [f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:151]   --->   Operation 462 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i10 %i_0_i74 to i64" [f_b_1/forw_back_LTL.c:68->f_b_1/forw_back_LTL.c:151]   --->   Operation 463 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_72 : Operation 464 [1/1] (0.00ns)   --->   "%grad_0_addr = getelementptr [576 x float]* %grad_0, i64 0, i64 %zext_ln68_2" [f_b_1/forw_back_LTL.c:68->f_b_1/forw_back_LTL.c:151]   --->   Operation 464 'getelementptr' 'grad_0_addr' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_72 : Operation 465 [1/1] (0.75ns)   --->   "br label %27" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:151]   --->   Operation 465 'br' <Predicate = (!icmp_ln67_2)> <Delay = 0.75>
ST_72 : Operation 466 [7/7] (8.75ns)   --->   "%lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:175]   --->   Operation 466 'readreq' 'lr_in_load_req' <Predicate = (icmp_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 17> <Delay = 2.37>
ST_73 : Operation 467 [1/1] (0.00ns)   --->   "%storemerge240 = phi float [ 0.000000e+00, %26 ], [ %tmp_i8_59, %28 ]" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 467 'phi' 'storemerge240' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 468 [1/1] (0.00ns)   --->   "%j_0_i79 = phi i8 [ 0, %26 ], [ %j_19, %28 ]"   --->   Operation 468 'phi' 'j_0_i79' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 469 [1/1] (1.35ns)   --->   "store float %storemerge240, float* %grad_0_addr, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 469 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_73 : Operation 470 [1/1] (0.00ns)   --->   "%j_0_i79_cast5 = zext i8 %j_0_i79 to i17" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:151]   --->   Operation 470 'zext' 'j_0_i79_cast5' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 471 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 471 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 472 [1/1] (0.85ns)   --->   "%icmp_ln69_2 = icmp eq i8 %j_0_i79, -76" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:151]   --->   Operation 472 'icmp' 'icmp_ln69_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 473 [1/1] (0.90ns)   --->   "%j_19 = add i8 %j_0_i79, 1" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:151]   --->   Operation 473 'add' 'j_19' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 474 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69_2, label %.loopexit5.loopexit, label %28" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:151]   --->   Operation 474 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 475 [1/1] (1.02ns)   --->   "%add_ln70_3 = add i17 %j_0_i79_cast5, %phi_mul234" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 475 'add' 'add_ln70_3' <Predicate = (!icmp_ln69_2)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i17 %add_ln70_3 to i64" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 476 'zext' 'zext_ln70_4' <Predicate = (!icmp_ln69_2)> <Delay = 0.00>
ST_73 : Operation 477 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln70_4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 477 'getelementptr' 'fc_hidden_layer1_add' <Predicate = (!icmp_ln69_2)> <Delay = 0.00>
ST_73 : Operation 478 [2/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 478 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln69_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_73 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i8 %j_0_i79 to i64" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 479 'zext' 'zext_ln70_5' <Predicate = (!icmp_ln69_2)> <Delay = 0.00>
ST_73 : Operation 480 [1/1] (0.00ns)   --->   "%grad_1_addr_3 = getelementptr [180 x float]* %grad_1, i64 0, i64 %zext_ln70_5" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 480 'getelementptr' 'grad_1_addr_3' <Predicate = (!icmp_ln69_2)> <Delay = 0.00>
ST_73 : Operation 481 [2/2] (1.35ns)   --->   "%grad_1_load_1 = load float* %grad_1_addr_3, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 481 'load' 'grad_1_load_1' <Predicate = (!icmp_ln69_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_73 : Operation 482 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 482 'br' <Predicate = (icmp_ln69_2)> <Delay = 0.00>

State 74 <SV = 18> <Delay = 1.35>
ST_74 : Operation 483 [1/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 483 'load' 'fc_hidden_layer1_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_74 : Operation 484 [1/2] (1.35ns)   --->   "%grad_1_load_1 = load float* %grad_1_addr_3, align 4" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 484 'load' 'grad_1_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 75 <SV = 19> <Delay = 8.28>
ST_75 : Operation 485 [3/3] (8.28ns)   --->   "%tmp_i2 = fmul float %fc_hidden_layer1_loa, %grad_1_load_1" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 485 'fmul' 'tmp_i2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 20> <Delay = 8.28>
ST_76 : Operation 486 [2/3] (8.28ns)   --->   "%tmp_i2 = fmul float %fc_hidden_layer1_loa, %grad_1_load_1" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 486 'fmul' 'tmp_i2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 21> <Delay = 8.28>
ST_77 : Operation 487 [1/3] (8.28ns)   --->   "%tmp_i2 = fmul float %fc_hidden_layer1_loa, %grad_1_load_1" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 487 'fmul' 'tmp_i2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 22> <Delay = 7.71>
ST_78 : Operation 488 [4/4] (7.71ns)   --->   "%tmp_i8_59 = fadd float %storemerge240, %tmp_i2" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 488 'fadd' 'tmp_i8_59' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 23> <Delay = 7.71>
ST_79 : Operation 489 [3/4] (7.71ns)   --->   "%tmp_i8_59 = fadd float %storemerge240, %tmp_i2" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 489 'fadd' 'tmp_i8_59' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 24> <Delay = 7.71>
ST_80 : Operation 490 [2/4] (7.71ns)   --->   "%tmp_i8_59 = fadd float %storemerge240, %tmp_i2" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 490 'fadd' 'tmp_i8_59' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 25> <Delay = 7.71>
ST_81 : Operation 491 [1/4] (7.71ns)   --->   "%tmp_i8_59 = fadd float %storemerge240, %tmp_i2" [f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151]   --->   Operation 491 'fadd' 'tmp_i8_59' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 492 [1/1] (0.00ns)   --->   "br label %27" [f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:151]   --->   Operation 492 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 17> <Delay = 8.75>
ST_82 : Operation 493 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d.4([576 x float]* %grad_0, [9 x float]* %kernel_grad_3) nounwind" [f_b_1/forw_back_LTL.c:155]   --->   Operation 493 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 494 [2/2] (0.75ns)   --->   "call fastcc void @OverturnKernel([9 x float]* @conv_kernel_3, [9 x float]* %kernel_grad_3_overtu) nounwind" [f_b_1/forw_back_LTL.c:158]   --->   Operation 494 'call' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 495 [2/2] (0.75ns)   --->   "call fastcc void @OverturnKernel([9 x float]* @conv_kernel_2, [9 x float]* %kernel_grad_2_overtu) nounwind" [f_b_1/forw_back_LTL.c:167]   --->   Operation 495 'call' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 496 [6/7] (8.75ns)   --->   "%lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:175]   --->   Operation 496 'readreq' 'lr_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 497 [7/7] (8.75ns)   --->   "%lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:176]   --->   Operation 497 'readreq' 'lr_in_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 18> <Delay = 8.75>
ST_83 : Operation 498 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d.4([576 x float]* %grad_0, [9 x float]* %kernel_grad_3) nounwind" [f_b_1/forw_back_LTL.c:155]   --->   Operation 498 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 499 [1/2] (0.00ns)   --->   "call fastcc void @OverturnKernel([9 x float]* @conv_kernel_3, [9 x float]* %kernel_grad_3_overtu) nounwind" [f_b_1/forw_back_LTL.c:158]   --->   Operation 499 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 500 [1/2] (0.00ns)   --->   "call fastcc void @OverturnKernel([9 x float]* @conv_kernel_2, [9 x float]* %kernel_grad_2_overtu) nounwind" [f_b_1/forw_back_LTL.c:167]   --->   Operation 500 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 501 [5/7] (8.75ns)   --->   "%lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:175]   --->   Operation 501 'readreq' 'lr_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 502 [6/7] (8.75ns)   --->   "%lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:176]   --->   Operation 502 'readreq' 'lr_in_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 19> <Delay = 8.75>
ST_84 : Operation 503 [2/2] (0.00ns)   --->   "call fastcc void @Padding.1([576 x float]* %grad_0, [784 x float]* %conv_grad_3_padding) nounwind" [f_b_1/forw_back_LTL.c:160]   --->   Operation 503 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 504 [4/7] (8.75ns)   --->   "%lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:175]   --->   Operation 504 'readreq' 'lr_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 505 [5/7] (8.75ns)   --->   "%lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:176]   --->   Operation 505 'readreq' 'lr_in_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 506 [7/7] (8.75ns)   --->   "%lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:177]   --->   Operation 506 'readreq' 'lr_in_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 20> <Delay = 8.75>
ST_85 : Operation 507 [1/2] (0.00ns)   --->   "call fastcc void @Padding.1([576 x float]* %grad_0, [784 x float]* %conv_grad_3_padding) nounwind" [f_b_1/forw_back_LTL.c:160]   --->   Operation 507 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 508 [3/7] (8.75ns)   --->   "%lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:175]   --->   Operation 508 'readreq' 'lr_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 509 [4/7] (8.75ns)   --->   "%lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:176]   --->   Operation 509 'readreq' 'lr_in_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 510 [6/7] (8.75ns)   --->   "%lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:177]   --->   Operation 510 'readreq' 'lr_in_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 21> <Delay = 8.75>
ST_86 : Operation 511 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d.3([784 x float]* %conv_grad_3_padding, [9 x float]* %kernel_grad_3_overtu, [676 x float]* %conv_grad_2) nounwind" [f_b_1/forw_back_LTL.c:161]   --->   Operation 511 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 512 [2/7] (8.75ns)   --->   "%lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:175]   --->   Operation 512 'readreq' 'lr_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 513 [3/7] (8.75ns)   --->   "%lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:176]   --->   Operation 513 'readreq' 'lr_in_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 514 [5/7] (8.75ns)   --->   "%lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:177]   --->   Operation 514 'readreq' 'lr_in_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 22> <Delay = 8.75>
ST_87 : Operation 515 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d.3([784 x float]* %conv_grad_3_padding, [9 x float]* %kernel_grad_3_overtu, [676 x float]* %conv_grad_2) nounwind" [f_b_1/forw_back_LTL.c:161]   --->   Operation 515 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 516 [1/7] (8.75ns)   --->   "%lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:175]   --->   Operation 516 'readreq' 'lr_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 517 [2/7] (8.75ns)   --->   "%lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:176]   --->   Operation 517 'readreq' 'lr_in_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 518 [4/7] (8.75ns)   --->   "%lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:177]   --->   Operation 518 'readreq' 'lr_in_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 23> <Delay = 8.75>
ST_88 : Operation 519 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d.2([676 x float]* %conv_grad_2, [9 x float]* %kernel_grad_2) nounwind" [f_b_1/forw_back_LTL.c:164]   --->   Operation 519 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 520 [1/1] (8.75ns)   --->   "%lr_in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)" [f_b_1/forw_back_LTL.c:175]   --->   Operation 520 'read' 'lr_in_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 521 [1/7] (8.75ns)   --->   "%lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:176]   --->   Operation 521 'readreq' 'lr_in_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 522 [3/7] (8.75ns)   --->   "%lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:177]   --->   Operation 522 'readreq' 'lr_in_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 523 [7/7] (8.75ns)   --->   "%lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:179]   --->   Operation 523 'readreq' 'lr_in_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 24> <Delay = 8.75>
ST_89 : Operation 524 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d.2([676 x float]* %conv_grad_2, [9 x float]* %kernel_grad_2) nounwind" [f_b_1/forw_back_LTL.c:164]   --->   Operation 524 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 525 [1/1] (8.75ns)   --->   "%lr_in_addr_read_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)" [f_b_1/forw_back_LTL.c:176]   --->   Operation 525 'read' 'lr_in_addr_read_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 526 [2/7] (8.75ns)   --->   "%lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:177]   --->   Operation 526 'readreq' 'lr_in_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 527 [6/7] (8.75ns)   --->   "%lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:179]   --->   Operation 527 'readreq' 'lr_in_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 25> <Delay = 8.75>
ST_90 : Operation 528 [2/2] (0.00ns)   --->   "call fastcc void @Padding([676 x float]* %conv_grad_2, [900 x float]* %conv_grad_2_padding) nounwind" [f_b_1/forw_back_LTL.c:169]   --->   Operation 528 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 529 [2/2] (1.18ns)   --->   "call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_2, [9 x float]* @conv_kernel_2, float %lr_in_addr_read_1) nounwind" [f_b_1/forw_back_LTL.c:176]   --->   Operation 529 'call' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 530 [1/7] (8.75ns)   --->   "%lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:177]   --->   Operation 530 'readreq' 'lr_in_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 531 [5/7] (8.75ns)   --->   "%lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:179]   --->   Operation 531 'readreq' 'lr_in_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 26> <Delay = 8.75>
ST_91 : Operation 532 [1/2] (0.00ns)   --->   "call fastcc void @Padding([676 x float]* %conv_grad_2, [900 x float]* %conv_grad_2_padding) nounwind" [f_b_1/forw_back_LTL.c:169]   --->   Operation 532 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 533 [1/2] (0.00ns)   --->   "call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_2, [9 x float]* @conv_kernel_2, float %lr_in_addr_read_1) nounwind" [f_b_1/forw_back_LTL.c:176]   --->   Operation 533 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 534 [1/1] (8.75ns)   --->   "%lr_in_addr_read_2 = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)" [f_b_1/forw_back_LTL.c:177]   --->   Operation 534 'read' 'lr_in_addr_read_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 535 [4/7] (8.75ns)   --->   "%lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:179]   --->   Operation 535 'readreq' 'lr_in_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 27> <Delay = 8.75>
ST_92 : Operation 536 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d.1([900 x float]* %conv_grad_2_padding, [9 x float]* %kernel_grad_2_overtu, [784 x float]* %conv_grad_1) nounwind" [f_b_1/forw_back_LTL.c:170]   --->   Operation 536 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 537 [2/2] (1.18ns)   --->   "call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_3, [9 x float]* @conv_kernel_3, float %lr_in_addr_read_2) nounwind" [f_b_1/forw_back_LTL.c:177]   --->   Operation 537 'call' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 538 [3/7] (8.75ns)   --->   "%lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:179]   --->   Operation 538 'readreq' 'lr_in_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 28> <Delay = 8.75>
ST_93 : Operation 539 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d.1([900 x float]* %conv_grad_2_padding, [9 x float]* %kernel_grad_2_overtu, [784 x float]* %conv_grad_1) nounwind" [f_b_1/forw_back_LTL.c:170]   --->   Operation 539 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 540 [1/2] (0.00ns)   --->   "call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_3, [9 x float]* @conv_kernel_3, float %lr_in_addr_read_2) nounwind" [f_b_1/forw_back_LTL.c:177]   --->   Operation 540 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 541 [2/7] (8.75ns)   --->   "%lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:179]   --->   Operation 541 'readreq' 'lr_in_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 29> <Delay = 8.75>
ST_94 : Operation 542 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d([900 x float]* @mnist_data, [784 x float]* %conv_grad_1, [9 x float]* %kernel_grad_1) nounwind" [f_b_1/forw_back_LTL.c:173]   --->   Operation 542 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 543 [1/7] (8.75ns)   --->   "%lr_in_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)" [f_b_1/forw_back_LTL.c:179]   --->   Operation 543 'readreq' 'lr_in_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 30> <Delay = 0.00>
ST_95 : Operation 544 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d([900 x float]* @mnist_data, [784 x float]* %conv_grad_1, [9 x float]* %kernel_grad_1) nounwind" [f_b_1/forw_back_LTL.c:173]   --->   Operation 544 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 31> <Delay = 1.18>
ST_96 : Operation 545 [2/2] (1.18ns)   --->   "call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_1, [9 x float]* @conv_kernel_1, float %lr_in_addr_read) nounwind" [f_b_1/forw_back_LTL.c:175]   --->   Operation 545 'call' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 32> <Delay = 8.75>
ST_97 : Operation 546 [1/2] (0.00ns)   --->   "call fastcc void @MatrixBackPropagatio.1([9 x float]* %kernel_grad_1, [9 x float]* @conv_kernel_1, float %lr_in_addr_read) nounwind" [f_b_1/forw_back_LTL.c:175]   --->   Operation 546 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 547 [1/1] (8.75ns)   --->   "%lr_in_addr_read_3 = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)" [f_b_1/forw_back_LTL.c:179]   --->   Operation 547 'read' 'lr_in_addr_read_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 548 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:179]   --->   Operation 548 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 549 [1/1] (0.75ns)   --->   "br label %.loopexit4" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:179]   --->   Operation 549 'br' <Predicate = true> <Delay = 0.75>

State 98 <SV = 33> <Delay = 1.18>
ST_98 : Operation 550 [1/1] (0.00ns)   --->   "%i_0_i92 = phi i10 [ 0, %CalculateMatrixGrad.exit ], [ %i_13, %.loopexit4.loopexit ]"   --->   Operation 550 'phi' 'i_0_i92' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 551 [1/1] (0.00ns)   --->   "%phi_mul236 = phi i17 [ 0, %CalculateMatrixGrad.exit ], [ %add_ln101_4, %.loopexit4.loopexit ]" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 551 'phi' 'phi_mul236' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 552 [1/1] (1.02ns)   --->   "%add_ln101_4 = add i17 %phi_mul236, 180" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 552 'add' 'add_ln101_4' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 553 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind"   --->   Operation 553 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 554 [1/1] (0.85ns)   --->   "%icmp_ln99 = icmp eq i10 %i_0_i92, -448" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:179]   --->   Operation 554 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 555 [1/1] (0.93ns)   --->   "%i_13 = add i10 %i_0_i92, 1" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:179]   --->   Operation 555 'add' 'i_13' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 556 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %MatrixBackPropagation.2.exit, label %.preheader.i.preheader" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:179]   --->   Operation 556 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 557 [1/1] (0.75ns)   --->   "br label %.preheader.i"   --->   Operation 557 'br' <Predicate = (!icmp_ln99)> <Delay = 0.75>
ST_98 : Operation 558 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:180]   --->   Operation 558 'specmemcore' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_98 : Operation 559 [1/1] (0.75ns)   --->   "br label %.loopexit3" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:180]   --->   Operation 559 'br' <Predicate = (icmp_ln99)> <Delay = 0.75>

State 99 <SV = 34> <Delay = 2.37>
ST_99 : Operation 560 [1/1] (0.00ns)   --->   "%j_0_i93 = phi i8 [ %j_20, %29 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 560 'phi' 'j_0_i93' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 561 [1/1] (0.00ns)   --->   "%j_0_i93_cast = zext i8 %j_0_i93 to i17" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:179]   --->   Operation 561 'zext' 'j_0_i93_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 562 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 562 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 563 [1/1] (0.85ns)   --->   "%icmp_ln100 = icmp eq i8 %j_0_i93, -76" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:179]   --->   Operation 563 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 564 [1/1] (0.90ns)   --->   "%j_20 = add i8 %j_0_i93, 1" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:179]   --->   Operation 564 'add' 'j_20' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 565 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %.loopexit4.loopexit, label %29" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:179]   --->   Operation 565 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 566 [1/1] (1.02ns)   --->   "%add_ln101 = add i17 %phi_mul236, %j_0_i93_cast" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 566 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i17 %add_ln101 to i64" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 567 'zext' 'zext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 568 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add_2 = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln101" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 568 'getelementptr' 'fc_hidden_layer1_add_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 569 [1/1] (0.00ns)   --->   "%wgrad_1_addr_1 = getelementptr [103680 x float]* %wgrad_1, i64 0, i64 %zext_ln101" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 569 'getelementptr' 'wgrad_1_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 570 [2/2] (1.35ns)   --->   "%wgrad_1_load = load float* %wgrad_1_addr_1, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 570 'load' 'wgrad_1_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_99 : Operation 571 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 571 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 100 <SV = 35> <Delay = 1.35>
ST_100 : Operation 572 [1/2] (1.35ns)   --->   "%wgrad_1_load = load float* %wgrad_1_addr_1, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 572 'load' 'wgrad_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 101 <SV = 36> <Delay = 8.28>
ST_101 : Operation 573 [3/3] (8.28ns)   --->   "%tmp_i3 = fmul float %wgrad_1_load, %lr_in_addr_read_3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 573 'fmul' 'tmp_i3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 37> <Delay = 8.28>
ST_102 : Operation 574 [2/3] (8.28ns)   --->   "%tmp_i3 = fmul float %wgrad_1_load, %lr_in_addr_read_3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 574 'fmul' 'tmp_i3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 575 [2/2] (1.35ns)   --->   "%fc_hidden_layer1_loa_1 = load float* %fc_hidden_layer1_add_2, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 575 'load' 'fc_hidden_layer1_loa_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 103 <SV = 38> <Delay = 8.28>
ST_103 : Operation 576 [1/3] (8.28ns)   --->   "%tmp_i3 = fmul float %wgrad_1_load, %lr_in_addr_read_3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 576 'fmul' 'tmp_i3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 577 [1/2] (1.35ns)   --->   "%fc_hidden_layer1_loa_1 = load float* %fc_hidden_layer1_add_2, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 577 'load' 'fc_hidden_layer1_loa_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 104 <SV = 39> <Delay = 7.71>
ST_104 : Operation 578 [4/4] (7.71ns)   --->   "%tmp_i9 = fsub float %fc_hidden_layer1_loa_1, %tmp_i3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 578 'fsub' 'tmp_i9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 40> <Delay = 7.71>
ST_105 : Operation 579 [3/4] (7.71ns)   --->   "%tmp_i9 = fsub float %fc_hidden_layer1_loa_1, %tmp_i3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 579 'fsub' 'tmp_i9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 41> <Delay = 7.71>
ST_106 : Operation 580 [2/4] (7.71ns)   --->   "%tmp_i9 = fsub float %fc_hidden_layer1_loa_1, %tmp_i3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 580 'fsub' 'tmp_i9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 42> <Delay = 7.71>
ST_107 : Operation 581 [1/4] (7.71ns)   --->   "%tmp_i9 = fsub float %fc_hidden_layer1_loa_1, %tmp_i3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 581 'fsub' 'tmp_i9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 43> <Delay = 1.35>
ST_108 : Operation 582 [1/1] (1.35ns)   --->   "store float %tmp_i9, float* %fc_hidden_layer1_add_2, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179]   --->   Operation 582 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_108 : Operation 583 [1/1] (0.00ns)   --->   "br label %.preheader.i" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:179]   --->   Operation 583 'br' <Predicate = true> <Delay = 0.00>

State 109 <SV = 34> <Delay = 1.18>
ST_109 : Operation 584 [1/1] (0.00ns)   --->   "%i_0_i101 = phi i8 [ 0, %MatrixBackPropagation.2.exit ], [ %i_14, %.loopexit3.loopexit ]"   --->   Operation 584 'phi' 'i_0_i101' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 585 [1/1] (0.00ns)   --->   "%phi_mul238 = phi i13 [ 0, %MatrixBackPropagation.2.exit ], [ %add_ln101_5, %.loopexit3.loopexit ]" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 585 'phi' 'phi_mul238' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 586 [1/1] (0.97ns)   --->   "%add_ln101_5 = add i13 %phi_mul238, 45" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 586 'add' 'add_ln101_5' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 587 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 587 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 588 [1/1] (0.85ns)   --->   "%icmp_ln99_1 = icmp eq i8 %i_0_i101, -76" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:180]   --->   Operation 588 'icmp' 'icmp_ln99_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 589 [1/1] (0.90ns)   --->   "%i_14 = add i8 %i_0_i101, 1" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:180]   --->   Operation 589 'add' 'i_14' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 590 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99_1, label %MatrixBackPropagation.1.exit, label %.preheader.i107.preheader" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:180]   --->   Operation 590 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 591 [1/1] (0.75ns)   --->   "br label %.preheader.i107"   --->   Operation 591 'br' <Predicate = (!icmp_ln99_1)> <Delay = 0.75>
ST_109 : Operation 592 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:181]   --->   Operation 592 'specmemcore' <Predicate = (icmp_ln99_1)> <Delay = 0.00>
ST_109 : Operation 593 [1/1] (0.75ns)   --->   "br label %.loopexit" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:181]   --->   Operation 593 'br' <Predicate = (icmp_ln99_1)> <Delay = 0.75>

State 110 <SV = 35> <Delay = 2.32>
ST_110 : Operation 594 [1/1] (0.00ns)   --->   "%j_0_i105 = phi i6 [ %j_21, %30 ], [ 0, %.preheader.i107.preheader ]"   --->   Operation 594 'phi' 'j_0_i105' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 595 [1/1] (0.00ns)   --->   "%j_0_i105_cast = zext i6 %j_0_i105 to i13" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:180]   --->   Operation 595 'zext' 'j_0_i105_cast' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 596 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 596 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 597 [1/1] (0.87ns)   --->   "%icmp_ln100_1 = icmp eq i6 %j_0_i105, -19" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:180]   --->   Operation 597 'icmp' 'icmp_ln100_1' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 598 [1/1] (0.88ns)   --->   "%j_21 = add i6 %j_0_i105, 1" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:180]   --->   Operation 598 'add' 'j_21' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 599 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100_1, label %.loopexit3.loopexit, label %30" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:180]   --->   Operation 599 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 600 [1/1] (0.97ns)   --->   "%add_ln101_1 = add i13 %phi_mul238, %j_0_i105_cast" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 600 'add' 'add_ln101_1' <Predicate = (!icmp_ln100_1)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i13 %add_ln101_1 to i64" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 601 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln100_1)> <Delay = 0.00>
ST_110 : Operation 602 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add_2 = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln101_1" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 602 'getelementptr' 'fc_hidden_layer2_add_2' <Predicate = (!icmp_ln100_1)> <Delay = 0.00>
ST_110 : Operation 603 [1/1] (0.00ns)   --->   "%wgrad_2_addr_1 = getelementptr [8100 x float]* %wgrad_2, i64 0, i64 %zext_ln101_1" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 603 'getelementptr' 'wgrad_2_addr_1' <Predicate = (!icmp_ln100_1)> <Delay = 0.00>
ST_110 : Operation 604 [2/2] (1.35ns)   --->   "%wgrad_2_load = load float* %wgrad_2_addr_1, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 604 'load' 'wgrad_2_load' <Predicate = (!icmp_ln100_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_110 : Operation 605 [1/1] (0.00ns)   --->   "br label %.loopexit3"   --->   Operation 605 'br' <Predicate = (icmp_ln100_1)> <Delay = 0.00>

State 111 <SV = 36> <Delay = 1.35>
ST_111 : Operation 606 [1/2] (1.35ns)   --->   "%wgrad_2_load = load float* %wgrad_2_addr_1, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 606 'load' 'wgrad_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 112 <SV = 37> <Delay = 8.28>
ST_112 : Operation 607 [3/3] (8.28ns)   --->   "%tmp_i4 = fmul float %wgrad_2_load, %lr_in_addr_read_3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 607 'fmul' 'tmp_i4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 38> <Delay = 8.28>
ST_113 : Operation 608 [2/3] (8.28ns)   --->   "%tmp_i4 = fmul float %wgrad_2_load, %lr_in_addr_read_3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 608 'fmul' 'tmp_i4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 39> <Delay = 8.28>
ST_114 : Operation 609 [1/3] (8.28ns)   --->   "%tmp_i4 = fmul float %wgrad_2_load, %lr_in_addr_read_3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 609 'fmul' 'tmp_i4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 610 [2/2] (0.99ns)   --->   "%fc_hidden_layer2_loa_1 = load float* %fc_hidden_layer2_add_2, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 610 'load' 'fc_hidden_layer2_loa_1' <Predicate = true> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>

State 115 <SV = 40> <Delay = 8.70>
ST_115 : Operation 611 [1/2] (0.99ns)   --->   "%fc_hidden_layer2_loa_1 = load float* %fc_hidden_layer2_add_2, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 611 'load' 'fc_hidden_layer2_loa_1' <Predicate = true> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_115 : Operation 612 [4/4] (7.71ns)   --->   "%tmp_i1_64 = fsub float %fc_hidden_layer2_loa_1, %tmp_i4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 612 'fsub' 'tmp_i1_64' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 41> <Delay = 7.71>
ST_116 : Operation 613 [3/4] (7.71ns)   --->   "%tmp_i1_64 = fsub float %fc_hidden_layer2_loa_1, %tmp_i4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 613 'fsub' 'tmp_i1_64' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 42> <Delay = 7.71>
ST_117 : Operation 614 [2/4] (7.71ns)   --->   "%tmp_i1_64 = fsub float %fc_hidden_layer2_loa_1, %tmp_i4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 614 'fsub' 'tmp_i1_64' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 43> <Delay = 8.70>
ST_118 : Operation 615 [1/4] (7.71ns)   --->   "%tmp_i1_64 = fsub float %fc_hidden_layer2_loa_1, %tmp_i4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 615 'fsub' 'tmp_i1_64' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 616 [1/1] (0.99ns)   --->   "store float %tmp_i1_64, float* %fc_hidden_layer2_add_2, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180]   --->   Operation 616 'store' <Predicate = true> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_118 : Operation 617 [1/1] (0.00ns)   --->   "br label %.preheader.i107" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:180]   --->   Operation 617 'br' <Predicate = true> <Delay = 0.00>

State 119 <SV = 35> <Delay = 1.20>
ST_119 : Operation 618 [1/1] (0.00ns)   --->   "%i_0_i118 = phi i6 [ 0, %MatrixBackPropagation.1.exit ], [ %i_15, %.loopexit.loopexit ]"   --->   Operation 618 'phi' 'i_0_i118' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 619 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 619 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 620 [1/1] (0.87ns)   --->   "%icmp_ln99_2 = icmp eq i6 %i_0_i118, -19" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:181]   --->   Operation 620 'icmp' 'icmp_ln99_2' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 621 [1/1] (0.88ns)   --->   "%i_15 = add i6 %i_0_i118, 1" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:181]   --->   Operation 621 'add' 'i_15' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 622 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99_2, label %MatrixBackPropagation.exit, label %.preheader.preheader.i121" [f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:181]   --->   Operation 622 'br' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 623 [1/1] (0.00ns)   --->   "%shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i_0_i118, i3 0)" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 623 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln99_2)> <Delay = 0.00>
ST_119 : Operation 624 [1/1] (0.00ns)   --->   "%shl_ln101_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i118, i1 false)" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 624 'bitconcatenate' 'shl_ln101_1' <Predicate = (!icmp_ln99_2)> <Delay = 0.00>
ST_119 : Operation 625 [1/1] (0.75ns)   --->   "br label %.preheader.i124" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:181]   --->   Operation 625 'br' <Predicate = (!icmp_ln99_2)> <Delay = 0.75>
ST_119 : Operation 626 [1/1] (0.00ns)   --->   "ret void" [f_b_1/forw_back_LTL.c:182]   --->   Operation 626 'ret' <Predicate = (icmp_ln99_2)> <Delay = 0.00>

State 120 <SV = 36> <Delay = 3.16>
ST_120 : Operation 627 [1/1] (0.00ns)   --->   "%j_0_i122 = phi i4 [ %j_22, %31 ], [ 0, %.preheader.preheader.i121 ]"   --->   Operation 627 'phi' 'j_0_i122' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 628 [1/1] (0.00ns)   --->   "%j_0_i122_cast = zext i4 %j_0_i122 to i7" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:181]   --->   Operation 628 'zext' 'j_0_i122_cast' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 629 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 629 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 630 [1/1] (0.88ns)   --->   "%icmp_ln100_2 = icmp eq i4 %j_0_i122, -6" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:181]   --->   Operation 630 'icmp' 'icmp_ln100_2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 631 [1/1] (0.86ns)   --->   "%j_22 = add i4 %j_0_i122, 1" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:181]   --->   Operation 631 'add' 'j_22' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 632 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100_2, label %.loopexit.loopexit, label %31" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:181]   --->   Operation 632 'br' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 633 [1/1] (0.89ns)   --->   "%add_ln101_2 = add i7 %shl_ln101_1, %j_0_i122_cast" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 633 'add' 'add_ln101_2' <Predicate = (!icmp_ln100_2)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i7 %add_ln101_2 to i9" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 634 'zext' 'zext_ln101_3' <Predicate = (!icmp_ln100_2)> <Delay = 0.00>
ST_120 : Operation 635 [1/1] (0.92ns)   --->   "%add_ln101_3 = add i9 %zext_ln101_3, %shl_ln2" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 635 'add' 'add_ln101_3' <Predicate = (!icmp_ln100_2)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i9 %add_ln101_3 to i64" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 636 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln100_2)> <Delay = 0.00>
ST_120 : Operation 637 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add_2 = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln101_2" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 637 'getelementptr' 'fc_hidden_layer3_add_2' <Predicate = (!icmp_ln100_2)> <Delay = 0.00>
ST_120 : Operation 638 [1/1] (0.00ns)   --->   "%wgrad_3_addr_1 = getelementptr [450 x float]* %wgrad_3, i64 0, i64 %zext_ln101_2" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 638 'getelementptr' 'wgrad_3_addr_1' <Predicate = (!icmp_ln100_2)> <Delay = 0.00>
ST_120 : Operation 639 [2/2] (1.35ns)   --->   "%wgrad_3_load = load float* %wgrad_3_addr_1, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 639 'load' 'wgrad_3_load' <Predicate = (!icmp_ln100_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_120 : Operation 640 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 640 'br' <Predicate = (icmp_ln100_2)> <Delay = 0.00>

State 121 <SV = 37> <Delay = 1.35>
ST_121 : Operation 641 [1/2] (1.35ns)   --->   "%wgrad_3_load = load float* %wgrad_3_addr_1, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 641 'load' 'wgrad_3_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 122 <SV = 38> <Delay = 8.28>
ST_122 : Operation 642 [3/3] (8.28ns)   --->   "%tmp_i7_67 = fmul float %wgrad_3_load, %lr_in_addr_read_3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 642 'fmul' 'tmp_i7_67' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 39> <Delay = 8.28>
ST_123 : Operation 643 [2/3] (8.28ns)   --->   "%tmp_i7_67 = fmul float %wgrad_3_load, %lr_in_addr_read_3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 643 'fmul' 'tmp_i7_67' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 644 [2/2] (1.35ns)   --->   "%fc_hidden_layer3_loa_1 = load float* %fc_hidden_layer3_add_2, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 644 'load' 'fc_hidden_layer3_loa_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 124 <SV = 40> <Delay = 8.28>
ST_124 : Operation 645 [1/3] (8.28ns)   --->   "%tmp_i7_67 = fmul float %wgrad_3_load, %lr_in_addr_read_3" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 645 'fmul' 'tmp_i7_67' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 646 [1/2] (1.35ns)   --->   "%fc_hidden_layer3_loa_1 = load float* %fc_hidden_layer3_add_2, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 646 'load' 'fc_hidden_layer3_loa_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 125 <SV = 41> <Delay = 7.71>
ST_125 : Operation 647 [4/4] (7.71ns)   --->   "%tmp_i2_68 = fsub float %fc_hidden_layer3_loa_1, %tmp_i7_67" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 647 'fsub' 'tmp_i2_68' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 42> <Delay = 7.71>
ST_126 : Operation 648 [3/4] (7.71ns)   --->   "%tmp_i2_68 = fsub float %fc_hidden_layer3_loa_1, %tmp_i7_67" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 648 'fsub' 'tmp_i2_68' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 43> <Delay = 7.71>
ST_127 : Operation 649 [2/4] (7.71ns)   --->   "%tmp_i2_68 = fsub float %fc_hidden_layer3_loa_1, %tmp_i7_67" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 649 'fsub' 'tmp_i2_68' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 44> <Delay = 7.71>
ST_128 : Operation 650 [1/4] (7.71ns)   --->   "%tmp_i2_68 = fsub float %fc_hidden_layer3_loa_1, %tmp_i7_67" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 650 'fsub' 'tmp_i2_68' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 45> <Delay = 1.35>
ST_129 : Operation 651 [1/1] (1.35ns)   --->   "store float %tmp_i2_68, float* %fc_hidden_layer3_add_2, align 4" [f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181]   --->   Operation 651 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_129 : Operation 652 [1/1] (0.00ns)   --->   "br label %.preheader.i124" [f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:181]   --->   Operation 652 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.79ns
The critical path consists of the following:
	wire read on port 'label_r' (f_b_1/forw_back_LTL.c:127) [20]  (0 ns)
	'getelementptr' operation ('probability_result_a', f_b_1/forw_back_LTL.c:130) [44]  (0 ns)
	'load' operation ('probability_result_l', f_b_1/forw_back_LTL.c:130) on array 'probability_result' [45]  (0.79 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'load' operation ('probability_result_l', f_b_1/forw_back_LTL.c:130) on array 'probability_result' [45]  (0.79 ns)
	'fadd' operation ('tmp', f_b_1/forw_back_LTL.c:130) [46]  (7.72 ns)

 <State 3>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp', f_b_1/forw_back_LTL.c:130) [46]  (7.72 ns)

 <State 4>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp', f_b_1/forw_back_LTL.c:130) [46]  (7.72 ns)

 <State 5>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp', f_b_1/forw_back_LTL.c:130) [46]  (7.72 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln130', f_b_1/forw_back_LTL.c:130) [57]  (1.11 ns)
	blocking operation 0.662 ns on control path)

 <State 7>: 1.58ns
The critical path consists of the following:
	'load' operation ('probability_result_l_1', f_b_1/forw_back_LTL.c:131) on array 'probability_result' [62]  (0.79 ns)
	'store' operation ('store_ln131', f_b_1/forw_back_LTL.c:131) of variable 'probability_result_l_1', f_b_1/forw_back_LTL.c:131 on array 'grad_3', f_b_1/forw_back_LTL.c:128 [64]  (0.79 ns)

 <State 8>: 2.68ns
The critical path consists of the following:
	'phi' operation ('i_0_i', f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134) with incoming values : ('shl_ln63_mid2_v_v', f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134) [76]  (0 ns)
	'add' operation ('i', f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:134) [83]  (0.887 ns)
	'select' operation ('shl_ln63_mid2_v_v', f_b_1/forw_back_LTL.c:62->f_b_1/forw_back_LTL.c:134) [90]  (0.44 ns)
	'getelementptr' operation ('fc_in_3_relu2_0_addr', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134) [94]  (0 ns)
	'load' operation ('fc_in_3_relu2_0_load', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134) on array 'fc_in_3_relu2_0' [95]  (1.35 ns)

 <State 9>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln63', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134) [101]  (0.897 ns)
	'add' operation ('add_ln63_1', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134) [103]  (0.921 ns)

 <State 10>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134) [100]  (8.29 ns)

 <State 11>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134) [100]  (8.29 ns)

 <State 12>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134) [100]  (8.29 ns)

 <State 13>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('wgrad_3_addr', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134) [105]  (0 ns)
	'store' operation ('store_ln63', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134) of variable 'tmp_i', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:134 on array 'wgrad_3', f_b_1/forw_back_LTL.c:133 [106]  (1.35 ns)

 <State 14>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:137) [113]  (0.755 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:137) [113]  (0 ns)
	'getelementptr' operation ('rgrad_2_addr', f_b_1/forw_back_LTL.c:68->f_b_1/forw_back_LTL.c:137) [120]  (0 ns)
	'store' operation ('store_ln68', f_b_1/forw_back_LTL.c:68->f_b_1/forw_back_LTL.c:137) of constant 0 on array 'rgrad_2', f_b_1/forw_back_LTL.c:136 [121]  (1.35 ns)

 <State 16>: 3.17ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:137) [127]  (0 ns)
	'add' operation ('add_ln70', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) [134]  (0.897 ns)
	'add' operation ('add_ln70_1', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) [136]  (0.921 ns)
	'getelementptr' operation ('fc_hidden_layer3_add', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) [138]  (0 ns)
	'load' operation ('fc_hidden_layer3_loa', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) on array 'fc_hidden_layer3' [139]  (1.35 ns)

 <State 17>: 1.35ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer3_loa', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) on array 'fc_hidden_layer3' [139]  (1.35 ns)

 <State 18>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i5', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) [143]  (8.29 ns)

 <State 19>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i5', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) [143]  (8.29 ns)

 <State 20>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i5', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) [143]  (8.29 ns)

 <State 21>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_48', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) [144]  (7.72 ns)

 <State 22>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_48', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) [144]  (7.72 ns)

 <State 23>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_48', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) [144]  (7.72 ns)

 <State 24>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_48', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) [144]  (7.72 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln70', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137) of variable 'tmp_i_48', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:137 on array 'rgrad_2', f_b_1/forw_back_LTL.c:136 [145]  (1.35 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:139) [153]  (0 ns)
	'getelementptr' operation ('fc_out_2_0_addr', f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139) [160]  (0 ns)
	'load' operation ('fc_out_2_0_load', f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139) on array 'fc_out_2_0' [161]  (1.35 ns)

 <State 27>: 4.7ns
The critical path consists of the following:
	'load' operation ('fc_out_2_0_load', f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139) on array 'fc_out_2_0' [161]  (1.35 ns)
	'fcmp' operation ('tmp_14', f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:139) [168]  (3.35 ns)

 <State 28>: 4.14ns
The critical path consists of the following:
	'load' operation ('rgrad_2_load', f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:139) on array 'rgrad_2', f_b_1/forw_back_LTL.c:136 [171]  (1.35 ns)
	'fpext' operation ('tmp_i5_50', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139) [174]  (2.79 ns)

 <State 29>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('tmp_i5_50', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139) [174]  (2.79 ns)

 <State 30>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i1', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139) [175]  (8.33 ns)

 <State 31>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i1', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139) [175]  (8.33 ns)

 <State 32>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i1', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139) [175]  (8.33 ns)

 <State 33>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i1', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139) [175]  (8.33 ns)

 <State 34>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i1', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139) [175]  (8.33 ns)

 <State 35>: 3.32ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_i', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139) [176]  (3.32 ns)

 <State 36>: 4.67ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_i', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139) [176]  (3.32 ns)
	'store' operation ('store_ln79', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139) of variable 'tmp_2_i', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:139 on array 'grad_2', f_b_1/forw_back_LTL.c:138 [178]  (1.35 ns)

 <State 37>: 2.7ns
The critical path consists of the following:
	'phi' operation ('i_0_i16', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) with incoming values : ('select_ln63_1', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) [191]  (0 ns)
	'add' operation ('i', f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:141) [198]  (0.907 ns)
	'select' operation ('select_ln63_1', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) [205]  (0.445 ns)
	'getelementptr' operation ('fc_in_2_relu1_0_addr', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) [209]  (0 ns)
	'load' operation ('fc_in_2_relu1_0_load', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) on array 'fc_in_2_relu1_0' [210]  (1.35 ns)

 <State 38>: 2.85ns
The critical path consists of the following:
	'mul' operation of DSP[216] ('mul_ln63', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) [207]  (0.638 ns)
	'add' operation of DSP[216] ('add_ln63_2', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) [216]  (2.21 ns)

 <State 39>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i6', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) [215]  (8.29 ns)

 <State 40>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i6', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) [215]  (8.29 ns)

 <State 41>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i6', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) [215]  (8.29 ns)

 <State 42>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('wgrad_2_addr', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) [218]  (0 ns)
	'store' operation ('store_ln63', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141) of variable 'tmp_i6', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:141 on array 'wgrad_2', f_b_1/forw_back_LTL.c:140 [219]  (1.35 ns)

 <State 43>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:144) [226]  (0.755 ns)

 <State 44>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln67_1', f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:144) [230]  (0.856 ns)
	blocking operation 0.331 ns on control path)

 <State 45>: 1.97ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:144) [239]  (0 ns)
	'add' operation ('add_ln70_2', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) [247]  (0.975 ns)
	'getelementptr' operation ('fc_hidden_layer2_add', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) [249]  (0 ns)
	'load' operation ('fc_hidden_layer2_loa', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) on array 'fc_hidden_layer2' [250]  (0.99 ns)

 <State 46>: 1.35ns
The critical path consists of the following:
	'load' operation ('grad_2_load_1', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) on array 'grad_2', f_b_1/forw_back_LTL.c:138 [253]  (1.35 ns)

 <State 47>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i8', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) [254]  (8.29 ns)

 <State 48>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i8', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) [254]  (8.29 ns)

 <State 49>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i8', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) [254]  (8.29 ns)

 <State 50>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i6_54', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) [255]  (7.72 ns)

 <State 51>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i6_54', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) [255]  (7.72 ns)

 <State 52>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i6_54', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) [255]  (7.72 ns)

 <State 53>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i6_54', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:144) [255]  (7.72 ns)

 <State 54>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_1/forw_back_LTL.c:75->f_b_1/forw_back_LTL.c:146) [263]  (0 ns)
	'getelementptr' operation ('fc_out_1_0_addr', f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146) [270]  (0 ns)
	'load' operation ('fc_out_1_0_load', f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146) on array 'fc_out_1_0' [271]  (1.35 ns)

 <State 55>: 4.7ns
The critical path consists of the following:
	'load' operation ('fc_out_1_0_load', f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146) on array 'fc_out_1_0' [271]  (1.35 ns)
	'fcmp' operation ('tmp_16', f_b_1/forw_back_LTL.c:76->f_b_1/forw_back_LTL.c:146) [278]  (3.35 ns)

 <State 56>: 4.14ns
The critical path consists of the following:
	'load' operation ('rgrad_1_load', f_b_1/forw_back_LTL.c:77->f_b_1/forw_back_LTL.c:146) on array 'rgrad_1', f_b_1/forw_back_LTL.c:143 [281]  (1.35 ns)
	'fpext' operation ('tmp_i7', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146) [284]  (2.79 ns)

 <State 57>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('tmp_i7', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146) [284]  (2.79 ns)

 <State 58>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i2', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146) [285]  (8.33 ns)

 <State 59>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i2', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146) [285]  (8.33 ns)

 <State 60>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i2', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146) [285]  (8.33 ns)

 <State 61>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i2', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146) [285]  (8.33 ns)

 <State 62>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i2', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146) [285]  (8.33 ns)

 <State 63>: 3.32ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_i2', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146) [286]  (3.32 ns)

 <State 64>: 4.67ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_2_i2', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146) [286]  (3.32 ns)
	'store' operation ('store_ln79', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146) of variable 'tmp_2_i2', f_b_1/forw_back_LTL.c:79->f_b_1/forw_back_LTL.c:146 on array 'grad_1', f_b_1/forw_back_LTL.c:145 [288]  (1.35 ns)

 <State 65>: 2.76ns
The critical path consists of the following:
	'phi' operation ('i_0_i60', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) with incoming values : ('select_ln63_3', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) [301]  (0 ns)
	'add' operation ('i', f_b_1/forw_back_LTL.c:61->f_b_1/forw_back_LTL.c:148) [308]  (0.934 ns)
	'select' operation ('select_ln63_3', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) [315]  (0.47 ns)
	'getelementptr' operation ('fc_in_1_0_addr', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) [319]  (0 ns)
	'load' operation ('fc_in_1_0_load', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) on array 'fc_in_1_0' [320]  (1.35 ns)

 <State 66>: 2.85ns
The critical path consists of the following:
	'mul' operation of DSP[326] ('mul_ln63_1', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) [317]  (0.638 ns)
	'add' operation of DSP[326] ('add_ln63_3', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) [326]  (2.21 ns)

 <State 67>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) [325]  (8.29 ns)

 <State 68>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) [325]  (8.29 ns)

 <State 69>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) [325]  (8.29 ns)

 <State 70>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('wgrad_1_addr', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) [328]  (0 ns)
	'store' operation ('store_ln63', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148) of variable 'tmp_i1', f_b_1/forw_back_LTL.c:63->f_b_1/forw_back_LTL.c:148 on array 'wgrad_1', f_b_1/forw_back_LTL.c:147 [329]  (1.35 ns)

 <State 71>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', f_b_1/forw_back_LTL.c:67->f_b_1/forw_back_LTL.c:151) [336]  (0.755 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:175) [379]  (8.75 ns)

 <State 73>: 2.38ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_1/forw_back_LTL.c:69->f_b_1/forw_back_LTL.c:151) [349]  (0 ns)
	'add' operation ('add_ln70_3', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) [357]  (1.03 ns)
	'getelementptr' operation ('fc_hidden_layer1_add', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) [359]  (0 ns)
	'load' operation ('fc_hidden_layer1_loa', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) on array 'fc_hidden_layer1' [360]  (1.35 ns)

 <State 74>: 1.35ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer1_loa', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) on array 'fc_hidden_layer1' [360]  (1.35 ns)

 <State 75>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) [364]  (8.29 ns)

 <State 76>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) [364]  (8.29 ns)

 <State 77>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) [364]  (8.29 ns)

 <State 78>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i8_59', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) [365]  (7.72 ns)

 <State 79>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i8_59', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) [365]  (7.72 ns)

 <State 80>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i8_59', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) [365]  (7.72 ns)

 <State 81>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i8_59', f_b_1/forw_back_LTL.c:70->f_b_1/forw_back_LTL.c:151) [365]  (7.72 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:175) [379]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:175) [379]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:175) [379]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:175) [379]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:175) [379]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:175) [379]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus read on port 'lr_in' (f_b_1/forw_back_LTL.c:175) [380]  (8.75 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus read on port 'lr_in' (f_b_1/forw_back_LTL.c:176) [383]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:177) [385]  (8.75 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus read on port 'lr_in' (f_b_1/forw_back_LTL.c:177) [386]  (8.75 ns)

 <State 92>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:179) [388]  (8.75 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:179) [388]  (8.75 ns)

 <State 94>: 8.75ns
The critical path consists of the following:
	bus request on port 'lr_in' (f_b_1/forw_back_LTL.c:179) [388]  (8.75 ns)

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 1.18ns
The critical path consists of the following:
	'call' operation ('call_ln175', f_b_1/forw_back_LTL.c:175) to 'MatrixBackPropagatio.1' [381]  (1.18 ns)

 <State 97>: 8.75ns
The critical path consists of the following:
	bus read on port 'lr_in' (f_b_1/forw_back_LTL.c:179) [389]  (8.75 ns)

 <State 98>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln99', f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:179) [397]  (0.859 ns)
	blocking operation 0.331 ns on control path)

 <State 99>: 2.38ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:179) [403]  (0 ns)
	'add' operation ('add_ln101', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) [410]  (1.03 ns)
	'getelementptr' operation ('wgrad_1_addr_1', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) [413]  (0 ns)
	'load' operation ('wgrad_1_load', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) on array 'wgrad_1', f_b_1/forw_back_LTL.c:147 [414]  (1.35 ns)

 <State 100>: 1.35ns
The critical path consists of the following:
	'load' operation ('wgrad_1_load', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) on array 'wgrad_1', f_b_1/forw_back_LTL.c:147 [414]  (1.35 ns)

 <State 101>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i3', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) [415]  (8.29 ns)

 <State 102>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i3', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) [415]  (8.29 ns)

 <State 103>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i3', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) [415]  (8.29 ns)

 <State 104>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i9', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) [417]  (7.72 ns)

 <State 105>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i9', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) [417]  (7.72 ns)

 <State 106>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i9', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) [417]  (7.72 ns)

 <State 107>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i9', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) [417]  (7.72 ns)

 <State 108>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln101', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179) of variable 'tmp_i9', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:179 on array 'fc_hidden_layer1' [418]  (1.35 ns)

 <State 109>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln99_1', f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:180) [430]  (0.856 ns)
	blocking operation 0.331 ns on control path)

 <State 110>: 2.33ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:180) [436]  (0 ns)
	'add' operation ('add_ln101_1', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) [443]  (0.975 ns)
	'getelementptr' operation ('wgrad_2_addr_1', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) [446]  (0 ns)
	'load' operation ('wgrad_2_load', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) on array 'wgrad_2', f_b_1/forw_back_LTL.c:140 [447]  (1.35 ns)

 <State 111>: 1.35ns
The critical path consists of the following:
	'load' operation ('wgrad_2_load', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) on array 'wgrad_2', f_b_1/forw_back_LTL.c:140 [447]  (1.35 ns)

 <State 112>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i4', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) [448]  (8.29 ns)

 <State 113>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i4', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) [448]  (8.29 ns)

 <State 114>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i4', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) [448]  (8.29 ns)

 <State 115>: 8.71ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer2_loa_1', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) on array 'fc_hidden_layer2' [449]  (0.99 ns)
	'fsub' operation ('tmp_i1_64', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) [450]  (7.72 ns)

 <State 116>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1_64', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) [450]  (7.72 ns)

 <State 117>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1_64', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) [450]  (7.72 ns)

 <State 118>: 8.71ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1_64', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) [450]  (7.72 ns)
	'store' operation ('store_ln101', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) of variable 'tmp_i1_64', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180 on array 'fc_hidden_layer2' [451]  (0.99 ns)

 <State 119>: 1.2ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln99_2', f_b_1/forw_back_LTL.c:99->f_b_1/forw_back_LTL.c:181) [461]  (0.87 ns)
	blocking operation 0.331 ns on control path)

 <State 120>: 3.17ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_1/forw_back_LTL.c:100->f_b_1/forw_back_LTL.c:181) [469]  (0 ns)
	'add' operation ('add_ln101_2', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) [476]  (0.897 ns)
	'add' operation ('add_ln101_3', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) [478]  (0.921 ns)
	'getelementptr' operation ('wgrad_3_addr_1', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) [481]  (0 ns)
	'load' operation ('wgrad_3_load', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) on array 'wgrad_3', f_b_1/forw_back_LTL.c:133 [482]  (1.35 ns)

 <State 121>: 1.35ns
The critical path consists of the following:
	'load' operation ('wgrad_3_load', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) on array 'wgrad_3', f_b_1/forw_back_LTL.c:133 [482]  (1.35 ns)

 <State 122>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i7_67', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) [483]  (8.29 ns)

 <State 123>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i7_67', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) [483]  (8.29 ns)

 <State 124>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i7_67', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) [483]  (8.29 ns)

 <State 125>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i2_68', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) [485]  (7.72 ns)

 <State 126>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i2_68', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) [485]  (7.72 ns)

 <State 127>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i2_68', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) [485]  (7.72 ns)

 <State 128>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i2_68', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) [485]  (7.72 ns)

 <State 129>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln101', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181) of variable 'tmp_i2_68', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:181 on array 'fc_hidden_layer3' [486]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
