// Seed: 2677823520
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign id_2 = -1;
  localparam id_4 = 1;
  initial $display(id_2 == id_2);
  wire id_5, id_6;
  assign id_5 = -1 != -1;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    id_3
);
  always deassign id_1;
  wire id_4;
  reg  id_5;
  tri1 id_6;
  assign id_1 = ~1'b0;
  wor id_7;
  localparam id_8 = 1;
  supply0 id_9 = {-1'b0};
  always begin : LABEL_0
    id_3.id_7 = 1;
  end
  module_0 modCall_1 (
      id_4,
      id_9
  );
  assign modCall_1.type_8 = 0;
  initial id_5 <= -1;
  always id_5 <= -1;
  assign id_6 = 1'b0;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  initial id_1 <= -1;
  localparam id_15 = "";
endmodule
