Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Mon Nov 13 17:49:40 2023
| Host             : UEM running 64-bit unknown
| Command          : report_power -file top_fmc228_pcie_power_routed.rpt -pb top_fmc228_pcie_power_summary_routed.pb -rpx top_fmc228_pcie_power_routed.rpx
| Design           : top_fmc228_pcie
| Device           : xc7k420tffg1156-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 5.213 |
| Dynamic (W)              | 4.907 |
| Device Static (W)        | 0.306 |
| Total Off-Chip Power (W) | 0.009 |
| Effective TJA (C/W)      | 1.4   |
| Max Ambient (C)          | 77.7  |
| Junction Temperature (C) | 32.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.172 |       95 |       --- |             --- |
| Slice Logic              |     0.118 |    50668 |       --- |             --- |
|   LUT as Logic           |     0.106 |    21883 |    260600 |            8.40 |
|   Register               |     0.006 |    19624 |    521200 |            3.77 |
|   CARRY4                 |     0.004 |     1351 |     74650 |            1.81 |
|   LUT as Distributed RAM |     0.001 |     2208 |    108600 |            2.03 |
|   F7/F8 Muxes            |    <0.001 |     2112 |    298600 |            0.71 |
|   LUT as Shift Register  |    <0.001 |       67 |    108600 |            0.06 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |    <0.001 |     1639 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       224 |            0.45 |
| Signals                  |     0.168 |    37300 |       --- |             --- |
| Block RAM                |     0.212 |      201 |       835 |           24.07 |
| MMCM                     |     0.202 |        2 |         8 |           25.00 |
| PLL                      |     0.276 |        2 |         8 |           25.00 |
| DSPs                     |    <0.001 |       31 |      1680 |            1.85 |
| I/O                      |     0.319 |      112 |       400 |           28.00 |
| GTX                      |     3.466 |       17 |        32 |           53.13 |
| Static Power             |     0.306 |          |           |                 |
| Total                    |     5.239 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.166 |       1.012 |      0.155 |
| Vccaux    |       1.800 |     0.307 |       0.268 |      0.039 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.105 |       0.104 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.029 |       0.016 |      0.012 |
| MGTAVcc   |       1.000 |     1.672 |       1.658 |      0.014 |
| MGTAVtt   |       1.200 |     1.185 |       1.172 |      0.013 |
| MGTVccaux |       1.800 |     0.041 |       0.041 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                   | Domain                                                                                          | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+
| CLKFBIN                                                                                                 | CLKFBIN                                                                                         |            10.0 |
| I                                                                                                       | amc502_imp/I                                                                                    |            25.0 |
| I_1                                                                                                     | I                                                                                               |             5.0 |
| amc502_fpclka_p                                                                                         | amc502_fpclka_p                                                                                 |            25.0 |
| amc502_fpclkb_p                                                                                         | amc502_fpclkb_p                                                                                 |            25.0 |
| clk100mhz1_p                                                                                            | clk100mhz1_p                                                                                    |            10.0 |
| clk125mhz2_p                                                                                            | clk125mhz2_p                                                                                    |             8.0 |
| clkfbout                                                                                                | pcs_pma/U0/core_clocking_i/clkfbout                                                             |            16.0 |
| clkout0                                                                                                 | pcs_pma/U0/core_clocking_i/clkout0                                                              |             8.0 |
| clkout1                                                                                                 | pcs_pma/U0/core_clocking_i/clkout1                                                              |            16.0 |
| fmc228_dclkout0_p                                                                                       | fmc228_dclkout0_p                                                                               |             4.0 |
| fmc228_dclkout10_p                                                                                      | fmc228_dclkout10_p                                                                              |             4.0 |
| fmc228_dclkout12_p                                                                                      | fmc228_dclkout12_p                                                                              |             4.0 |
| fmc228_dclkout2_p                                                                                       | fmc228_dclkout2_p                                                                               |             4.0 |
| fmc228_sysref11_p                                                                                       | fmc228_sysref11_p                                                                               |          2000.0 |
| fmc228_sysref13_p                                                                                       | fmc228_sysref13_p                                                                               |          2000.0 |
| master_bcoclk                                                                                           | amc502_imp/master_pll_imp_n_1                                                                   |            25.0 |
| master_sysclk                                                                                           | amc502_imp/master_pll_imp_n_2                                                                   |            12.5 |
| mmcm_imp_n_12                                                                                           | mmcm_imp_n_12                                                                                   |           100.0 |
| mmcm_imp_n_4                                                                                            | mmcm_imp_n_4                                                                                    |            50.0 |
| pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK | pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txoutclk |            16.0 |
| slave_bcoclk                                                                                            | amc502_imp/slave_pll_imp_n_1                                                                    |            25.0 |
| slave_pll_imp_n_0                                                                                       | amc502_imp/slave_pll_imp_n_0                                                                    |            25.0 |
| slave_pll_imp_n_0_1                                                                                     | amc502_imp/slave_pll_imp_n_0                                                                    |            25.0 |
| slave_sysclk                                                                                            | amc502_imp/slave_pll_imp_n_2                                                                    |            12.5 |
+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                           | Power (W) |
+------------------------------------------------------------------------------------------------+-----------+
| top_fmc228_pcie                                                                                |     4.934 |
|   amc502_i2c_sda_l1_iobuf                                                                      |    <0.001 |
|   amc502_i2c_sda_llx_iobuf                                                                     |    <0.001 |
|   amc502_imp                                                                                   |     0.313 |
|     bco_imp                                                                                    |    <0.001 |
|     count_imp                                                                                  |     0.003 |
|       g[0].count_imp                                                                           |    <0.001 |
|       g[10].count_imp                                                                          |    <0.001 |
|       g[11].count_imp                                                                          |    <0.001 |
|       g[12].count_imp                                                                          |    <0.001 |
|       g[13].count_imp                                                                          |    <0.001 |
|       g[14].count_imp                                                                          |    <0.001 |
|       g[15].count_imp                                                                          |    <0.001 |
|       g[1].count_imp                                                                           |    <0.001 |
|       g[2].count_imp                                                                           |    <0.001 |
|       g[3].count_imp                                                                           |    <0.001 |
|       g[4].count_imp                                                                           |    <0.001 |
|       g[5].count_imp                                                                           |    <0.001 |
|       g[6].count_imp                                                                           |    <0.001 |
|       g[7].count_imp                                                                           |    <0.001 |
|       g[8].count_imp                                                                           |    <0.001 |
|       g[9].count_imp                                                                           |    <0.001 |
|       timer_imp                                                                                |    <0.001 |
|     event_imp                                                                                  |    <0.001 |
|     g[0].clkfreq_imp                                                                           |    <0.001 |
|       count_imp                                                                                |    <0.001 |
|     g[10].clkfreq_imp                                                                          |     0.002 |
|       count_imp                                                                                |     0.001 |
|     g[11].clkfreq_imp                                                                          |    <0.001 |
|       count_imp                                                                                |    <0.001 |
|     g[12].clkfreq_imp                                                                          |    <0.001 |
|       count_imp                                                                                |    <0.001 |
|     g[1].clkfreq_imp                                                                           |    <0.001 |
|       count_imp                                                                                |    <0.001 |
|     g[2].clkfreq_imp                                                                           |    <0.001 |
|       count_imp                                                                                |    <0.001 |
|     g[3].clkfreq_imp                                                                           |    <0.001 |
|       count_imp                                                                                |    <0.001 |
|     g[4].clkfreq_imp                                                                           |    <0.001 |
|       count_imp                                                                                |    <0.001 |
|     g[5].clkfreq_imp                                                                           |    <0.001 |
|       count_imp                                                                                |    <0.001 |
|     g[6].clkfreq_imp                                                                           |    <0.001 |
|       count_imp                                                                                |    <0.001 |
|     g[7].clkfreq_imp                                                                           |    <0.001 |
|       count_imp                                                                                |    <0.001 |
|     g[8].clkfreq_imp                                                                           |     0.002 |
|       count_imp                                                                                |     0.001 |
|     g[9].clkfreq_imp                                                                           |     0.001 |
|       count_imp                                                                                |     0.001 |
|     i2c_l1_imp                                                                                 |    <0.001 |
|       i2c_clock_reg                                                                            |    <0.001 |
|     i2c_lllx_imp                                                                               |     0.002 |
|     i2c_rbuf_reg_r1_0_63_0_2                                                                   |    <0.001 |
|     i2c_rbuf_reg_r1_0_63_3_5                                                                   |    <0.001 |
|     i2c_rbuf_reg_r1_0_63_6_6                                                                   |    <0.001 |
|     i2c_rbuf_reg_r1_0_63_7_7                                                                   |    <0.001 |
|     i2c_rbuf_reg_r1_128_191_0_2                                                                |    <0.001 |
|     i2c_rbuf_reg_r1_128_191_3_5                                                                |    <0.001 |
|     i2c_rbuf_reg_r1_128_191_6_6                                                                |    <0.001 |
|     i2c_rbuf_reg_r1_128_191_7_7                                                                |    <0.001 |
|     i2c_rbuf_reg_r1_192_255_0_2                                                                |    <0.001 |
|     i2c_rbuf_reg_r1_192_255_3_5                                                                |    <0.001 |
|     i2c_rbuf_reg_r1_192_255_6_6                                                                |    <0.001 |
|     i2c_rbuf_reg_r1_192_255_7_7                                                                |    <0.001 |
|     i2c_rbuf_reg_r1_64_127_0_2                                                                 |    <0.001 |
|     i2c_rbuf_reg_r1_64_127_3_5                                                                 |    <0.001 |
|     i2c_rbuf_reg_r1_64_127_6_6                                                                 |    <0.001 |
|     i2c_rbuf_reg_r1_64_127_7_7                                                                 |    <0.001 |
|     i2c_rbuf_reg_r2_0_63_0_2                                                                   |    <0.001 |
|     i2c_rbuf_reg_r2_0_63_3_5                                                                   |    <0.001 |
|     i2c_rbuf_reg_r2_0_63_6_6                                                                   |    <0.001 |
|     i2c_rbuf_reg_r2_0_63_7_7                                                                   |    <0.001 |
|     i2c_rbuf_reg_r2_128_191_0_2                                                                |    <0.001 |
|     i2c_rbuf_reg_r2_128_191_3_5                                                                |    <0.001 |
|     i2c_rbuf_reg_r2_128_191_6_6                                                                |    <0.001 |
|     i2c_rbuf_reg_r2_128_191_7_7                                                                |    <0.001 |
|     i2c_rbuf_reg_r2_192_255_0_2                                                                |    <0.001 |
|     i2c_rbuf_reg_r2_192_255_3_5                                                                |    <0.001 |
|     i2c_rbuf_reg_r2_192_255_6_6                                                                |    <0.001 |
|     i2c_rbuf_reg_r2_192_255_7_7                                                                |    <0.001 |
|     i2c_rbuf_reg_r2_64_127_0_2                                                                 |    <0.001 |
|     i2c_rbuf_reg_r2_64_127_3_5                                                                 |    <0.001 |
|     i2c_rbuf_reg_r2_64_127_6_6                                                                 |    <0.001 |
|     i2c_rbuf_reg_r2_64_127_7_7                                                                 |    <0.001 |
|     i2c_rbuf_reg_r3_0_63_0_2                                                                   |    <0.001 |
|     i2c_rbuf_reg_r3_0_63_3_5                                                                   |    <0.001 |
|     i2c_rbuf_reg_r3_0_63_6_6                                                                   |    <0.001 |
|     i2c_rbuf_reg_r3_0_63_7_7                                                                   |    <0.001 |
|     i2c_rbuf_reg_r3_128_191_0_2                                                                |    <0.001 |
|     i2c_rbuf_reg_r3_128_191_3_5                                                                |    <0.001 |
|     i2c_rbuf_reg_r3_128_191_6_6                                                                |    <0.001 |
|     i2c_rbuf_reg_r3_128_191_7_7                                                                |    <0.001 |
|     i2c_rbuf_reg_r3_192_255_0_2                                                                |    <0.001 |
|     i2c_rbuf_reg_r3_192_255_3_5                                                                |    <0.001 |
|     i2c_rbuf_reg_r3_192_255_6_6                                                                |    <0.001 |
|     i2c_rbuf_reg_r3_192_255_7_7                                                                |    <0.001 |
|     i2c_rbuf_reg_r3_64_127_0_2                                                                 |    <0.001 |
|     i2c_rbuf_reg_r3_64_127_3_5                                                                 |    <0.001 |
|     i2c_rbuf_reg_r3_64_127_6_6                                                                 |    <0.001 |
|     i2c_rbuf_reg_r3_64_127_7_7                                                                 |    <0.001 |
|     i2c_rbuf_reg_r4_0_63_0_2                                                                   |    <0.001 |
|     i2c_rbuf_reg_r4_0_63_3_5                                                                   |    <0.001 |
|     i2c_rbuf_reg_r4_0_63_6_6                                                                   |    <0.001 |
|     i2c_rbuf_reg_r4_0_63_7_7                                                                   |    <0.001 |
|     i2c_rbuf_reg_r4_128_191_0_2                                                                |    <0.001 |
|     i2c_rbuf_reg_r4_128_191_3_5                                                                |    <0.001 |
|     i2c_rbuf_reg_r4_128_191_6_6                                                                |    <0.001 |
|     i2c_rbuf_reg_r4_128_191_7_7                                                                |    <0.001 |
|     i2c_rbuf_reg_r4_192_255_0_2                                                                |    <0.001 |
|     i2c_rbuf_reg_r4_192_255_3_5                                                                |    <0.001 |
|     i2c_rbuf_reg_r4_192_255_6_6                                                                |    <0.001 |
|     i2c_rbuf_reg_r4_192_255_7_7                                                                |    <0.001 |
|     i2c_rbuf_reg_r4_64_127_0_2                                                                 |    <0.001 |
|     i2c_rbuf_reg_r4_64_127_3_5                                                                 |    <0.001 |
|     i2c_rbuf_reg_r4_64_127_6_6                                                                 |    <0.001 |
|     i2c_rbuf_reg_r4_64_127_7_7                                                                 |    <0.001 |
|     latch_imp                                                                                  |    <0.001 |
|     tclka_imp                                                                                  |     0.005 |
|     tclkb_imp                                                                                  |     0.002 |
|     trig_imp                                                                                   |    <0.001 |
|       ram_imp                                                                                  |    <0.001 |
|   event_amc_imp                                                                                |    <0.001 |
|   fmc228_card0_imp                                                                             |     2.237 |
|     bs_imp                                                                                     |     0.002 |
|       lfsr15_imp                                                                               |    <0.001 |
|       lfsr31_imp                                                                               |    <0.001 |
|     ev_imp                                                                                     |    <0.001 |
|     fifo_0_imp                                                                                 |     0.002 |
|       U0                                                                                       |     0.002 |
|         inst_fifo_gen                                                                          |     0.002 |
|           gconvfifo.rf                                                                         |     0.002 |
|             grf.rf                                                                             |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                       |     0.001 |
|                 gsync_stage[1].rd_stg_inst                                                     |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                     |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                     |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                     |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                         |    <0.001 |
|                 gras.rsts                                                                      |    <0.001 |
|                   c0                                                                           |    <0.001 |
|                   c1                                                                           |    <0.001 |
|                 grhf.rhf                                                                       |    <0.001 |
|                 rpntr                                                                          |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                         |    <0.001 |
|                 gwas.wsts                                                                      |    <0.001 |
|                   c1                                                                           |    <0.001 |
|                   c2                                                                           |    <0.001 |
|                 wpntr                                                                          |    <0.001 |
|               gntv_or_sync_fifo.mem                                                            |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                       |    <0.001 |
|                   inst_blk_mem_gen                                                             |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                       valid.cstr                                                               |    <0.001 |
|                         ramloop[0].ram.r                                                       |    <0.001 |
|                           prim_noinit.ram                                                      |    <0.001 |
|                         ramloop[1].ram.r                                                       |    <0.001 |
|                           prim_noinit.ram                                                      |    <0.001 |
|               rstblk                                                                           |    <0.001 |
|     fifo_1_imp                                                                                 |     0.002 |
|       U0                                                                                       |     0.002 |
|         inst_fifo_gen                                                                          |     0.002 |
|           gconvfifo.rf                                                                         |     0.002 |
|             grf.rf                                                                             |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                       |     0.001 |
|                 gsync_stage[1].rd_stg_inst                                                     |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                     |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                     |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                     |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                         |    <0.001 |
|                 gras.rsts                                                                      |    <0.001 |
|                   c0                                                                           |    <0.001 |
|                   c1                                                                           |    <0.001 |
|                 grhf.rhf                                                                       |    <0.001 |
|                 rpntr                                                                          |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                         |    <0.001 |
|                 gwas.wsts                                                                      |    <0.001 |
|                   c1                                                                           |    <0.001 |
|                   c2                                                                           |    <0.001 |
|                 wpntr                                                                          |    <0.001 |
|               gntv_or_sync_fifo.mem                                                            |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                       |    <0.001 |
|                   inst_blk_mem_gen                                                             |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                       valid.cstr                                                               |    <0.001 |
|                         ramloop[0].ram.r                                                       |    <0.001 |
|                           prim_noinit.ram                                                      |    <0.001 |
|                         ramloop[1].ram.r                                                       |    <0.001 |
|                           prim_noinit.ram                                                      |    <0.001 |
|               rstblk                                                                           |    <0.001 |
|     fifo_2_imp                                                                                 |     0.002 |
|       U0                                                                                       |     0.002 |
|         inst_fifo_gen                                                                          |     0.002 |
|           gconvfifo.rf                                                                         |     0.002 |
|             grf.rf                                                                             |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                       |     0.001 |
|                 gsync_stage[1].rd_stg_inst                                                     |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                     |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                     |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                     |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                         |    <0.001 |
|                 gras.rsts                                                                      |    <0.001 |
|                   c0                                                                           |    <0.001 |
|                   c1                                                                           |    <0.001 |
|                 grhf.rhf                                                                       |    <0.001 |
|                 rpntr                                                                          |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                         |    <0.001 |
|                 gwas.wsts                                                                      |    <0.001 |
|                   c1                                                                           |    <0.001 |
|                   c2                                                                           |    <0.001 |
|                 wpntr                                                                          |    <0.001 |
|               gntv_or_sync_fifo.mem                                                            |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                       |    <0.001 |
|                   inst_blk_mem_gen                                                             |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                       valid.cstr                                                               |    <0.001 |
|                         ramloop[0].ram.r                                                       |    <0.001 |
|                           prim_noinit.ram                                                      |    <0.001 |
|                         ramloop[1].ram.r                                                       |    <0.001 |
|                           prim_noinit.ram                                                      |    <0.001 |
|               rstblk                                                                           |    <0.001 |
|     fifo_3_imp                                                                                 |     0.002 |
|       U0                                                                                       |     0.002 |
|         inst_fifo_gen                                                                          |     0.002 |
|           gconvfifo.rf                                                                         |     0.002 |
|             grf.rf                                                                             |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                       |     0.001 |
|                 gsync_stage[1].rd_stg_inst                                                     |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                     |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                     |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                     |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                         |    <0.001 |
|                 gras.rsts                                                                      |    <0.001 |
|                   c0                                                                           |    <0.001 |
|                   c1                                                                           |    <0.001 |
|                 grhf.rhf                                                                       |    <0.001 |
|                 rpntr                                                                          |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                         |    <0.001 |
|                 gwas.wsts                                                                      |    <0.001 |
|                   c1                                                                           |    <0.001 |
|                   c2                                                                           |    <0.001 |
|                 wpntr                                                                          |    <0.001 |
|               gntv_or_sync_fifo.mem                                                            |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                       |    <0.001 |
|                   inst_blk_mem_gen                                                             |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                       valid.cstr                                                               |    <0.001 |
|                         ramloop[0].ram.r                                                       |    <0.001 |
|                           prim_noinit.ram                                                      |    <0.001 |
|                         ramloop[1].ram.r                                                       |    <0.001 |
|                           prim_noinit.ram                                                      |    <0.001 |
|               rstblk                                                                           |    <0.001 |
|     g_adc_spi[0].adc_spi_imp                                                                   |    <0.001 |
|     g_adc_spi[1].adc_spi_imp                                                                   |    <0.001 |
|     hmc_spi_imp                                                                                |    <0.001 |
|     jesd204_adc0_imp                                                                           |     0.975 |
|       g_ilas[0].ilas_imp                                                                       |     0.012 |
|         raddr_imp                                                                              |    <0.001 |
|         waddr_imp                                                                              |    <0.001 |
|       g_ilas[1].ilas_imp                                                                       |     0.012 |
|         raddr_imp                                                                              |    <0.001 |
|         waddr_imp                                                                              |    <0.001 |
|       g_ilas[2].ilas_imp                                                                       |     0.010 |
|         raddr_imp                                                                              |    <0.001 |
|         waddr_imp                                                                              |    <0.001 |
|       g_ilas[3].ilas_imp                                                                       |     0.011 |
|         raddr_imp                                                                              |    <0.001 |
|         waddr_imp                                                                              |    <0.001 |
|       jesd204_phy_imp                                                                          |     0.930 |
|         inst                                                                                   |     0.930 |
|           jesd204_phy_block_i                                                                  |     0.930 |
|             jesd204_phy_1_gt                                                                   |     0.929 |
|               U0                                                                               |     0.929 |
|                 gt_rxresetfsm_i                                                                |     0.002 |
|                   sync_QPLLLOCK                                                                |    <0.001 |
|                   sync_RXRESETDONE                                                             |    <0.001 |
|                   sync_data_valid                                                              |    <0.001 |
|                   sync_mmcm_lock_reclocked                                                     |    <0.001 |
|                   sync_run_phase_alignment_int                                                 |    <0.001 |
|                   sync_rx_fsm_reset_done_int                                                   |    <0.001 |
|                   sync_time_out_wait_bypass                                                    |    <0.001 |
|                 gt_txresetfsm_i                                                                |     0.001 |
|                   sync_CPLLLOCK                                                                |    <0.001 |
|                   sync_QPLLLOCK                                                                |    <0.001 |
|                   sync_TXRESETDONE                                                             |    <0.001 |
|                   sync_mmcm_lock_reclocked                                                     |    <0.001 |
|                   sync_run_phase_alignment_int                                                 |    <0.001 |
|                   sync_time_out_wait_bypass                                                    |    <0.001 |
|                   sync_tx_fsm_reset_done_int                                                   |    <0.001 |
|                 jesd204_phy_1_gt_i                                                             |     0.926 |
|                   gt0_jesd204_phy_1_gt_i                                                       |     0.232 |
|                   gt1_jesd204_phy_1_gt_i                                                       |     0.232 |
|                   gt2_jesd204_phy_1_gt_i                                                       |     0.232 |
|                   gt3_jesd204_phy_1_gt_i                                                       |     0.232 |
|             sync_rx_pll_lock                                                                   |    <0.001 |
|             sync_rx_reset_all                                                                  |    <0.001 |
|             sync_rx_reset_data                                                                 |    <0.001 |
|             sync_tx_pll_lock                                                                   |    <0.001 |
|             sync_tx_reset_all                                                                  |    <0.001 |
|           jesd204_phy_gt_common_i                                                              |    <0.001 |
|             jesd204_0_common                                                                   |    <0.001 |
|     jesd204_adc1_imp                                                                           |     0.975 |
|       g_ilas[0].ilas_imp                                                                       |     0.011 |
|         raddr_imp                                                                              |    <0.001 |
|         waddr_imp                                                                              |    <0.001 |
|       g_ilas[1].ilas_imp                                                                       |     0.011 |
|         raddr_imp                                                                              |    <0.001 |
|         waddr_imp                                                                              |    <0.001 |
|       g_ilas[2].ilas_imp                                                                       |     0.012 |
|         raddr_imp                                                                              |    <0.001 |
|         waddr_imp                                                                              |    <0.001 |
|       g_ilas[3].ilas_imp                                                                       |     0.012 |
|         raddr_imp                                                                              |    <0.001 |
|         waddr_imp                                                                              |    <0.001 |
|       jesd204_phy_imp                                                                          |     0.930 |
|         inst                                                                                   |     0.930 |
|           jesd204_phy_block_i                                                                  |     0.930 |
|             jesd204_phy_1_gt                                                                   |     0.929 |
|               U0                                                                               |     0.929 |
|                 gt_rxresetfsm_i                                                                |     0.002 |
|                   sync_QPLLLOCK                                                                |    <0.001 |
|                   sync_RXRESETDONE                                                             |    <0.001 |
|                   sync_data_valid                                                              |    <0.001 |
|                   sync_mmcm_lock_reclocked                                                     |    <0.001 |
|                   sync_run_phase_alignment_int                                                 |    <0.001 |
|                   sync_rx_fsm_reset_done_int                                                   |    <0.001 |
|                   sync_time_out_wait_bypass                                                    |    <0.001 |
|                 gt_txresetfsm_i                                                                |     0.001 |
|                   sync_CPLLLOCK                                                                |    <0.001 |
|                   sync_QPLLLOCK                                                                |    <0.001 |
|                   sync_TXRESETDONE                                                             |    <0.001 |
|                   sync_mmcm_lock_reclocked                                                     |    <0.001 |
|                   sync_run_phase_alignment_int                                                 |    <0.001 |
|                   sync_time_out_wait_bypass                                                    |    <0.001 |
|                   sync_tx_fsm_reset_done_int                                                   |    <0.001 |
|                 jesd204_phy_1_gt_i                                                             |     0.926 |
|                   gt0_jesd204_phy_1_gt_i                                                       |     0.232 |
|                   gt1_jesd204_phy_1_gt_i                                                       |     0.232 |
|                   gt2_jesd204_phy_1_gt_i                                                       |     0.232 |
|                   gt3_jesd204_phy_1_gt_i                                                       |     0.232 |
|             sync_rx_pll_lock                                                                   |    <0.001 |
|             sync_rx_reset_all                                                                  |    <0.001 |
|             sync_rx_reset_data                                                                 |    <0.001 |
|             sync_tx_pll_lock                                                                   |    <0.001 |
|             sync_tx_reset_all                                                                  |    <0.001 |
|           jesd204_phy_gt_common_i                                                              |    <0.001 |
|             jesd204_0_common                                                                   |    <0.001 |
|     lmk_spi_imp                                                                                |    <0.001 |
|     peakst_imp                                                                                 |    <0.001 |
|     pf_0_imp                                                                                   |     0.066 |
|       peakhighfifo_imp                                                                         |     0.011 |
|         U0                                                                                     |     0.011 |
|           inst_fifo_gen                                                                        |     0.011 |
|             gconvfifo.rf                                                                       |     0.011 |
|               grf.rf                                                                           |     0.011 |
|                 gntv_or_sync_fifo.gcx.clkx                                                     |     0.002 |
|                   gsync_stage[1].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                   gras.rsts                                                                    |    <0.001 |
|                     c0                                                                         |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                   grhf.rhf                                                                     |    <0.001 |
|                   rpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                   gwas.wsts                                                                    |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                     c2                                                                         |    <0.001 |
|                   wpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                          |     0.007 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.007 |
|                     inst_blk_mem_gen                                                           |     0.007 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                     |     0.007 |
|                         valid.cstr                                                             |     0.007 |
|                           bindec_a.bindec_inst_a                                               |    <0.001 |
|                           bindec_b.bindec_inst_b                                               |    <0.001 |
|                           has_mux_b.B                                                          |    <0.001 |
|                           ramloop[0].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[10].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[11].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[12].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[13].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[14].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[1].ram.r                                                     |     0.001 |
|                             prim_noinit.ram                                                    |     0.001 |
|                           ramloop[2].ram.r                                                     |     0.001 |
|                             prim_noinit.ram                                                    |     0.001 |
|                           ramloop[3].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[4].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[5].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[6].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[7].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[8].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[9].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                 rstblk                                                                         |    <0.001 |
|       sum_imp                                                                                  |     0.049 |
|       sumareafifo_imp                                                                          |     0.004 |
|         U0                                                                                     |     0.004 |
|           inst_fifo_gen                                                                        |     0.004 |
|             gconvfifo.rf                                                                       |     0.004 |
|               grf.rf                                                                           |     0.004 |
|                 gntv_or_sync_fifo.gcx.clkx                                                     |     0.002 |
|                   gsync_stage[1].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                   gras.rsts                                                                    |    <0.001 |
|                     c0                                                                         |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                   grhf.rhf                                                                     |    <0.001 |
|                   rpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                   gwas.wsts                                                                    |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                     c2                                                                         |    <0.001 |
|                   wpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                     |    <0.001 |
|                     inst_blk_mem_gen                                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|                         valid.cstr                                                             |    <0.001 |
|                           has_mux_b.B                                                          |    <0.001 |
|                           ramloop[0].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[1].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[2].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[3].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[4].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[5].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[6].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[7].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                 rstblk                                                                         |    <0.001 |
|     pf_1_imp                                                                                   |     0.067 |
|       peakhighfifo_imp                                                                         |     0.011 |
|         U0                                                                                     |     0.011 |
|           inst_fifo_gen                                                                        |     0.011 |
|             gconvfifo.rf                                                                       |     0.011 |
|               grf.rf                                                                           |     0.011 |
|                 gntv_or_sync_fifo.gcx.clkx                                                     |     0.002 |
|                   gsync_stage[1].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                   gras.rsts                                                                    |    <0.001 |
|                     c0                                                                         |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                   grhf.rhf                                                                     |    <0.001 |
|                   rpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                   gwas.wsts                                                                    |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                     c2                                                                         |    <0.001 |
|                   wpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                          |     0.007 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.007 |
|                     inst_blk_mem_gen                                                           |     0.007 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                     |     0.007 |
|                         valid.cstr                                                             |     0.007 |
|                           bindec_a.bindec_inst_a                                               |    <0.001 |
|                           bindec_b.bindec_inst_b                                               |    <0.001 |
|                           has_mux_b.B                                                          |    <0.001 |
|                           ramloop[0].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[10].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[11].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[12].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[13].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[14].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[1].ram.r                                                     |     0.001 |
|                             prim_noinit.ram                                                    |     0.001 |
|                           ramloop[2].ram.r                                                     |     0.001 |
|                             prim_noinit.ram                                                    |     0.001 |
|                           ramloop[3].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[4].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[5].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[6].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[7].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[8].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[9].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                 rstblk                                                                         |    <0.001 |
|       sum_imp                                                                                  |     0.050 |
|       sumareafifo_imp                                                                          |     0.004 |
|         U0                                                                                     |     0.004 |
|           inst_fifo_gen                                                                        |     0.004 |
|             gconvfifo.rf                                                                       |     0.004 |
|               grf.rf                                                                           |     0.004 |
|                 gntv_or_sync_fifo.gcx.clkx                                                     |     0.002 |
|                   gsync_stage[1].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                   gras.rsts                                                                    |    <0.001 |
|                     c0                                                                         |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                   grhf.rhf                                                                     |    <0.001 |
|                   rpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                   gwas.wsts                                                                    |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                     c2                                                                         |    <0.001 |
|                   wpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                     |    <0.001 |
|                     inst_blk_mem_gen                                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|                         valid.cstr                                                             |    <0.001 |
|                           has_mux_b.B                                                          |    <0.001 |
|                           ramloop[0].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[1].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[2].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[3].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[4].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[5].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[6].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[7].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                 rstblk                                                                         |    <0.001 |
|     pf_2_imp                                                                                   |     0.069 |
|       peakhighfifo_imp                                                                         |     0.011 |
|         U0                                                                                     |     0.011 |
|           inst_fifo_gen                                                                        |     0.011 |
|             gconvfifo.rf                                                                       |     0.011 |
|               grf.rf                                                                           |     0.011 |
|                 gntv_or_sync_fifo.gcx.clkx                                                     |     0.002 |
|                   gsync_stage[1].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                   gras.rsts                                                                    |    <0.001 |
|                     c0                                                                         |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                   grhf.rhf                                                                     |    <0.001 |
|                   rpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                   gwas.wsts                                                                    |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                     c2                                                                         |    <0.001 |
|                   wpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                          |     0.007 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.007 |
|                     inst_blk_mem_gen                                                           |     0.007 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                     |     0.007 |
|                         valid.cstr                                                             |     0.007 |
|                           bindec_a.bindec_inst_a                                               |    <0.001 |
|                           bindec_b.bindec_inst_b                                               |    <0.001 |
|                           has_mux_b.B                                                          |    <0.001 |
|                           ramloop[0].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[10].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[11].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[12].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[13].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[14].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[1].ram.r                                                     |     0.001 |
|                             prim_noinit.ram                                                    |     0.001 |
|                           ramloop[2].ram.r                                                     |     0.001 |
|                             prim_noinit.ram                                                    |     0.001 |
|                           ramloop[3].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[4].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[5].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[6].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[7].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[8].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[9].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                 rstblk                                                                         |    <0.001 |
|       sum_imp                                                                                  |     0.049 |
|       sumareafifo_imp                                                                          |     0.008 |
|         U0                                                                                     |     0.008 |
|           inst_fifo_gen                                                                        |     0.008 |
|             gconvfifo.rf                                                                       |     0.008 |
|               grf.rf                                                                           |     0.008 |
|                 gntv_or_sync_fifo.gcx.clkx                                                     |     0.002 |
|                   gsync_stage[1].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                   gras.rsts                                                                    |    <0.001 |
|                     c0                                                                         |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                   grhf.rhf                                                                     |    <0.001 |
|                   rpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                   gwas.wsts                                                                    |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                     c2                                                                         |    <0.001 |
|                   wpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                          |     0.004 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.004 |
|                     inst_blk_mem_gen                                                           |     0.004 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                     |     0.004 |
|                         valid.cstr                                                             |     0.004 |
|                           has_mux_b.B                                                          |    <0.001 |
|                           ramloop[0].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[1].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[2].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[3].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[4].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[5].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[6].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[7].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                 rstblk                                                                         |    <0.001 |
|     pf_3_imp                                                                                   |     0.069 |
|       peakhighfifo_imp                                                                         |     0.011 |
|         U0                                                                                     |     0.011 |
|           inst_fifo_gen                                                                        |     0.011 |
|             gconvfifo.rf                                                                       |     0.011 |
|               grf.rf                                                                           |     0.011 |
|                 gntv_or_sync_fifo.gcx.clkx                                                     |     0.002 |
|                   gsync_stage[1].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                   gras.rsts                                                                    |    <0.001 |
|                     c0                                                                         |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                   grhf.rhf                                                                     |    <0.001 |
|                   rpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                   gwas.wsts                                                                    |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                     c2                                                                         |    <0.001 |
|                   wpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                          |     0.007 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.007 |
|                     inst_blk_mem_gen                                                           |     0.007 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                     |     0.007 |
|                         valid.cstr                                                             |     0.007 |
|                           bindec_a.bindec_inst_a                                               |    <0.001 |
|                           bindec_b.bindec_inst_b                                               |    <0.001 |
|                           has_mux_b.B                                                          |    <0.001 |
|                           ramloop[0].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[10].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[11].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[12].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[13].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[14].ram.r                                                    |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[1].ram.r                                                     |     0.001 |
|                             prim_noinit.ram                                                    |     0.001 |
|                           ramloop[2].ram.r                                                     |     0.001 |
|                             prim_noinit.ram                                                    |     0.001 |
|                           ramloop[3].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[4].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[5].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[6].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[7].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[8].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[9].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                 rstblk                                                                         |    <0.001 |
|       sum_imp                                                                                  |     0.049 |
|       sumareafifo_imp                                                                          |     0.008 |
|         U0                                                                                     |     0.008 |
|           inst_fifo_gen                                                                        |     0.008 |
|             gconvfifo.rf                                                                       |     0.008 |
|               grf.rf                                                                           |     0.008 |
|                 gntv_or_sync_fifo.gcx.clkx                                                     |     0.002 |
|                   gsync_stage[1].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                   gras.rsts                                                                    |    <0.001 |
|                     c0                                                                         |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                   grhf.rhf                                                                     |    <0.001 |
|                   rpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                   gwas.wsts                                                                    |    <0.001 |
|                     c1                                                                         |    <0.001 |
|                     c2                                                                         |    <0.001 |
|                   wpntr                                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                          |     0.004 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.004 |
|                     inst_blk_mem_gen                                                           |     0.004 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                     |     0.004 |
|                         valid.cstr                                                             |     0.004 |
|                           has_mux_b.B                                                          |    <0.001 |
|                           ramloop[0].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[1].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[2].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[3].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[4].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[5].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[6].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                           ramloop[7].ram.r                                                     |    <0.001 |
|                             prim_noinit.ram                                                    |    <0.001 |
|                 rstblk                                                                         |    <0.001 |
|     trig_imp                                                                                   |     0.002 |
|   fmc228_card1_imp                                                                             |     1.411 |
|     bs_imp                                                                                     |    <0.001 |
|     ev_imp                                                                                     |    <0.001 |
|     g_adc_spi[0].adc_spi_imp                                                                   |    <0.001 |
|     g_adc_spi[1].adc_spi_imp                                                                   |    <0.001 |
|     hmc_spi_imp                                                                                |    <0.001 |
|     jesd204_adc0_imp                                                                           |     0.702 |
|       g_ilas[0].ilas_imp                                                                       |    <0.001 |
|       g_ilas[1].ilas_imp                                                                       |    <0.001 |
|       g_ilas[2].ilas_imp                                                                       |    <0.001 |
|       g_ilas[3].ilas_imp                                                                       |    <0.001 |
|       jesd204_phy_imp                                                                          |     0.701 |
|         inst                                                                                   |     0.701 |
|           jesd204_phy_block_i                                                                  |     0.700 |
|             jesd204_phy_1_gt                                                                   |     0.700 |
|               U0                                                                               |     0.700 |
|                 gt_rxresetfsm_i                                                                |     0.001 |
|                   sync_QPLLLOCK                                                                |    <0.001 |
|                   sync_RXRESETDONE                                                             |    <0.001 |
|                   sync_data_valid                                                              |    <0.001 |
|                   sync_mmcm_lock_reclocked                                                     |    <0.001 |
|                   sync_run_phase_alignment_int                                                 |    <0.001 |
|                   sync_rx_fsm_reset_done_int                                                   |    <0.001 |
|                   sync_time_out_wait_bypass                                                    |    <0.001 |
|                 gt_txresetfsm_i                                                                |    <0.001 |
|                   sync_CPLLLOCK                                                                |    <0.001 |
|                   sync_QPLLLOCK                                                                |    <0.001 |
|                   sync_TXRESETDONE                                                             |    <0.001 |
|                   sync_mmcm_lock_reclocked                                                     |    <0.001 |
|                   sync_run_phase_alignment_int                                                 |    <0.001 |
|                   sync_time_out_wait_bypass                                                    |    <0.001 |
|                   sync_tx_fsm_reset_done_int                                                   |    <0.001 |
|                 jesd204_phy_1_gt_i                                                             |     0.698 |
|                   gt0_jesd204_phy_1_gt_i                                                       |     0.175 |
|                   gt1_jesd204_phy_1_gt_i                                                       |     0.175 |
|                   gt2_jesd204_phy_1_gt_i                                                       |     0.174 |
|                   gt3_jesd204_phy_1_gt_i                                                       |     0.174 |
|             sync_rx_pll_lock                                                                   |    <0.001 |
|             sync_rx_reset_all                                                                  |    <0.001 |
|             sync_rx_reset_data                                                                 |    <0.001 |
|             sync_tx_pll_lock                                                                   |    <0.001 |
|             sync_tx_reset_all                                                                  |    <0.001 |
|           jesd204_phy_gt_common_i                                                              |    <0.001 |
|             jesd204_0_common                                                                   |    <0.001 |
|     jesd204_adc1_imp                                                                           |     0.704 |
|       g_ilas[0].ilas_imp                                                                       |    <0.001 |
|       g_ilas[1].ilas_imp                                                                       |    <0.001 |
|       g_ilas[2].ilas_imp                                                                       |    <0.001 |
|       g_ilas[3].ilas_imp                                                                       |    <0.001 |
|       jesd204_phy_imp                                                                          |     0.702 |
|         inst                                                                                   |     0.702 |
|           jesd204_phy_block_i                                                                  |     0.702 |
|             jesd204_phy_1_gt                                                                   |     0.702 |
|               U0                                                                               |     0.702 |
|                 gt_rxresetfsm_i                                                                |     0.001 |
|                   sync_QPLLLOCK                                                                |    <0.001 |
|                   sync_RXRESETDONE                                                             |    <0.001 |
|                   sync_data_valid                                                              |    <0.001 |
|                   sync_mmcm_lock_reclocked                                                     |    <0.001 |
|                   sync_run_phase_alignment_int                                                 |    <0.001 |
|                   sync_rx_fsm_reset_done_int                                                   |    <0.001 |
|                   sync_time_out_wait_bypass                                                    |    <0.001 |
|                 gt_txresetfsm_i                                                                |    <0.001 |
|                   sync_CPLLLOCK                                                                |    <0.001 |
|                   sync_QPLLLOCK                                                                |    <0.001 |
|                   sync_TXRESETDONE                                                             |    <0.001 |
|                   sync_mmcm_lock_reclocked                                                     |    <0.001 |
|                   sync_run_phase_alignment_int                                                 |    <0.001 |
|                   sync_time_out_wait_bypass                                                    |    <0.001 |
|                   sync_tx_fsm_reset_done_int                                                   |    <0.001 |
|                 jesd204_phy_1_gt_i                                                             |     0.699 |
|                   gt0_jesd204_phy_1_gt_i                                                       |     0.175 |
|                   gt1_jesd204_phy_1_gt_i                                                       |     0.175 |
|                   gt2_jesd204_phy_1_gt_i                                                       |     0.175 |
|                   gt3_jesd204_phy_1_gt_i                                                       |     0.175 |
|             sync_rx_pll_lock                                                                   |    <0.001 |
|             sync_rx_reset_all                                                                  |    <0.001 |
|             sync_rx_reset_data                                                                 |    <0.001 |
|             sync_tx_pll_lock                                                                   |    <0.001 |
|             sync_tx_reset_all                                                                  |    <0.001 |
|           jesd204_phy_gt_common_i                                                              |    <0.001 |
|             jesd204_0_common                                                                   |    <0.001 |
|     lmk_spi_imp                                                                                |    <0.001 |
|     peakst_imp                                                                                 |    <0.001 |
|     pf_0_imp                                                                                   |    <0.001 |
|     pf_1_imp                                                                                   |    <0.001 |
|     pf_2_imp                                                                                   |    <0.001 |
|     pf_3_imp                                                                                   |    <0.001 |
|     trig_imp                                                                                   |    <0.001 |
|   fmc_lmk_sdio_buf                                                                             |    <0.001 |
|   fmc_lmk_sdio_buf_card1                                                                       |    <0.001 |
|   fmc_lmk_sync_iobuf                                                                           |    <0.001 |
|   fmc_lmk_sync_iobuf_card1                                                                     |    <0.001 |
|   g_adc[0].adc_sdio_iobuf                                                                      |    <0.001 |
|   g_adc[1].adc_sdio_iobuf                                                                      |    <0.001 |
|   g_adc_card1[0].adc_sdio_iobuf_card1                                                          |    <0.001 |
|   g_adc_card1[1].adc_sdio_iobuf_card1                                                          |    <0.001 |
|   gbe_imp                                                                                      |     0.161 |
|     arp_imp                                                                                    |    <0.001 |
|     arprep_imp                                                                                 |    <0.001 |
|     arpreq_imp                                                                                 |     0.001 |
|     arptab_imp                                                                                 |     0.010 |
|     ethernet_imp                                                                               |     0.002 |
|       crc32_imp                                                                                |    <0.001 |
|     g_stream[0].sb_imp                                                                         |     0.121 |
|       pkt_raddr_imp                                                                            |    <0.001 |
|       pkt_ram_reg_0_63_0_2                                                                     |    <0.001 |
|       pkt_ram_reg_0_63_12_14                                                                   |    <0.001 |
|       pkt_ram_reg_0_63_15_17                                                                   |    <0.001 |
|       pkt_ram_reg_0_63_18_20                                                                   |    <0.001 |
|       pkt_ram_reg_0_63_21_23                                                                   |    <0.001 |
|       pkt_ram_reg_0_63_24_26                                                                   |    <0.001 |
|       pkt_ram_reg_0_63_27_29                                                                   |    <0.001 |
|       pkt_ram_reg_0_63_30_30                                                                   |    <0.001 |
|       pkt_ram_reg_0_63_31_31                                                                   |    <0.001 |
|       pkt_ram_reg_0_63_3_5                                                                     |    <0.001 |
|       pkt_ram_reg_0_63_6_8                                                                     |    <0.001 |
|       pkt_ram_reg_0_63_9_11                                                                    |    <0.001 |
|       pkt_ram_reg_128_191_0_2                                                                  |    <0.001 |
|       pkt_ram_reg_128_191_12_14                                                                |    <0.001 |
|       pkt_ram_reg_128_191_15_17                                                                |    <0.001 |
|       pkt_ram_reg_128_191_18_20                                                                |    <0.001 |
|       pkt_ram_reg_128_191_21_23                                                                |    <0.001 |
|       pkt_ram_reg_128_191_24_26                                                                |    <0.001 |
|       pkt_ram_reg_128_191_27_29                                                                |    <0.001 |
|       pkt_ram_reg_128_191_30_30                                                                |    <0.001 |
|       pkt_ram_reg_128_191_31_31                                                                |    <0.001 |
|       pkt_ram_reg_128_191_3_5                                                                  |    <0.001 |
|       pkt_ram_reg_128_191_6_8                                                                  |    <0.001 |
|       pkt_ram_reg_128_191_9_11                                                                 |    <0.001 |
|       pkt_ram_reg_192_255_0_2                                                                  |    <0.001 |
|       pkt_ram_reg_192_255_12_14                                                                |    <0.001 |
|       pkt_ram_reg_192_255_15_17                                                                |    <0.001 |
|       pkt_ram_reg_192_255_18_20                                                                |    <0.001 |
|       pkt_ram_reg_192_255_21_23                                                                |    <0.001 |
|       pkt_ram_reg_192_255_24_26                                                                |    <0.001 |
|       pkt_ram_reg_192_255_27_29                                                                |    <0.001 |
|       pkt_ram_reg_192_255_30_30                                                                |    <0.001 |
|       pkt_ram_reg_192_255_31_31                                                                |    <0.001 |
|       pkt_ram_reg_192_255_3_5                                                                  |    <0.001 |
|       pkt_ram_reg_192_255_6_8                                                                  |    <0.001 |
|       pkt_ram_reg_192_255_9_11                                                                 |    <0.001 |
|       pkt_ram_reg_256_319_0_2                                                                  |    <0.001 |
|       pkt_ram_reg_256_319_12_14                                                                |    <0.001 |
|       pkt_ram_reg_256_319_15_17                                                                |    <0.001 |
|       pkt_ram_reg_256_319_18_20                                                                |    <0.001 |
|       pkt_ram_reg_256_319_21_23                                                                |    <0.001 |
|       pkt_ram_reg_256_319_24_26                                                                |    <0.001 |
|       pkt_ram_reg_256_319_27_29                                                                |    <0.001 |
|       pkt_ram_reg_256_319_30_30                                                                |    <0.001 |
|       pkt_ram_reg_256_319_31_31                                                                |    <0.001 |
|       pkt_ram_reg_256_319_3_5                                                                  |    <0.001 |
|       pkt_ram_reg_256_319_6_8                                                                  |    <0.001 |
|       pkt_ram_reg_256_319_9_11                                                                 |    <0.001 |
|       pkt_ram_reg_320_383_0_2                                                                  |    <0.001 |
|       pkt_ram_reg_320_383_12_14                                                                |    <0.001 |
|       pkt_ram_reg_320_383_15_17                                                                |    <0.001 |
|       pkt_ram_reg_320_383_18_20                                                                |    <0.001 |
|       pkt_ram_reg_320_383_21_23                                                                |    <0.001 |
|       pkt_ram_reg_320_383_24_26                                                                |    <0.001 |
|       pkt_ram_reg_320_383_27_29                                                                |    <0.001 |
|       pkt_ram_reg_320_383_30_30                                                                |    <0.001 |
|       pkt_ram_reg_320_383_31_31                                                                |    <0.001 |
|       pkt_ram_reg_320_383_3_5                                                                  |    <0.001 |
|       pkt_ram_reg_320_383_6_8                                                                  |    <0.001 |
|       pkt_ram_reg_320_383_9_11                                                                 |    <0.001 |
|       pkt_ram_reg_384_447_0_2                                                                  |    <0.001 |
|       pkt_ram_reg_384_447_12_14                                                                |    <0.001 |
|       pkt_ram_reg_384_447_15_17                                                                |    <0.001 |
|       pkt_ram_reg_384_447_18_20                                                                |    <0.001 |
|       pkt_ram_reg_384_447_21_23                                                                |    <0.001 |
|       pkt_ram_reg_384_447_24_26                                                                |    <0.001 |
|       pkt_ram_reg_384_447_27_29                                                                |    <0.001 |
|       pkt_ram_reg_384_447_30_30                                                                |    <0.001 |
|       pkt_ram_reg_384_447_31_31                                                                |    <0.001 |
|       pkt_ram_reg_384_447_3_5                                                                  |    <0.001 |
|       pkt_ram_reg_384_447_6_8                                                                  |    <0.001 |
|       pkt_ram_reg_384_447_9_11                                                                 |    <0.001 |
|       pkt_ram_reg_448_511_0_2                                                                  |    <0.001 |
|       pkt_ram_reg_448_511_12_14                                                                |    <0.001 |
|       pkt_ram_reg_448_511_15_17                                                                |    <0.001 |
|       pkt_ram_reg_448_511_18_20                                                                |    <0.001 |
|       pkt_ram_reg_448_511_21_23                                                                |    <0.001 |
|       pkt_ram_reg_448_511_24_26                                                                |    <0.001 |
|       pkt_ram_reg_448_511_27_29                                                                |    <0.001 |
|       pkt_ram_reg_448_511_30_30                                                                |    <0.001 |
|       pkt_ram_reg_448_511_31_31                                                                |    <0.001 |
|       pkt_ram_reg_448_511_3_5                                                                  |    <0.001 |
|       pkt_ram_reg_448_511_6_8                                                                  |    <0.001 |
|       pkt_ram_reg_448_511_9_11                                                                 |    <0.001 |
|       pkt_ram_reg_64_127_0_2                                                                   |    <0.001 |
|       pkt_ram_reg_64_127_12_14                                                                 |    <0.001 |
|       pkt_ram_reg_64_127_15_17                                                                 |    <0.001 |
|       pkt_ram_reg_64_127_18_20                                                                 |    <0.001 |
|       pkt_ram_reg_64_127_21_23                                                                 |    <0.001 |
|       pkt_ram_reg_64_127_24_26                                                                 |    <0.001 |
|       pkt_ram_reg_64_127_27_29                                                                 |    <0.001 |
|       pkt_ram_reg_64_127_30_30                                                                 |    <0.001 |
|       pkt_ram_reg_64_127_31_31                                                                 |    <0.001 |
|       pkt_ram_reg_64_127_3_5                                                                   |    <0.001 |
|       pkt_ram_reg_64_127_6_8                                                                   |    <0.001 |
|       pkt_ram_reg_64_127_9_11                                                                  |    <0.001 |
|       pkt_waddr_imp                                                                            |    <0.001 |
|       raddr_imp                                                                                |    <0.001 |
|       waddr_imp                                                                                |    <0.001 |
|     g_stream[0].streampkt_imp                                                                  |     0.001 |
|       sum_high                                                                                 |    <0.001 |
|       sum_low                                                                                  |    <0.001 |
|     g_stream[1].sb_imp                                                                         |     0.002 |
|       pkt_raddr_imp                                                                            |    <0.001 |
|       raddr_imp                                                                                |    <0.001 |
|     g_stream[1].streampkt_imp                                                                  |     0.001 |
|       sum_high                                                                                 |    <0.001 |
|       sum_low                                                                                  |    <0.001 |
|     gbuf[0].udpbuf_imp                                                                         |     0.004 |
|       ram_reg_0_127_0_0                                                                        |    <0.001 |
|       ram_reg_0_127_10_10                                                                      |    <0.001 |
|       ram_reg_0_127_11_11                                                                      |    <0.001 |
|       ram_reg_0_127_12_12                                                                      |    <0.001 |
|       ram_reg_0_127_13_13                                                                      |    <0.001 |
|       ram_reg_0_127_14_14                                                                      |    <0.001 |
|       ram_reg_0_127_15_15                                                                      |    <0.001 |
|       ram_reg_0_127_16_16                                                                      |    <0.001 |
|       ram_reg_0_127_17_17                                                                      |    <0.001 |
|       ram_reg_0_127_18_18                                                                      |    <0.001 |
|       ram_reg_0_127_19_19                                                                      |    <0.001 |
|       ram_reg_0_127_1_1                                                                        |    <0.001 |
|       ram_reg_0_127_20_20                                                                      |    <0.001 |
|       ram_reg_0_127_21_21                                                                      |    <0.001 |
|       ram_reg_0_127_22_22                                                                      |    <0.001 |
|       ram_reg_0_127_23_23                                                                      |    <0.001 |
|       ram_reg_0_127_24_24                                                                      |    <0.001 |
|       ram_reg_0_127_25_25                                                                      |    <0.001 |
|       ram_reg_0_127_26_26                                                                      |    <0.001 |
|       ram_reg_0_127_27_27                                                                      |    <0.001 |
|       ram_reg_0_127_28_28                                                                      |    <0.001 |
|       ram_reg_0_127_29_29                                                                      |    <0.001 |
|       ram_reg_0_127_2_2                                                                        |    <0.001 |
|       ram_reg_0_127_30_30                                                                      |    <0.001 |
|       ram_reg_0_127_31_31                                                                      |    <0.001 |
|       ram_reg_0_127_3_3                                                                        |    <0.001 |
|       ram_reg_0_127_4_4                                                                        |    <0.001 |
|       ram_reg_0_127_5_5                                                                        |    <0.001 |
|       ram_reg_0_127_6_6                                                                        |    <0.001 |
|       ram_reg_0_127_7_7                                                                        |    <0.001 |
|       ram_reg_0_127_8_8                                                                        |    <0.001 |
|       ram_reg_0_127_9_9                                                                        |    <0.001 |
|       ram_reg_128_255_0_0                                                                      |    <0.001 |
|       ram_reg_128_255_10_10                                                                    |    <0.001 |
|       ram_reg_128_255_11_11                                                                    |    <0.001 |
|       ram_reg_128_255_12_12                                                                    |    <0.001 |
|       ram_reg_128_255_13_13                                                                    |    <0.001 |
|       ram_reg_128_255_14_14                                                                    |    <0.001 |
|       ram_reg_128_255_15_15                                                                    |    <0.001 |
|       ram_reg_128_255_16_16                                                                    |    <0.001 |
|       ram_reg_128_255_17_17                                                                    |    <0.001 |
|       ram_reg_128_255_18_18                                                                    |    <0.001 |
|       ram_reg_128_255_19_19                                                                    |    <0.001 |
|       ram_reg_128_255_1_1                                                                      |    <0.001 |
|       ram_reg_128_255_20_20                                                                    |    <0.001 |
|       ram_reg_128_255_21_21                                                                    |    <0.001 |
|       ram_reg_128_255_22_22                                                                    |    <0.001 |
|       ram_reg_128_255_23_23                                                                    |    <0.001 |
|       ram_reg_128_255_24_24                                                                    |    <0.001 |
|       ram_reg_128_255_25_25                                                                    |    <0.001 |
|       ram_reg_128_255_26_26                                                                    |    <0.001 |
|       ram_reg_128_255_27_27                                                                    |    <0.001 |
|       ram_reg_128_255_28_28                                                                    |    <0.001 |
|       ram_reg_128_255_29_29                                                                    |    <0.001 |
|       ram_reg_128_255_2_2                                                                      |    <0.001 |
|       ram_reg_128_255_30_30                                                                    |    <0.001 |
|       ram_reg_128_255_31_31                                                                    |    <0.001 |
|       ram_reg_128_255_3_3                                                                      |    <0.001 |
|       ram_reg_128_255_4_4                                                                      |    <0.001 |
|       ram_reg_128_255_5_5                                                                      |    <0.001 |
|       ram_reg_128_255_6_6                                                                      |    <0.001 |
|       ram_reg_128_255_7_7                                                                      |    <0.001 |
|       ram_reg_128_255_8_8                                                                      |    <0.001 |
|       ram_reg_128_255_9_9                                                                      |    <0.001 |
|       ram_reg_256_383_0_0                                                                      |    <0.001 |
|       ram_reg_256_383_10_10                                                                    |    <0.001 |
|       ram_reg_256_383_11_11                                                                    |    <0.001 |
|       ram_reg_256_383_12_12                                                                    |    <0.001 |
|       ram_reg_256_383_13_13                                                                    |    <0.001 |
|       ram_reg_256_383_14_14                                                                    |    <0.001 |
|       ram_reg_256_383_15_15                                                                    |    <0.001 |
|       ram_reg_256_383_16_16                                                                    |    <0.001 |
|       ram_reg_256_383_17_17                                                                    |    <0.001 |
|       ram_reg_256_383_18_18                                                                    |    <0.001 |
|       ram_reg_256_383_19_19                                                                    |    <0.001 |
|       ram_reg_256_383_1_1                                                                      |    <0.001 |
|       ram_reg_256_383_20_20                                                                    |    <0.001 |
|       ram_reg_256_383_21_21                                                                    |    <0.001 |
|       ram_reg_256_383_22_22                                                                    |    <0.001 |
|       ram_reg_256_383_23_23                                                                    |    <0.001 |
|       ram_reg_256_383_24_24                                                                    |    <0.001 |
|       ram_reg_256_383_25_25                                                                    |    <0.001 |
|       ram_reg_256_383_26_26                                                                    |    <0.001 |
|       ram_reg_256_383_27_27                                                                    |    <0.001 |
|       ram_reg_256_383_28_28                                                                    |    <0.001 |
|       ram_reg_256_383_29_29                                                                    |    <0.001 |
|       ram_reg_256_383_2_2                                                                      |    <0.001 |
|       ram_reg_256_383_30_30                                                                    |    <0.001 |
|       ram_reg_256_383_31_31                                                                    |    <0.001 |
|       ram_reg_256_383_3_3                                                                      |    <0.001 |
|       ram_reg_256_383_4_4                                                                      |    <0.001 |
|       ram_reg_256_383_5_5                                                                      |    <0.001 |
|       ram_reg_256_383_6_6                                                                      |    <0.001 |
|       ram_reg_256_383_7_7                                                                      |    <0.001 |
|       ram_reg_256_383_8_8                                                                      |    <0.001 |
|       ram_reg_256_383_9_9                                                                      |    <0.001 |
|       ram_reg_384_511_0_0                                                                      |    <0.001 |
|       ram_reg_384_511_10_10                                                                    |    <0.001 |
|       ram_reg_384_511_11_11                                                                    |    <0.001 |
|       ram_reg_384_511_12_12                                                                    |    <0.001 |
|       ram_reg_384_511_13_13                                                                    |    <0.001 |
|       ram_reg_384_511_14_14                                                                    |    <0.001 |
|       ram_reg_384_511_15_15                                                                    |    <0.001 |
|       ram_reg_384_511_16_16                                                                    |    <0.001 |
|       ram_reg_384_511_17_17                                                                    |    <0.001 |
|       ram_reg_384_511_18_18                                                                    |    <0.001 |
|       ram_reg_384_511_19_19                                                                    |    <0.001 |
|       ram_reg_384_511_1_1                                                                      |    <0.001 |
|       ram_reg_384_511_20_20                                                                    |    <0.001 |
|       ram_reg_384_511_21_21                                                                    |    <0.001 |
|       ram_reg_384_511_22_22                                                                    |    <0.001 |
|       ram_reg_384_511_23_23                                                                    |    <0.001 |
|       ram_reg_384_511_24_24                                                                    |    <0.001 |
|       ram_reg_384_511_25_25                                                                    |    <0.001 |
|       ram_reg_384_511_26_26                                                                    |    <0.001 |
|       ram_reg_384_511_27_27                                                                    |    <0.001 |
|       ram_reg_384_511_28_28                                                                    |    <0.001 |
|       ram_reg_384_511_29_29                                                                    |    <0.001 |
|       ram_reg_384_511_2_2                                                                      |    <0.001 |
|       ram_reg_384_511_30_30                                                                    |    <0.001 |
|       ram_reg_384_511_31_31                                                                    |    <0.001 |
|       ram_reg_384_511_3_3                                                                      |    <0.001 |
|       ram_reg_384_511_4_4                                                                      |    <0.001 |
|       ram_reg_384_511_5_5                                                                      |    <0.001 |
|       ram_reg_384_511_6_6                                                                      |    <0.001 |
|       ram_reg_384_511_7_7                                                                      |    <0.001 |
|       ram_reg_384_511_8_8                                                                      |    <0.001 |
|       ram_reg_384_511_9_9                                                                      |    <0.001 |
|     gbuf[1].udpbuf_imp                                                                         |     0.004 |
|       ram_reg_0_127_0_0                                                                        |    <0.001 |
|       ram_reg_0_127_10_10                                                                      |    <0.001 |
|       ram_reg_0_127_11_11                                                                      |    <0.001 |
|       ram_reg_0_127_12_12                                                                      |    <0.001 |
|       ram_reg_0_127_13_13                                                                      |    <0.001 |
|       ram_reg_0_127_14_14                                                                      |    <0.001 |
|       ram_reg_0_127_15_15                                                                      |    <0.001 |
|       ram_reg_0_127_16_16                                                                      |    <0.001 |
|       ram_reg_0_127_17_17                                                                      |    <0.001 |
|       ram_reg_0_127_18_18                                                                      |    <0.001 |
|       ram_reg_0_127_19_19                                                                      |    <0.001 |
|       ram_reg_0_127_1_1                                                                        |    <0.001 |
|       ram_reg_0_127_20_20                                                                      |    <0.001 |
|       ram_reg_0_127_21_21                                                                      |    <0.001 |
|       ram_reg_0_127_22_22                                                                      |    <0.001 |
|       ram_reg_0_127_23_23                                                                      |    <0.001 |
|       ram_reg_0_127_24_24                                                                      |    <0.001 |
|       ram_reg_0_127_25_25                                                                      |    <0.001 |
|       ram_reg_0_127_26_26                                                                      |    <0.001 |
|       ram_reg_0_127_27_27                                                                      |    <0.001 |
|       ram_reg_0_127_28_28                                                                      |    <0.001 |
|       ram_reg_0_127_29_29                                                                      |    <0.001 |
|       ram_reg_0_127_2_2                                                                        |    <0.001 |
|       ram_reg_0_127_30_30                                                                      |    <0.001 |
|       ram_reg_0_127_31_31                                                                      |    <0.001 |
|       ram_reg_0_127_3_3                                                                        |    <0.001 |
|       ram_reg_0_127_4_4                                                                        |    <0.001 |
|       ram_reg_0_127_5_5                                                                        |    <0.001 |
|       ram_reg_0_127_6_6                                                                        |    <0.001 |
|       ram_reg_0_127_7_7                                                                        |    <0.001 |
|       ram_reg_0_127_8_8                                                                        |    <0.001 |
|       ram_reg_0_127_9_9                                                                        |    <0.001 |
|       ram_reg_128_255_0_0                                                                      |    <0.001 |
|       ram_reg_128_255_10_10                                                                    |    <0.001 |
|       ram_reg_128_255_11_11                                                                    |    <0.001 |
|       ram_reg_128_255_12_12                                                                    |    <0.001 |
|       ram_reg_128_255_13_13                                                                    |    <0.001 |
|       ram_reg_128_255_14_14                                                                    |    <0.001 |
|       ram_reg_128_255_15_15                                                                    |    <0.001 |
|       ram_reg_128_255_16_16                                                                    |    <0.001 |
|       ram_reg_128_255_17_17                                                                    |    <0.001 |
|       ram_reg_128_255_18_18                                                                    |    <0.001 |
|       ram_reg_128_255_19_19                                                                    |    <0.001 |
|       ram_reg_128_255_1_1                                                                      |    <0.001 |
|       ram_reg_128_255_20_20                                                                    |    <0.001 |
|       ram_reg_128_255_21_21                                                                    |    <0.001 |
|       ram_reg_128_255_22_22                                                                    |    <0.001 |
|       ram_reg_128_255_23_23                                                                    |    <0.001 |
|       ram_reg_128_255_24_24                                                                    |    <0.001 |
|       ram_reg_128_255_25_25                                                                    |    <0.001 |
|       ram_reg_128_255_26_26                                                                    |    <0.001 |
|       ram_reg_128_255_27_27                                                                    |    <0.001 |
|       ram_reg_128_255_28_28                                                                    |    <0.001 |
|       ram_reg_128_255_29_29                                                                    |    <0.001 |
|       ram_reg_128_255_2_2                                                                      |    <0.001 |
|       ram_reg_128_255_30_30                                                                    |    <0.001 |
|       ram_reg_128_255_31_31                                                                    |    <0.001 |
|       ram_reg_128_255_3_3                                                                      |    <0.001 |
|       ram_reg_128_255_4_4                                                                      |    <0.001 |
|       ram_reg_128_255_5_5                                                                      |    <0.001 |
|       ram_reg_128_255_6_6                                                                      |    <0.001 |
|       ram_reg_128_255_7_7                                                                      |    <0.001 |
|       ram_reg_128_255_8_8                                                                      |    <0.001 |
|       ram_reg_128_255_9_9                                                                      |    <0.001 |
|       ram_reg_256_383_0_0                                                                      |    <0.001 |
|       ram_reg_256_383_10_10                                                                    |    <0.001 |
|       ram_reg_256_383_11_11                                                                    |    <0.001 |
|       ram_reg_256_383_12_12                                                                    |    <0.001 |
|       ram_reg_256_383_13_13                                                                    |    <0.001 |
|       ram_reg_256_383_14_14                                                                    |    <0.001 |
|       ram_reg_256_383_15_15                                                                    |    <0.001 |
|       ram_reg_256_383_16_16                                                                    |    <0.001 |
|       ram_reg_256_383_17_17                                                                    |    <0.001 |
|       ram_reg_256_383_18_18                                                                    |    <0.001 |
|       ram_reg_256_383_19_19                                                                    |    <0.001 |
|       ram_reg_256_383_1_1                                                                      |    <0.001 |
|       ram_reg_256_383_20_20                                                                    |    <0.001 |
|       ram_reg_256_383_21_21                                                                    |    <0.001 |
|       ram_reg_256_383_22_22                                                                    |    <0.001 |
|       ram_reg_256_383_23_23                                                                    |    <0.001 |
|       ram_reg_256_383_24_24                                                                    |    <0.001 |
|       ram_reg_256_383_25_25                                                                    |    <0.001 |
|       ram_reg_256_383_26_26                                                                    |    <0.001 |
|       ram_reg_256_383_27_27                                                                    |    <0.001 |
|       ram_reg_256_383_28_28                                                                    |    <0.001 |
|       ram_reg_256_383_29_29                                                                    |    <0.001 |
|       ram_reg_256_383_2_2                                                                      |    <0.001 |
|       ram_reg_256_383_30_30                                                                    |    <0.001 |
|       ram_reg_256_383_31_31                                                                    |    <0.001 |
|       ram_reg_256_383_3_3                                                                      |    <0.001 |
|       ram_reg_256_383_4_4                                                                      |    <0.001 |
|       ram_reg_256_383_5_5                                                                      |    <0.001 |
|       ram_reg_256_383_6_6                                                                      |    <0.001 |
|       ram_reg_256_383_7_7                                                                      |    <0.001 |
|       ram_reg_256_383_8_8                                                                      |    <0.001 |
|       ram_reg_256_383_9_9                                                                      |    <0.001 |
|       ram_reg_384_511_0_0                                                                      |    <0.001 |
|       ram_reg_384_511_10_10                                                                    |    <0.001 |
|       ram_reg_384_511_11_11                                                                    |    <0.001 |
|       ram_reg_384_511_12_12                                                                    |    <0.001 |
|       ram_reg_384_511_13_13                                                                    |    <0.001 |
|       ram_reg_384_511_14_14                                                                    |    <0.001 |
|       ram_reg_384_511_15_15                                                                    |    <0.001 |
|       ram_reg_384_511_16_16                                                                    |    <0.001 |
|       ram_reg_384_511_17_17                                                                    |    <0.001 |
|       ram_reg_384_511_18_18                                                                    |    <0.001 |
|       ram_reg_384_511_19_19                                                                    |    <0.001 |
|       ram_reg_384_511_1_1                                                                      |    <0.001 |
|       ram_reg_384_511_20_20                                                                    |    <0.001 |
|       ram_reg_384_511_21_21                                                                    |    <0.001 |
|       ram_reg_384_511_22_22                                                                    |    <0.001 |
|       ram_reg_384_511_23_23                                                                    |    <0.001 |
|       ram_reg_384_511_24_24                                                                    |    <0.001 |
|       ram_reg_384_511_25_25                                                                    |    <0.001 |
|       ram_reg_384_511_26_26                                                                    |    <0.001 |
|       ram_reg_384_511_27_27                                                                    |    <0.001 |
|       ram_reg_384_511_28_28                                                                    |    <0.001 |
|       ram_reg_384_511_29_29                                                                    |    <0.001 |
|       ram_reg_384_511_2_2                                                                      |    <0.001 |
|       ram_reg_384_511_30_30                                                                    |    <0.001 |
|       ram_reg_384_511_31_31                                                                    |    <0.001 |
|       ram_reg_384_511_3_3                                                                      |    <0.001 |
|       ram_reg_384_511_4_4                                                                      |    <0.001 |
|       ram_reg_384_511_5_5                                                                      |    <0.001 |
|       ram_reg_384_511_6_6                                                                      |    <0.001 |
|       ram_reg_384_511_7_7                                                                      |    <0.001 |
|       ram_reg_384_511_8_8                                                                      |    <0.001 |
|       ram_reg_384_511_9_9                                                                      |    <0.001 |
|     icmp_imp                                                                                   |    <0.001 |
|     icmprep_imp                                                                                |     0.003 |
|       ipbuf_imp                                                                                |     0.002 |
|       sum_high                                                                                 |    <0.001 |
|       sum_low                                                                                  |    <0.001 |
|     ip_imp                                                                                     |     0.001 |
|     ipheader_imp                                                                               |     0.001 |
|       sum_high                                                                                 |    <0.001 |
|       sum_low                                                                                  |    <0.001 |
|     sendpkt_imp                                                                                |     0.001 |
|       sum_high                                                                                 |    <0.001 |
|       sum_low                                                                                  |    <0.001 |
|     tx_imp                                                                                     |    <0.001 |
|       crc32_imp                                                                                |    <0.001 |
|     txbuffer_imp                                                                               |     0.004 |
|       ram_reg_0_127_0_0                                                                        |    <0.001 |
|       ram_reg_0_127_10_10                                                                      |    <0.001 |
|       ram_reg_0_127_11_11                                                                      |    <0.001 |
|       ram_reg_0_127_12_12                                                                      |    <0.001 |
|       ram_reg_0_127_13_13                                                                      |    <0.001 |
|       ram_reg_0_127_14_14                                                                      |    <0.001 |
|       ram_reg_0_127_15_15                                                                      |    <0.001 |
|       ram_reg_0_127_16_16                                                                      |    <0.001 |
|       ram_reg_0_127_17_17                                                                      |    <0.001 |
|       ram_reg_0_127_18_18                                                                      |    <0.001 |
|       ram_reg_0_127_19_19                                                                      |    <0.001 |
|       ram_reg_0_127_1_1                                                                        |    <0.001 |
|       ram_reg_0_127_20_20                                                                      |    <0.001 |
|       ram_reg_0_127_21_21                                                                      |    <0.001 |
|       ram_reg_0_127_22_22                                                                      |    <0.001 |
|       ram_reg_0_127_23_23                                                                      |    <0.001 |
|       ram_reg_0_127_24_24                                                                      |    <0.001 |
|       ram_reg_0_127_25_25                                                                      |    <0.001 |
|       ram_reg_0_127_26_26                                                                      |    <0.001 |
|       ram_reg_0_127_27_27                                                                      |    <0.001 |
|       ram_reg_0_127_28_28                                                                      |    <0.001 |
|       ram_reg_0_127_29_29                                                                      |    <0.001 |
|       ram_reg_0_127_2_2                                                                        |    <0.001 |
|       ram_reg_0_127_30_30                                                                      |    <0.001 |
|       ram_reg_0_127_31_31                                                                      |    <0.001 |
|       ram_reg_0_127_3_3                                                                        |    <0.001 |
|       ram_reg_0_127_4_4                                                                        |    <0.001 |
|       ram_reg_0_127_5_5                                                                        |    <0.001 |
|       ram_reg_0_127_6_6                                                                        |    <0.001 |
|       ram_reg_0_127_7_7                                                                        |    <0.001 |
|       ram_reg_0_127_8_8                                                                        |    <0.001 |
|       ram_reg_0_127_9_9                                                                        |    <0.001 |
|       ram_reg_128_255_0_0                                                                      |    <0.001 |
|       ram_reg_128_255_10_10                                                                    |    <0.001 |
|       ram_reg_128_255_11_11                                                                    |    <0.001 |
|       ram_reg_128_255_12_12                                                                    |    <0.001 |
|       ram_reg_128_255_13_13                                                                    |    <0.001 |
|       ram_reg_128_255_14_14                                                                    |    <0.001 |
|       ram_reg_128_255_15_15                                                                    |    <0.001 |
|       ram_reg_128_255_16_16                                                                    |    <0.001 |
|       ram_reg_128_255_17_17                                                                    |    <0.001 |
|       ram_reg_128_255_18_18                                                                    |    <0.001 |
|       ram_reg_128_255_19_19                                                                    |    <0.001 |
|       ram_reg_128_255_1_1                                                                      |    <0.001 |
|       ram_reg_128_255_20_20                                                                    |    <0.001 |
|       ram_reg_128_255_21_21                                                                    |    <0.001 |
|       ram_reg_128_255_22_22                                                                    |    <0.001 |
|       ram_reg_128_255_23_23                                                                    |    <0.001 |
|       ram_reg_128_255_24_24                                                                    |    <0.001 |
|       ram_reg_128_255_25_25                                                                    |    <0.001 |
|       ram_reg_128_255_26_26                                                                    |    <0.001 |
|       ram_reg_128_255_27_27                                                                    |    <0.001 |
|       ram_reg_128_255_28_28                                                                    |    <0.001 |
|       ram_reg_128_255_29_29                                                                    |    <0.001 |
|       ram_reg_128_255_2_2                                                                      |    <0.001 |
|       ram_reg_128_255_30_30                                                                    |    <0.001 |
|       ram_reg_128_255_31_31                                                                    |    <0.001 |
|       ram_reg_128_255_3_3                                                                      |    <0.001 |
|       ram_reg_128_255_4_4                                                                      |    <0.001 |
|       ram_reg_128_255_5_5                                                                      |    <0.001 |
|       ram_reg_128_255_6_6                                                                      |    <0.001 |
|       ram_reg_128_255_7_7                                                                      |    <0.001 |
|       ram_reg_128_255_8_8                                                                      |    <0.001 |
|       ram_reg_128_255_9_9                                                                      |    <0.001 |
|       ram_reg_256_383_0_0                                                                      |    <0.001 |
|       ram_reg_256_383_10_10                                                                    |    <0.001 |
|       ram_reg_256_383_11_11                                                                    |    <0.001 |
|       ram_reg_256_383_12_12                                                                    |    <0.001 |
|       ram_reg_256_383_13_13                                                                    |    <0.001 |
|       ram_reg_256_383_14_14                                                                    |    <0.001 |
|       ram_reg_256_383_15_15                                                                    |    <0.001 |
|       ram_reg_256_383_16_16                                                                    |    <0.001 |
|       ram_reg_256_383_17_17                                                                    |    <0.001 |
|       ram_reg_256_383_18_18                                                                    |    <0.001 |
|       ram_reg_256_383_19_19                                                                    |    <0.001 |
|       ram_reg_256_383_1_1                                                                      |    <0.001 |
|       ram_reg_256_383_20_20                                                                    |    <0.001 |
|       ram_reg_256_383_21_21                                                                    |    <0.001 |
|       ram_reg_256_383_22_22                                                                    |    <0.001 |
|       ram_reg_256_383_23_23                                                                    |    <0.001 |
|       ram_reg_256_383_24_24                                                                    |    <0.001 |
|       ram_reg_256_383_25_25                                                                    |    <0.001 |
|       ram_reg_256_383_26_26                                                                    |    <0.001 |
|       ram_reg_256_383_27_27                                                                    |    <0.001 |
|       ram_reg_256_383_28_28                                                                    |    <0.001 |
|       ram_reg_256_383_29_29                                                                    |    <0.001 |
|       ram_reg_256_383_2_2                                                                      |    <0.001 |
|       ram_reg_256_383_30_30                                                                    |    <0.001 |
|       ram_reg_256_383_31_31                                                                    |    <0.001 |
|       ram_reg_256_383_3_3                                                                      |    <0.001 |
|       ram_reg_256_383_4_4                                                                      |    <0.001 |
|       ram_reg_256_383_5_5                                                                      |    <0.001 |
|       ram_reg_256_383_6_6                                                                      |    <0.001 |
|       ram_reg_256_383_7_7                                                                      |    <0.001 |
|       ram_reg_256_383_8_8                                                                      |    <0.001 |
|       ram_reg_256_383_9_9                                                                      |    <0.001 |
|       ram_reg_384_511_0_0                                                                      |    <0.001 |
|       ram_reg_384_511_10_10                                                                    |    <0.001 |
|       ram_reg_384_511_11_11                                                                    |    <0.001 |
|       ram_reg_384_511_12_12                                                                    |    <0.001 |
|       ram_reg_384_511_13_13                                                                    |    <0.001 |
|       ram_reg_384_511_14_14                                                                    |    <0.001 |
|       ram_reg_384_511_15_15                                                                    |    <0.001 |
|       ram_reg_384_511_16_16                                                                    |    <0.001 |
|       ram_reg_384_511_17_17                                                                    |    <0.001 |
|       ram_reg_384_511_18_18                                                                    |    <0.001 |
|       ram_reg_384_511_19_19                                                                    |    <0.001 |
|       ram_reg_384_511_1_1                                                                      |    <0.001 |
|       ram_reg_384_511_20_20                                                                    |    <0.001 |
|       ram_reg_384_511_21_21                                                                    |    <0.001 |
|       ram_reg_384_511_22_22                                                                    |    <0.001 |
|       ram_reg_384_511_23_23                                                                    |    <0.001 |
|       ram_reg_384_511_24_24                                                                    |    <0.001 |
|       ram_reg_384_511_25_25                                                                    |    <0.001 |
|       ram_reg_384_511_26_26                                                                    |    <0.001 |
|       ram_reg_384_511_27_27                                                                    |    <0.001 |
|       ram_reg_384_511_28_28                                                                    |    <0.001 |
|       ram_reg_384_511_29_29                                                                    |    <0.001 |
|       ram_reg_384_511_2_2                                                                      |    <0.001 |
|       ram_reg_384_511_30_30                                                                    |    <0.001 |
|       ram_reg_384_511_31_31                                                                    |    <0.001 |
|       ram_reg_384_511_3_3                                                                      |    <0.001 |
|       ram_reg_384_511_4_4                                                                      |    <0.001 |
|       ram_reg_384_511_5_5                                                                      |    <0.001 |
|       ram_reg_384_511_6_6                                                                      |    <0.001 |
|       ram_reg_384_511_7_7                                                                      |    <0.001 |
|       ram_reg_384_511_8_8                                                                      |    <0.001 |
|       ram_reg_384_511_9_9                                                                      |    <0.001 |
|     udp_imp                                                                                    |    <0.001 |
|   iobus_imp                                                                                    |    <0.001 |
|   mcs_imp                                                                                      |     0.033 |
|     U0                                                                                         |     0.033 |
|       dlmb                                                                                     |    <0.001 |
|         U0                                                                                     |    <0.001 |
|       dlmb_cntlr                                                                               |    <0.001 |
|         U0                                                                                     |    <0.001 |
|       ilmb                                                                                     |    <0.001 |
|         U0                                                                                     |    <0.001 |
|       ilmb_cntlr                                                                               |    <0.001 |
|         U0                                                                                     |    <0.001 |
|       iomodule_0                                                                               |     0.004 |
|         U0                                                                                     |     0.004 |
|           IOModule_Core_I1                                                                     |     0.001 |
|             Using_UART.No_Dynamic_BaudRate.UART_FIT_I                                          |    <0.001 |
|               Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I                                    |    <0.001 |
|                 One_SRL16.SRL16E_I                                                             |    <0.001 |
|               Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I                                    |    <0.001 |
|                 One_SRL16.SRL16E_I                                                             |    <0.001 |
|             Using_UART.Uart_Control_Status_I1                                                  |    <0.001 |
|             Using_UART_RX.UART_RX_I1                                                           |    <0.001 |
|               Delay_16                                                                         |    <0.001 |
|               Mid_Start_Bit_SRL16                                                              |    <0.001 |
|             Using_UART_TX.UART_TX_I1                                                           |    <0.001 |
|               DIV16_SRL16E                                                                     |    <0.001 |
|             intr_ctrl_I1                                                                       |     0.001 |
|       lmb_bram_I                                                                               |     0.021 |
|         U0                                                                                     |     0.021 |
|           inst_blk_mem_gen                                                                     |     0.021 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                              |     0.021 |
|               valid.cstr                                                                       |     0.021 |
|                 ramloop[0].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[10].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[11].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[12].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[13].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[14].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[15].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[16].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[17].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[18].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[19].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[1].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[20].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[21].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[22].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[23].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[24].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[25].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[26].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[27].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[28].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[29].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[2].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[30].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[31].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[3].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[4].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[5].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[6].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[7].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[8].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[9].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|       microblaze_I                                                                             |     0.009 |
|         U0                                                                                     |     0.009 |
|           MicroBlaze_Core_I                                                                    |     0.009 |
|             Area.Core                                                                          |     0.009 |
|               Byte_Doublet_Handle_I                                                            |    <0.001 |
|                 BYTE_0_1_I                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 BYTE_2_3_I                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 LOW_ADDR_OUT_LUT6                                                              |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I    |    <0.001 |
|                   GEN4_LOOP[0].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[1].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[2].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[3].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[4].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[5].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[6].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[7].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I             |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I             |    <0.001 |
|                 byte_selects_i_INST                                                            |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 low_addr_i_INST                                                                |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|               Data_Flow_I                                                                      |     0.006 |
|                 ALU_I                                                                          |     0.002 |
|                   ALL_Bits[0].ALU_Bit_I1                                                       |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                       |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                      |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                        |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                       |     0.000 |
|                     Last_Bit.Pre_MUXCY_I                                                       |    <0.001 |
|                   ALL_Bits[10].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[11].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[12].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   ALL_Bits[13].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[14].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[15].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[16].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   ALL_Bits[17].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[18].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[19].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[1].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[20].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   ALL_Bits[21].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[22].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[23].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[24].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   ALL_Bits[25].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[26].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[27].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[28].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   ALL_Bits[29].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[2].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[30].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[31].ALU_Bit_I1                                                      |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[3].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[4].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   ALL_Bits[5].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[6].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[7].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   ALL_Bits[8].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   ALL_Bits[9].ALU_Bit_I1                                                       |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   No_Carry_Decoding.CarryIn_MUXCY                                              |    <0.001 |
|                   No_Carry_Decoding.alu_carry_select_LUT                                       |     0.000 |
|                 MSR_Reg_I                                                                      |    <0.001 |
|                   MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                     MSR_I                                                                      |    <0.001 |
|                   MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                     MSR_I                                                                      |    <0.001 |
|                   MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                     MSR_I                                                                      |    <0.001 |
|                 Operand_Select_I                                                               |    <0.001 |
|                   OpSelect_Bits[0].Operand_Select_Bit_I                                        |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[10].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[11].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[12].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[13].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[14].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[15].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[16].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[17].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[18].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[19].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[1].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[20].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[21].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[22].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[23].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[24].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[25].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[26].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[27].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[28].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[29].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[2].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[30].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[31].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[3].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[4].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[5].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[6].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[7].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[8].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[9].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                 PC_Module_I                                                                    |     0.001 |
|                   Not_All_Bits.PC_GEN[15].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[16].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[17].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[18].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[19].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[20].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[21].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[22].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[23].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[24].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[25].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[26].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[27].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[28].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   Not_All_Bits.PC_GEN[29].PC_Bit_I                                             |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |    <0.001 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 Register_File_I                                                                |     0.001 |
|                   Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                 Result_Mux_I                                                                   |    <0.001 |
|                   Result_Mux_Bits[0].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[10].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[11].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[12].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[13].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[14].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[15].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[16].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[17].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[18].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[19].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[1].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[20].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[21].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[22].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[23].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[24].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[25].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[26].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[27].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[28].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[29].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[2].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[30].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[31].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[3].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[4].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[5].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[6].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[7].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[8].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[9].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                 Shift_Logic_Module_I                                                           |    <0.001 |
|                   Shift_Logic_Bits[0].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[10].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[11].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[12].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[13].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[14].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[15].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[16].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[17].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[18].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[19].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[1].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[20].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[21].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[22].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[23].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[24].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[25].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[26].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[27].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[28].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[29].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[2].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[30].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[31].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[3].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[4].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[5].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[6].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[7].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[8].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[9].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                 Zero_Detect_I                                                                  |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                     |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                      |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                      |    <0.001 |
|               Decode_I                                                                         |     0.002 |
|                 PreFetch_Buffer_I                                                              |    <0.001 |
|                   Buffer_DFFs[1].FDS_I                                                         |    <0.001 |
|                   Buffer_DFFs[1].MUXCY_XOR_I                                                   |     0.000 |
|                   Buffer_DFFs[2].FDS_I                                                         |    <0.001 |
|                   Buffer_DFFs[2].MUXCY_XOR_I                                                   |     0.000 |
|                   Buffer_DFFs[3].FDS_I                                                         |    <0.001 |
|                   Buffer_DFFs[3].MUXCY_XOR_I                                                   |     0.000 |
|                   PreFetch_Buffers[0].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[10].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[11].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[12].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[13].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[14].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[15].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[16].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[17].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[18].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[19].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[1].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[20].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[21].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[22].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[23].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[24].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[25].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[26].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[27].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[28].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[29].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[2].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[30].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[31].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[3].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[4].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[5].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[6].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[7].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[8].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[9].SRL16E_I                                                 |    <0.001 |
|                   of_valid_FDR_I                                                               |    <0.001 |
|                 Using_FPGA.ALU_Carry_FDRE                                                      |    <0.001 |
|                 Using_FPGA.ALU_Carry_MUXCY                                                     |    <0.001 |
|                 Using_FPGA.ALU_OP0_FDRE                                                        |    <0.001 |
|                 Using_FPGA.ALU_OP1_FDRE                                                        |    <0.001 |
|                 Using_FPGA.Correct_Carry_MUXCY                                                 |    <0.001 |
|                 Using_FPGA.Force1_FDRE                                                         |    <0.001 |
|                 Using_FPGA.Force2_FDRE                                                         |    <0.001 |
|                 Using_FPGA.Force_Val1_FDRE                                                     |    <0.001 |
|                 Using_FPGA.Force_Val2_FDRSE                                                    |    <0.001 |
|                 Using_FPGA.I_correct_Carry_Select                                              |     0.000 |
|                 Using_FPGA.Intr_Carry_MUXCY                                                    |     0.000 |
|                 Using_FPGA.MULT_AND_I                                                          |    <0.001 |
|                 Using_FPGA.MUXCY_JUMP_CARRY                                                    |     0.000 |
|                 Using_FPGA.MUXCY_JUMP_CARRY2                                                   |    <0.001 |
|                 Using_FPGA.MUXCY_JUMP_CARRY3                                                   |    <0.001 |
|                 Using_FPGA.New_Carry_MUXCY                                                     |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_1                                             |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_2                                             |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_3                                             |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_4                                             |    <0.001 |
|                 Using_FPGA.Reg_Test_Equal_FDSE                                                 |    <0.001 |
|                 Using_FPGA.Reg_Test_Equal_N_FDRE                                               |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT1                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT2                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT3                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT4                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT1                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT2                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT3                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT4                                                   |    <0.001 |
|                 Using_FPGA.Use_Reg_Neg_DI_FDRE                                                 |    <0.001 |
|                 Using_FPGA.Use_Reg_Neg_S_FDRE                                                  |    <0.001 |
|                 Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                             |    <0.001 |
|                 Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                              |    <0.001 |
|                 Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                              |    <0.001 |
|                 Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                              |    <0.001 |
|                 Using_FPGA.clean_iReady_MuxCY                                                  |    <0.001 |
|                 Using_FPGA.force_di1_LUT3                                                      |    <0.001 |
|                 Using_FPGA.force_di2_LUT4                                                      |    <0.001 |
|                 Using_FPGA.force_jump1_LUT3                                                    |    <0.001 |
|                 Using_FPGA.force_jump2_LUT4                                                    |    <0.001 |
|                 Using_FPGA.iFetch_MuxCY_1                                                      |     0.000 |
|                 Using_FPGA.iFetch_MuxCY_2                                                      |    <0.001 |
|                 Using_FPGA.of_PipeRun_MuxCY_1                                                  |    <0.001 |
|                 Using_FPGA.of_PipeRun_Select_LUT5                                              |    <0.001 |
|                 Using_FPGA.of_PipeRun_without_dready_LUT5                                      |    <0.001 |
|                 write_Reg_I_LUT                                                                |    <0.001 |
|             Reset_DFF                                                                          |    <0.001 |
|       rst_0                                                                                    |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           EXT_LPF                                                                              |    <0.001 |
|           SEQ                                                                                  |    <0.001 |
|             SEQ_COUNTER                                                                        |    <0.001 |
|   pcs_pma                                                                                      |     0.362 |
|     U0                                                                                         |     0.362 |
|       core_clocking_i                                                                          |     0.107 |
|       core_gt_common_i                                                                         |    <0.001 |
|       core_resets_i                                                                            |    <0.001 |
|       pcs_pma_block_i                                                                          |     0.255 |
|         gig_ethernet_pcs_pma_0_core                                                            |     0.003 |
|           gpcs_pma_inst                                                                        |     0.003 |
|             MGT_RESET.SYNC_ASYNC_RESET                                                         |    <0.001 |
|             RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK                                              |     0.001 |
|             RX_GMII_AT_TXOUTCLK.SYNCHRONISATION                                                |    <0.001 |
|             SYNC_SIGNAL_DETECT                                                                 |    <0.001 |
|             TRANSMITTER                                                                        |    <0.001 |
|         sync_block_rx_reset_done                                                               |    <0.001 |
|         sync_block_tx_reset_done                                                               |    <0.001 |
|         transceiver_inst                                                                       |     0.252 |
|           gtwizard_inst                                                                        |     0.249 |
|             U0                                                                                 |     0.249 |
|               gt0_rxresetfsm_i                                                                 |     0.004 |
|                 sync_RXRESETDONE                                                               |    <0.001 |
|                 sync_cplllock                                                                  |    <0.001 |
|                 sync_data_valid                                                                |    <0.001 |
|                 sync_mmcm_lock_reclocked                                                       |    <0.001 |
|                 sync_run_phase_alignment_int                                                   |    <0.001 |
|                 sync_time_out_wait_bypass                                                      |    <0.001 |
|                 sync_tx_fsm_reset_done_int                                                     |    <0.001 |
|               gt0_txresetfsm_i                                                                 |     0.005 |
|                 sync_TXRESETDONE                                                               |    <0.001 |
|                 sync_cplllock                                                                  |    <0.001 |
|                 sync_mmcm_lock_reclocked                                                       |    <0.001 |
|                 sync_run_phase_alignment_int                                                   |    <0.001 |
|                 sync_time_out_wait_bypass                                                      |    <0.001 |
|                 sync_tx_fsm_reset_done_int                                                     |    <0.001 |
|               gtwizard_i                                                                       |     0.238 |
|                 cpll_railing0_i                                                                |    <0.001 |
|                 gt0_GTWIZARD_i                                                                 |     0.237 |
|           reclock_encommaalign                                                                 |    <0.001 |
|           reclock_rxreset                                                                      |    <0.001 |
|           reclock_txreset                                                                      |    <0.001 |
|           reset_wtd_timer                                                                      |     0.001 |
|           sync_block_data_valid                                                                |    <0.001 |
+------------------------------------------------------------------------------------------------+-----------+


