[{"DBLP title": "F-E3D: FPGA-based Acceleration of an Efficient 3D Convolutional Neural Network for Human Action Recognition.", "DBLP authors": ["Hongxiang Fan", "Cheng Luo", "Chenglong Zeng", "Martin Ferianc", "Zhiqiang Que", "Shuanglong Liu", "Xinyu Niu", "Wayne Luk"], "year": 2019, "MAG papers": [{"PaperId": 2971769886, "PaperTitle": "f e3d fpga based acceleration of an efficient 3d convolutional neural network for human action recognition", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"imperial college london": 5.0, "fudan university": 1.0, "tianjin university": 1.0}}], "source": "ES"}, {"DBLP title": "LP-BNN: Ultra-low-Latency BNN Inference with Layer Parallelism.", "DBLP authors": ["Tong Geng", "Tianqi Wang", "Chunshu Wu", "Chen Yang", "Shuaiwen Leon Song", "Ang Li", "Martin C. Herbordt"], "year": 2019, "MAG papers": [{"PaperId": 2971542763, "PaperTitle": "lp bnn ultra low latency bnn inference with layer parallelism", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"boston university": 4.0, "pacific northwest national laboratory": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Weight Reuse for Large LSTMs.", "DBLP authors": ["Zhiqiang Que", "Thomas Nugent", "Shuanglong Liu", "Li Tian", "Xinyu Niu", "Yongxin Zhu", "Wayne Luk"], "year": 2019, "MAG papers": [{"PaperId": 2971507840, "PaperTitle": "efficient weight reuse for large lstms", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"imperial college london": 4.0, "chinese academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Photonic Processor for Fully Discretized Neural Networks.", "DBLP authors": ["Jeff Anderson", "Shuai Sun", "Yousra Al-Kabani", "Volker J. Sorger", "Tarek A. El-Ghazawi"], "year": 2019, "MAG papers": [{"PaperId": 2971609419, "PaperTitle": "photonic processor for fully discretized neural networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"george washington university": 5.0}}], "source": "ES"}, {"DBLP title": "Maestro: A Memory-on-Logic Architecture for Coordinated Parallel Use of Many Systolic Arrays.", "DBLP authors": ["H. T. Kung", "Bradley McDanel", "Sai Qian Zhang", "Xin Dong", "Chih-Chiang Chen"], "year": 2019, "MAG papers": [{"PaperId": 2972054167, "PaperTitle": "maestro a memory on logic architecture for coordinated parallel use of many systolic arrays", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"harvard university": 4.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "Sparstition: A Partitioning Scheme for Large-Scale Sparse Matrix Vector Multiplication on FPGA.", "DBLP authors": ["Bj\u00f6rn Sigurbergsson", "Tom Hogervorst", "Tong Dong Qiu", "Razvan Nane"], "year": 2019, "MAG papers": [{"PaperId": 2971441423, "PaperTitle": "sparstition a partitioning scheme for large scale sparse matrix vector multiplication on fpga", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "End-to-end Dynamic Stream Processing on Maxeler HLS Platforms.", "DBLP authors": ["Charalampos Kritikakis", "Dirk Koch"], "year": 2019, "MAG papers": [{"PaperId": 2971535870, "PaperTitle": "end to end dynamic stream processing on maxeler hls platforms", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of manchester": 2.0}}], "source": "ES"}, {"DBLP title": "Sparse Matrix to Matrix Multiplication: A Representation and Architecture for Acceleration.", "DBLP authors": ["Sharad Malik", "Pareesa Ameneh Golnari"], "year": 2019, "MAG papers": [{"PaperId": 2971525872, "PaperTitle": "sparse matrix to matrix multiplication a representation and architecture for acceleration", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"princeton university": 1.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "HelmGemm: Managing GPUs and FPGAs for Transprecision GEMM Workloads in Containerized Environments.", "DBLP authors": ["Dionysios Diamantopoulos", "Christoph Hagleitner"], "year": 2019, "MAG papers": [{"PaperId": 2971871945, "PaperTitle": "helmgemm managing gpus and fpgas for transprecision gemm workloads in containerized environments", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Error Analysis of the Square Root Operation for the Purpose of Precision Tuning: A Case Study on K-means.", "DBLP authors": ["Oumaima Matoussi", "Yves Durand", "Olivier Sentieys", "Anca Molnos"], "year": 2019, "MAG papers": [{"PaperId": 2961725401, "PaperTitle": "error analysis of the square root operation for the purpose of precision tuning a case study on k means", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of grenoble": 3.0, "university of rennes": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA Architectures for Real-time Dense SLAM.", "DBLP authors": ["Quentin Gautier", "Alric Althoff", "Ryan Kastner"], "year": 2019, "MAG papers": [{"PaperId": 2971714504, "PaperTitle": "fpga architectures for real time dense slam", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Customisable Control Policy Learning for Robotics.", "DBLP authors": ["Ce Guo", "Wayne Luk", "Stanley Qing Shui Loh", "Alexander Warren", "Joshua M. Levine"], "year": 2019, "MAG papers": [{"PaperId": 2971573826, "PaperTitle": "customisable control policy learning for robotics", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"imperial college london": 3.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Resilient Neural Network Training for Accelerators with Computing Errors.", "DBLP authors": ["Dawen Xu", "KouZi Xing", "Cheng Liu", "Ying Wang", "Yulin Dai", "Long Cheng", "Huawei Li", "Lei Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2971653768, "PaperTitle": "resilient neural network training for accelerators with computing errors", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university college dublin": 1.0, "chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "VLIW Based Runtime Reconfigurable Machine Vision Coprocessor Architecture for Edge Computing.", "DBLP authors": ["Dilshan Kumarathunga", "Omega Gamage", "Asitha Samarasinghe", "Nipuna Saranga", "Ranga Rodrigo", "Ajith A. Pasqual"], "year": 2019, "MAG papers": [{"PaperId": 2972186783, "PaperTitle": "vliw based runtime reconfigurable machine vision coprocessor architecture for edge computing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of moratuwa": 6.0}}], "source": "ES"}, {"DBLP title": "PAI-FCNN: FPGA Based Inference System for Complex CNN Models.", "DBLP authors": ["Lixue Xia", "Lansong Diao", "Zhao Jiang", "Hao Liang", "Kai Chen", "Li Ding", "Shunli Dou", "Zibin Su", "Meng Sun", "Jiansong Zhang", "Wei Lin"], "year": 2019, "MAG papers": [{"PaperId": 2972295109, "PaperTitle": "pai fcnn fpga based inference system for complex cnn models", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"alibaba group": 11.0}}], "source": "ES"}, {"DBLP title": "Event-Based Re-configurable Hierarchical Processors for Smart Image Sensors.", "DBLP authors": ["Pankaj Bhowmik", "Md Jubaer Hossain Pantho", "Christophe Bobda"], "year": 2019, "MAG papers": [{"PaperId": 2972108532, "PaperTitle": "event based re configurable hierarchical processors for smart image sensors", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "OpenVX Graph Optimization for Visual Processor Units.", "DBLP authors": ["Madushan Abeysinghe", "Jesse Villarreal", "Lucas Weaver", "Jason D. Bakos"], "year": 2019, "MAG papers": [{"PaperId": 2971920253, "PaperTitle": "openvx graph optimization for visual processor units", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of south carolina": 2.0, "texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Application Specific Architecture for Hardware Accelerating HOG-SVM to Achieve High Throughput on HD Frames.", "DBLP authors": ["Piyumal Ranawaka", "Mongkol Ekpanyapong", "Adriano Tavares", "Jorge Cabral", "Krit Athikulwongse", "Vitor Alberto Silva"], "year": 2019, "MAG papers": [{"PaperId": 2971839308, "PaperTitle": "application specific architecture for hardware accelerating hog svm to achieve high throughput on hd frames", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minho": 3.0, "asian institute of technology": 1.0, "nectec": 1.0, "university of moratuwa": 1.0}}], "source": "ES"}, {"DBLP title": "Real Processing-in-Memory with Memristive Memory Processing Unit (mMPU).", "DBLP authors": ["Shahar Kvatinsky"], "year": 2019, "MAG papers": [{"PaperId": 2971920536, "PaperTitle": "real processing in memory with memristive memory processing unit mmpu", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"technion israel institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "PPAC: A Versatile In-Memory Accelerator for Matrix-Vector-Product-Like Operations.", "DBLP authors": ["Oscar Casta\u00f1eda", "Maria Bobbett", "Alexandra Gallyas-Sanhueza", "Christoph Studer"], "year": 2019, "MAG papers": [{"PaperId": 2963234240, "PaperTitle": "ppac a versatile in memory accelerator for matrix vector product like operations", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cornell university": 4.0}}, {"PaperId": 2971486179, "PaperTitle": "ppac a versatile in memory accelerator for matrix vector product like operations", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"cornell university": 4.0}}], "source": "ES"}, {"DBLP title": "Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design.", "DBLP authors": ["Feng Wang", "Guojie Luo", "Guangyu Sun", "Jiaxi Zhang", "Peng Huang", "Jinfeng Kang"], "year": 2019, "MAG papers": [{"PaperId": 2971595173, "PaperTitle": "parallel stateful logic in rram theoretical analysis and arithmetic design", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"peking university": 6.0}}], "source": "ES"}, {"DBLP title": "An Overlay Architecture for Pattern Matching.", "DBLP authors": ["Rasha Karakchi", "Charles Daniels", "Jason D. Bakos"], "year": 2019, "MAG papers": [{"PaperId": 2971910420, "PaperTitle": "an overlay architecture for pattern matching", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of south carolina": 3.0}}], "source": "ES"}, {"DBLP title": "Towards Real Time Radiotherapy Simulation.", "DBLP authors": ["Nils Voss", "Peter Ziegenhein", "Lukas Vermond", "Joost Hoozemans", "Oskar Mencer", "Uwe Oelfke", "Wayne Luk", "Georgi Gaydadjiev"], "year": 2019, "MAG papers": [{"PaperId": 2971975772, "PaperTitle": "towards real time radiotherapy simulation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"imperial college london": 3.0, "the royal marsden nhs foundation trust": 2.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating AP3M-Based Computational Astrophysics Simulations with Reconfigurable Clusters.", "DBLP authors": ["Tianqi Wang", "Tong Geng", "Xi Jin", "Martin C. Herbordt"], "year": 2019, "MAG papers": [{"PaperId": 2971683187, "PaperTitle": "accelerating ap3m based computational astrophysics simulations with reconfigurable clusters", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of science and technology of china": 2.0, "boston university": 2.0}}], "source": "ES"}, {"DBLP title": "A Programmable Architecture for Robot Motion Planning Acceleration.", "DBLP authors": ["Sean Murray", "Will Floyd-Jones", "George Dimitri Konidaris", "Daniel J. Sorin"], "year": 2019, "MAG papers": [{"PaperId": 2971757069, "PaperTitle": "a programmable architecture for robot motion planning acceleration", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"duke university": 3.0, "brown university": 1.0}}], "source": "ES"}, {"DBLP title": "Leveraging Energy Cycle Regularity to Predict Adaptive Mode for Non-volatile Processors.", "DBLP authors": ["Zejun Shi", "Dongqin Zhou", "Keni Qiu", "Jiwu Shu"], "year": 2019, "MAG papers": [{"PaperId": 2971820968, "PaperTitle": "leveraging energy cycle regularity to predict adaptive mode for non volatile processors", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"capital normal university": 2.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "An Adaptive Memory Management Strategy Towards Energy Efficient Machine Inference in Event-Driven Neuromorphic Accelerators.", "DBLP authors": ["Saunak Saha", "Henry Duwe", "Joseph Zambreno"], "year": 2019, "MAG papers": [{"PaperId": 2963541149, "PaperTitle": "an adaptive memory management strategy towards energy efficient machine inference in event driven neuromorphic accelerators", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "Improving Emulation of Quantum Algorithms using Space-Efficient Hardware Architectures.", "DBLP authors": ["Naveed Mahmud", "Esam El-Araby"], "year": 2019, "MAG papers": [{"PaperId": 2971455506, "PaperTitle": "improving emulation of quantum algorithms using space efficient hardware architectures", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of kansas": 2.0}}], "source": "ES"}, {"DBLP title": "Combining Clock and Voltage Noise Countermeasures Against Power Side-Channel Analysis.", "DBLP authors": ["Jacqueline Lagasse", "Christopher Bartoli", "Wayne P. Burleson"], "year": 2019, "MAG papers": [{"PaperId": 2971678543, "PaperTitle": "combining clock and voltage noise countermeasures against power side channel analysis", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "Investigating the Feasibility of FPGA-based Network Switches.", "DBLP authors": ["Jiuxi Meng", "Nadeen Gebara", "Ho-Cheung Ng", "Paolo Costa", "Wayne Luk"], "year": 2019, "MAG papers": [{"PaperId": 2971523937, "PaperTitle": "investigating the feasibility of fpga based network switches", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"microsoft": 1.0, "imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "A Well-Equipped Implementation: Normal/Denormalized Half/Single/Double Precision IEEE 754 Floating-Point Adder/Subtracter.", "DBLP authors": ["Brett Mathis", "James E. Stine"], "year": 2019, "MAG papers": [{"PaperId": 2971976349, "PaperTitle": "a well equipped implementation normal denormalized half single double precision ieee 754 floating point adder subtracter", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"oklahoma state university stillwater": 2.0}}], "source": "ES"}, {"DBLP title": "SMPTE ST 2110 Compliant Scalable Architecture on FPGA for end to end Uncompressed Professional Video Transport Over IP Networks.", "DBLP authors": ["Nisal Ranasinghe", "Ravindu Bangamuarachchi", "Jayath Seneviratne", "Achini Jayawardane", "Ajith Pasqual", "R. M. A. U. Senarath"], "year": 2019, "MAG papers": [{"PaperId": 2972237899, "PaperTitle": "smpte st 2110 compliant scalable architecture on fpga for end to end uncompressed professional video transport over ip networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of moratuwa": 5.0}}, {"PaperId": 3037450606, "PaperTitle": "smpte st 2110 compliant scalable architecture on fpga for end to end uncompressed professional video transport over ip networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Understanding Performance Gains of Accelerator-Rich Architectures.", "DBLP authors": ["Zhenman Fang", "Farnoosh Javadi", "Jason Cong", "Glenn Reinman"], "year": 2019, "MAG papers": [{"PaperId": 2972198038, "PaperTitle": "understanding performance gains of accelerator rich architectures", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california los angeles": 3.0, "simon fraser university": 1.0}}], "source": "ES"}, {"DBLP title": "Base64 Encoding on Heterogeneous Computing Platforms.", "DBLP authors": ["Zheming Jin", "Hal Finkel"], "year": 2019, "MAG papers": [{"PaperId": 2971899131, "PaperTitle": "base64 encoding on heterogeneous computing platforms", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"argonne national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical Performance Prediction for Multicore Applications Based on Scalability Characteristics.", "DBLP authors": ["Oliver Jakob Arndt", "Matthias L\u00fcders", "Holger Blume"], "year": 2019, "MAG papers": [{"PaperId": 2971569412, "PaperTitle": "statistical performance prediction for multicore applications based on scalability characteristics", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"leibniz university of hanover": 3.0}}], "source": "ES"}, {"DBLP title": "Molecular Dynamics Range-Limited Force Evaluation Optimized for FPGAs.", "DBLP authors": ["Chen Yang", "Tong Geng", "Tianqi Wang", "Charles Lin", "Jiayi Sheng", "Vipin Sachdeva", "Woody Sherman", "Martin C. Herbordt"], "year": 2019, "MAG papers": [{"PaperId": 2972179099, "PaperTitle": "molecular dynamics range limited force evaluation optimized for fpgas", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of science and technology of china": 1.0, "boston university": 3.0}}], "source": "ES"}, {"DBLP title": "Refine and Recycle: A Method to Increase Decompression Parallelism.", "DBLP authors": ["Jian Fang", "Jianyu Chen", "Jinho Lee", "Zaid Al-Ars", "H. Peter Hofstee"], "year": 2019, "MAG papers": [{"PaperId": 2972103677, "PaperTitle": "refine and recycle a method to increase decompression parallelism", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"delft university of technology": 4.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Architectures and Implementation of Arithmetic Functions Approximation Based Stochastic Computing.", "DBLP authors": ["Tieu-Khanh Luong", "Van-Tinh Nguyen", "Anh-Thai Nguyen", "Emanuel M. Popovici"], "year": 2019, "MAG papers": [{"PaperId": 2971697187, "PaperTitle": "efficient architectures and implementation of arithmetic functions approximation based stochastic computing", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university college cork": 2.0, "nara institute of science and technology": 1.0, "le quy don technical university": 1.0}}], "source": "ES"}, {"DBLP title": "Bank-selective Strategy for Gate-based Ternary Content-addressable Memory on FPGAs.", "DBLP authors": ["Muhammad Irfan", "Ray C. C. Cheung", "Zahid Ullah"], "year": 2019, "MAG papers": [{"PaperId": 2947013429, "PaperTitle": "bank selective strategy for gate based ternary content addressable memory on fpgas", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"city university of hong kong": 2.0}}], "source": "ES"}]