[{"commit":{"message":"Fix comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"9fea08dcb26e88162ffd1d426e48792366c8ea64"},{"commit":{"message":"8308915: RISC-V: Improve temporary vector register usage avoiding the use of v0"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"05446b0a28e8f6e40ab30c46b77f93d960779b90"}]