// Seed: 3075551670
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wand id_3,
    input wand id_4,
    output wire id_5,
    input wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    output wor id_9
    , id_25,
    output supply0 id_10,
    output supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    output wire id_14,
    input tri1 id_15,
    input tri id_16,
    input supply1 id_17,
    input wand id_18,
    input tri1 id_19,
    input wor id_20,
    output uwire id_21,
    input wor id_22,
    input wor id_23
);
  wire id_26, id_27;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2
);
  assign id_0 = {1{id_1}} * id_2;
  module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  wire id_4;
endmodule : id_5
