// Seed: 4136358400
module module_0 (
    input wire id_0,
    input tri1 id_1
);
  uwire id_3;
  assign module_1.id_3 = 0;
  if (1'b0) begin : LABEL_0
    supply1 id_4, id_5, id_6, id_7, id_8;
    assign id_5 = 1'h0;
  end else begin : LABEL_0
    if (id_3++) begin : LABEL_0
      wire id_9;
    end
  end
  wire id_10;
  genvar id_11;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1
    , id_11, id_12,
    input tri id_2,
    input tri id_3,
    output wor id_4,
    input supply0 id_5,
    output uwire id_6,
    output uwire id_7,
    input uwire id_8,
    input tri id_9
);
  supply1 id_13 = 1;
  module_0 modCall_1 (
      id_8,
      id_5
  );
endmodule
