

================================================================
== Vitis HLS Report for 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys'
================================================================
* Date:           Sat Dec 10 15:24:51 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.086 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_generate_round_keys  |       80|       80|         9|          8|          1|    10|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_round_key_V_1 = alloca i32 1"   --->   Operation 13 'alloca' 'p_round_key_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_round_key_V_read = read i1408 @_ssdm_op_Read.ap_auto.i1408, i1408 %p_round_key_V"   --->   Operation 14 'read' 'p_round_key_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i1408 %p_round_key_V_read, i1408 %p_round_key_V_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 4, i6 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 18 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.42ns)   --->   "%icmp_ln144 = icmp_ult  i6 %i_2, i6 44" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 20 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc92.preheader.exitStub, void %for.inc.split" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 22 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_2, i5 0" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.63ns)   --->   "%add_ln145 = add i11 %shl_ln, i11 2016" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 24 'add' 'add_ln145' <Predicate = (icmp_ln144)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_2, i32 2, i32 5" [hw-impl/src/pynqrypt.cpp:149]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln149 = add i4 %trunc_ln, i4 15" [hw-impl/src/pynqrypt.cpp:149]   --->   Operation 26 'add' 'add_ln149' <Predicate = (icmp_ln144)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i4 %add_ln149"   --->   Operation 27 'zext' 'zext_ln186_4' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crypto_aes_rcon_V_addr = getelementptr i8 %crypto_aes_rcon_V, i64 0, i64 %zext_ln186_4"   --->   Operation 28 'getelementptr' 'crypto_aes_rcon_V_addr' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%crypto_aes_rcon_V_load = load i4 %crypto_aes_rcon_V_addr"   --->   Operation 29 'load' 'crypto_aes_rcon_V_load' <Predicate = (icmp_ln144)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_round_key_V_1_load_1 = load i1408 %p_round_key_V_1"   --->   Operation 109 'load' 'p_round_key_V_1_load_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1408P0A, i1408 %p_round_key_V_1_out, i1408 %p_round_key_V_1_load_1"   --->   Operation 110 'write' 'write_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_round_key_V_1_load = load i1408 %p_round_key_V_1" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 30 'load' 'p_round_key_V_1_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i11 %add_ln145" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 31 'zext' 'zext_ln145' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (5.94ns)   --->   "%lshr_ln145 = lshr i1408 %p_round_key_V_1_load, i1408 %zext_ln145" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 32 'lshr' 'lshr_ln145' <Predicate = (icmp_ln144)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%crypto_aes_rcon_V_load = load i4 %crypto_aes_rcon_V_addr"   --->   Operation 33 'load' 'crypto_aes_rcon_V_load' <Predicate = (icmp_ln144)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_2 : Operation 34 [1/1] (1.63ns)   --->   "%add_ln151 = add i11 %shl_ln, i11 1920" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 34 'add' 'add_ln151' <Predicate = (icmp_ln144)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%r_p = partselect i8 @_ssdm_op_PartSelect.i8.i1408.i32.i32, i1408 %lshr_ln145, i32 24, i32 31"   --->   Operation 35 'partselect' 'r_p' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %r_p, i3 0"   --->   Operation 36 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186 = zext i11 %shl_ln1"   --->   Operation 37 'zext' 'zext_ln186' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186"   --->   Operation 38 'lshr' 'lshr_ln186' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186 = trunc i2048 %lshr_ln186"   --->   Operation 39 'trunc' 'trunc_ln186' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_1 = trunc i1408 %lshr_ln145"   --->   Operation 40 'trunc' 'trunc_ln186_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln186_1, i3 0"   --->   Operation 41 'bitconcatenate' 'shl_ln186_4' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_1 = zext i11 %shl_ln186_4"   --->   Operation 42 'zext' 'zext_ln186_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_1 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_1"   --->   Operation 43 'lshr' 'lshr_ln186_1' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_2 = trunc i2048 %lshr_ln186_1"   --->   Operation 44 'trunc' 'trunc_ln186_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i1408.i32.i32, i1408 %lshr_ln145, i32 8, i32 15"   --->   Operation 45 'partselect' 'tmp_s' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_s, i3 0"   --->   Operation 46 'bitconcatenate' 'shl_ln186_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_2 = zext i11 %shl_ln186_2"   --->   Operation 47 'zext' 'zext_ln186_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_2 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_2"   --->   Operation 48 'lshr' 'lshr_ln186_2' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_3 = trunc i2048 %lshr_ln186_2"   --->   Operation 49 'trunc' 'trunc_ln186_3' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i1408.i32.i32, i1408 %lshr_ln145, i32 16, i32 23"   --->   Operation 50 'partselect' 'tmp_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_1, i3 0"   --->   Operation 51 'bitconcatenate' 'shl_ln186_3' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_3 = zext i11 %shl_ln186_3"   --->   Operation 52 'zext' 'zext_ln186_3' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_3 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_3"   --->   Operation 53 'lshr' 'lshr_ln186_3' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_4 = trunc i2048 %lshr_ln186_3"   --->   Operation 54 'trunc' 'trunc_ln186_4' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%xor_ln1499 = xor i8 %crypto_aes_rcon_V_load, i8 %trunc_ln186_4"   --->   Operation 55 'xor' 'xor_ln1499' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %xor_ln1499, i8 %trunc_ln186_3, i8 %trunc_ln186_2, i8 %trunc_ln186"   --->   Operation 56 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln1499 = zext i11 %add_ln151"   --->   Operation 57 'zext' 'zext_ln1499' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln1499 = lshr i1408 %p_round_key_V_1_load, i1408 %zext_ln1499"   --->   Operation 58 'lshr' 'lshr_ln1499' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lhs_V = trunc i1408 %lshr_ln1499"   --->   Operation 59 'trunc' 'lhs_V' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (5.94ns) (out node of the LUT)   --->   "%ret_V_4 = xor i32 %lhs_V, i32 %p_Result_s"   --->   Operation 60 'xor' 'ret_V_4' <Predicate = (icmp_ln144)> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.44>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i11 %shl_ln" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 61 'zext' 'zext_ln151' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%shl_ln151 = shl i1408 4294967295, i1408 %zext_ln151" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 62 'shl' 'shl_ln151' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%xor_ln151 = xor i1408 %shl_ln151, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 63 'xor' 'xor_ln151' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%and_ln151 = and i1408 %p_round_key_V_1_load, i1408 %xor_ln151" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 64 'and' 'and_ln151' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%zext_ln151_1 = zext i32 %ret_V_4" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 65 'zext' 'zext_ln151_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%shl_ln151_1 = shl i1408 %zext_ln151_1, i1408 %zext_ln151" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 66 'shl' 'shl_ln151_1' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (4.44ns) (out node of the LUT)   --->   "%or_ln151 = or i1408 %and_ln151, i1408 %shl_ln151_1" [hw-impl/src/pynqrypt.cpp:151]   --->   Operation 67 'or' 'or_ln151' <Predicate = (icmp_ln144)> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.63ns)   --->   "%add_ln152 = add i11 %shl_ln, i11 1952" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 68 'add' 'add_ln152' <Predicate = (icmp_ln144)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.94>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%zext_ln1499_1 = zext i11 %add_ln152"   --->   Operation 69 'zext' 'zext_ln1499_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%lshr_ln1499_1 = lshr i1408 %or_ln151, i1408 %zext_ln1499_1"   --->   Operation 70 'lshr' 'lshr_ln1499_1' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%lhs_V_1 = trunc i1408 %lshr_ln1499_1"   --->   Operation 71 'trunc' 'lhs_V_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (5.94ns) (out node of the LUT)   --->   "%ret_V_5 = xor i32 %lhs_V_1, i32 %ret_V_4"   --->   Operation 72 'xor' 'ret_V_5' <Predicate = (icmp_ln144)> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.44>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln152 = or i11 %shl_ln, i11 32" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 73 'or' 'or_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i11 %or_ln152" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 74 'zext' 'zext_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_1)   --->   "%shl_ln152 = shl i1408 4294967295, i1408 %zext_ln152" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 75 'shl' 'shl_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_1)   --->   "%xor_ln152 = xor i1408 %shl_ln152, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 76 'xor' 'xor_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_1)   --->   "%and_ln152 = and i1408 %or_ln151, i1408 %xor_ln152" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 77 'and' 'and_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_1)   --->   "%zext_ln152_1 = zext i32 %ret_V_5" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 78 'zext' 'zext_ln152_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_1)   --->   "%shl_ln152_1 = shl i1408 %zext_ln152_1, i1408 %zext_ln152" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 79 'shl' 'shl_ln152_1' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (4.44ns) (out node of the LUT)   --->   "%or_ln152_1 = or i1408 %and_ln152, i1408 %shl_ln152_1" [hw-impl/src/pynqrypt.cpp:152]   --->   Operation 80 'or' 'or_ln152_1' <Predicate = (icmp_ln144)> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.63ns)   --->   "%add_ln153 = add i11 %shl_ln, i11 1984" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 81 'add' 'add_ln153' <Predicate = (icmp_ln144)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.94>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%zext_ln1499_2 = zext i11 %add_ln153"   --->   Operation 82 'zext' 'zext_ln1499_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%lshr_ln1499_2 = lshr i1408 %or_ln152_1, i1408 %zext_ln1499_2"   --->   Operation 83 'lshr' 'lshr_ln1499_2' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%lhs_V_2 = trunc i1408 %lshr_ln1499_2"   --->   Operation 84 'trunc' 'lhs_V_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (5.94ns) (out node of the LUT)   --->   "%ret_V_6 = xor i32 %lhs_V_2, i32 %ret_V_5"   --->   Operation 85 'xor' 'ret_V_6' <Predicate = (icmp_ln144)> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.08>
ST_8 : Operation 86 [1/1] (1.63ns)   --->   "%add_ln153_1 = add i11 %or_ln152, i11 32" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 86 'add' 'add_ln153_1' <Predicate = (icmp_ln144)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i11 %add_ln153_1" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 87 'zext' 'zext_ln153' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%shl_ln153 = shl i1408 4294967295, i1408 %zext_ln153" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 88 'shl' 'shl_ln153' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%xor_ln153 = xor i1408 %shl_ln153, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 89 'xor' 'xor_ln153' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%and_ln153 = and i1408 %or_ln152_1, i1408 %xor_ln153" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 90 'and' 'and_ln153' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%zext_ln153_1 = zext i32 %ret_V_6" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 91 'zext' 'zext_ln153_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%shl_ln153_1 = shl i1408 %zext_ln153_1, i1408 %zext_ln153" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 92 'shl' 'shl_ln153_1' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%or_ln153 = or i1408 %and_ln153, i1408 %shl_ln153_1" [hw-impl/src/pynqrypt.cpp:153]   --->   Operation 93 'or' 'or_ln153' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln154 = or i11 %shl_ln, i11 96" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 94 'or' 'or_ln154' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i11 %or_ln154" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 95 'zext' 'zext_ln154' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%shl_ln154 = shl i1408 4294967295, i1408 %zext_ln154" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 96 'shl' 'shl_ln154' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%xor_ln154 = xor i1408 %shl_ln154, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 97 'xor' 'xor_ln154' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (4.44ns) (out node of the LUT)   --->   "%and_ln154 = and i1408 %or_ln153, i1408 %xor_ln154" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 98 'and' 'and_ln154' <Predicate = (icmp_ln144)> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln144 = add i6 %i_2, i6 4" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 99 'add' 'add_ln144' <Predicate = (icmp_ln144)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln144 = store i6 %add_ln144, i6 %i" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 100 'store' 'store_ln144' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [hw-impl/src/pynqrypt.cpp:135]   --->   Operation 101 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_round_key_V_2)   --->   "%temp_V = trunc i1408 %lshr_ln145" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 102 'trunc' 'temp_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_round_key_V_2)   --->   "%ret_V = xor i32 %ret_V_6, i32 %temp_V"   --->   Operation 103 'xor' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_round_key_V_2)   --->   "%zext_ln154_1 = zext i32 %ret_V" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 104 'zext' 'zext_ln154_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_round_key_V_2)   --->   "%shl_ln154_1 = shl i1408 %zext_ln154_1, i1408 %zext_ln154" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 105 'shl' 'shl_ln154_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_round_key_V_2 = or i1408 %and_ln154, i1408 %shl_ln154_1" [hw-impl/src/pynqrypt.cpp:154]   --->   Operation 106 'or' 'p_round_key_V_2' <Predicate = true> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln144 = store i1408 %p_round_key_V_2, i1408 %p_round_key_V_1" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 107 'store' 'store_ln144' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:144]   --->   Operation 108 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_round_key_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_round_key_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ crypto_aes_rcon_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111111110]
p_round_key_V_1        (alloca           ) [ 0111111111]
p_round_key_V_read     (read             ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
i_2                    (load             ) [ 0011111110]
specpipeline_ln0       (specpipeline     ) [ 0000000000]
icmp_ln144             (icmp             ) [ 0111111110]
empty                  (speclooptripcount) [ 0000000000]
br_ln144               (br               ) [ 0000000000]
shl_ln                 (bitconcatenate   ) [ 0011111110]
add_ln145              (add              ) [ 0010000000]
trunc_ln               (partselect       ) [ 0000000000]
add_ln149              (add              ) [ 0000000000]
zext_ln186_4           (zext             ) [ 0000000000]
crypto_aes_rcon_V_addr (getelementptr    ) [ 0010000000]
p_round_key_V_1_load   (load             ) [ 0001100000]
zext_ln145             (zext             ) [ 0000000000]
lshr_ln145             (lshr             ) [ 0101111111]
crypto_aes_rcon_V_load (load             ) [ 0001000000]
add_ln151              (add              ) [ 0001000000]
r_p                    (partselect       ) [ 0000000000]
shl_ln1                (bitconcatenate   ) [ 0000000000]
zext_ln186             (zext             ) [ 0000000000]
lshr_ln186             (lshr             ) [ 0000000000]
trunc_ln186            (trunc            ) [ 0000000000]
trunc_ln186_1          (trunc            ) [ 0000000000]
shl_ln186_4            (bitconcatenate   ) [ 0000000000]
zext_ln186_1           (zext             ) [ 0000000000]
lshr_ln186_1           (lshr             ) [ 0000000000]
trunc_ln186_2          (trunc            ) [ 0000000000]
tmp_s                  (partselect       ) [ 0000000000]
shl_ln186_2            (bitconcatenate   ) [ 0000000000]
zext_ln186_2           (zext             ) [ 0000000000]
lshr_ln186_2           (lshr             ) [ 0000000000]
trunc_ln186_3          (trunc            ) [ 0000000000]
tmp_1                  (partselect       ) [ 0000000000]
shl_ln186_3            (bitconcatenate   ) [ 0000000000]
zext_ln186_3           (zext             ) [ 0000000000]
lshr_ln186_3           (lshr             ) [ 0000000000]
trunc_ln186_4          (trunc            ) [ 0000000000]
xor_ln1499             (xor              ) [ 0000000000]
p_Result_s             (bitconcatenate   ) [ 0000000000]
zext_ln1499            (zext             ) [ 0000000000]
lshr_ln1499            (lshr             ) [ 0000000000]
lhs_V                  (trunc            ) [ 0000000000]
ret_V_4                (xor              ) [ 0000110000]
zext_ln151             (zext             ) [ 0000000000]
shl_ln151              (shl              ) [ 0000000000]
xor_ln151              (xor              ) [ 0000000000]
and_ln151              (and              ) [ 0000000000]
zext_ln151_1           (zext             ) [ 0000000000]
shl_ln151_1            (shl              ) [ 0000000000]
or_ln151               (or               ) [ 0000011000]
add_ln152              (add              ) [ 0000010000]
zext_ln1499_1          (zext             ) [ 0000000000]
lshr_ln1499_1          (lshr             ) [ 0000000000]
lhs_V_1                (trunc            ) [ 0000000000]
ret_V_5                (xor              ) [ 0000001100]
or_ln152               (or               ) [ 0000000110]
zext_ln152             (zext             ) [ 0000000000]
shl_ln152              (shl              ) [ 0000000000]
xor_ln152              (xor              ) [ 0000000000]
and_ln152              (and              ) [ 0000000000]
zext_ln152_1           (zext             ) [ 0000000000]
shl_ln152_1            (shl              ) [ 0000000000]
or_ln152_1             (or               ) [ 0000000110]
add_ln153              (add              ) [ 0000000100]
zext_ln1499_2          (zext             ) [ 0000000000]
lshr_ln1499_2          (lshr             ) [ 0000000000]
lhs_V_2                (trunc            ) [ 0000000000]
ret_V_6                (xor              ) [ 0100000011]
add_ln153_1            (add              ) [ 0000000000]
zext_ln153             (zext             ) [ 0000000000]
shl_ln153              (shl              ) [ 0000000000]
xor_ln153              (xor              ) [ 0000000000]
and_ln153              (and              ) [ 0000000000]
zext_ln153_1           (zext             ) [ 0000000000]
shl_ln153_1            (shl              ) [ 0000000000]
or_ln153               (or               ) [ 0000000000]
or_ln154               (or               ) [ 0000000000]
zext_ln154             (zext             ) [ 0100000001]
shl_ln154              (shl              ) [ 0000000000]
xor_ln154              (xor              ) [ 0000000000]
and_ln154              (and              ) [ 0100000001]
add_ln144              (add              ) [ 0000000000]
store_ln144            (store            ) [ 0000000000]
specloopname_ln135     (specloopname     ) [ 0000000000]
temp_V                 (trunc            ) [ 0000000000]
ret_V                  (xor              ) [ 0000000000]
zext_ln154_1           (zext             ) [ 0000000000]
shl_ln154_1            (shl              ) [ 0000000000]
p_round_key_V_2        (or               ) [ 0000000000]
store_ln144            (store            ) [ 0000000000]
br_ln144               (br               ) [ 0000000000]
p_round_key_V_1_load_1 (load             ) [ 0000000000]
write_ln0              (write            ) [ 0000000000]
ret_ln0                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_round_key_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_round_key_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_round_key_V_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_round_key_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crypto_aes_rcon_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_rcon_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1408"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i1408.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1408P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_round_key_V_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_round_key_V_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_round_key_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1408" slack="0"/>
<pin id="94" dir="0" index="1" bw="1408" slack="0"/>
<pin id="95" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_round_key_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="1408" slack="0"/>
<pin id="101" dir="0" index="2" bw="1408" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="crypto_aes_rcon_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crypto_aes_rcon_V_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crypto_aes_rcon_V_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1408" slack="0"/>
<pin id="120" dir="0" index="1" bw="1408" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="6" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_2_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln144_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="6" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shl_ln_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="6" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln145_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="0" index="3" bw="4" slack="0"/>
<pin id="156" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln149_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln186_4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_4/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_round_key_V_1_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1408" slack="1"/>
<pin id="174" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_round_key_V_1_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln145_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="1"/>
<pin id="177" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="lshr_ln145_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1408" slack="0"/>
<pin id="180" dir="0" index="1" bw="11" slack="0"/>
<pin id="181" dir="1" index="2" bw="1408" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln145/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln151_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="1"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_p_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1408" slack="1"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="0" index="3" bw="6" slack="0"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_p/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="shl_ln1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln186_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lshr_ln186_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2046" slack="0"/>
<pin id="212" dir="0" index="1" bw="11" slack="0"/>
<pin id="213" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln186_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2048" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln186_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1408" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="shl_ln186_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln186_4/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln186_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="lshr_ln186_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2046" slack="0"/>
<pin id="237" dir="0" index="1" bw="11" slack="0"/>
<pin id="238" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln186_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2048" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_2/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1408" slack="1"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="0" index="3" bw="5" slack="0"/>
<pin id="250" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="shl_ln186_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln186_2/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln186_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_2/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="lshr_ln186_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2046" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186_2/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln186_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2048" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_3/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1408" slack="1"/>
<pin id="279" dir="0" index="2" bw="6" slack="0"/>
<pin id="280" dir="0" index="3" bw="6" slack="0"/>
<pin id="281" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="shl_ln186_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln186_3/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln186_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_3/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="lshr_ln186_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2046" slack="0"/>
<pin id="299" dir="0" index="1" bw="11" slack="0"/>
<pin id="300" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186_3/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln186_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2048" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_4/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln1499_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1499/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Result_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="0" index="3" bw="8" slack="0"/>
<pin id="317" dir="0" index="4" bw="8" slack="0"/>
<pin id="318" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln1499_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="1"/>
<pin id="326" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1499/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="lshr_ln1499_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1408" slack="1"/>
<pin id="329" dir="0" index="1" bw="11" slack="0"/>
<pin id="330" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1499/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="lhs_V_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1408" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="ret_V_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln151_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="3"/>
<pin id="344" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln151_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="33" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln151/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln151_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1408" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln151/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="and_ln151_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1408" slack="2"/>
<pin id="359" dir="0" index="1" bw="1408" slack="0"/>
<pin id="360" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln151/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln151_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151_1/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="shl_ln151_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="11" slack="0"/>
<pin id="368" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln151_1/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="or_ln151_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1408" slack="0"/>
<pin id="373" dir="0" index="1" bw="1408" slack="0"/>
<pin id="374" dir="1" index="2" bw="1408" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln151/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln152_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="3"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln1499_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="1"/>
<pin id="384" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1499_1/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="lshr_ln1499_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1408" slack="1"/>
<pin id="387" dir="0" index="1" bw="11" slack="0"/>
<pin id="388" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1499_1/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="lhs_V_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1408" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="ret_V_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="2"/>
<pin id="397" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_5/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="or_ln152_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="5"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln152_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="shl_ln152_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="33" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln152/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="xor_ln152_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1408" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln152/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="and_ln152_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1408" slack="2"/>
<pin id="422" dir="0" index="1" bw="1408" slack="0"/>
<pin id="423" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln152/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln152_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152_1/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="shl_ln152_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln152_1/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln152_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1408" slack="0"/>
<pin id="436" dir="0" index="1" bw="1408" slack="0"/>
<pin id="437" dir="1" index="2" bw="1408" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_1/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln153_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="5"/>
<pin id="442" dir="0" index="1" bw="7" slack="0"/>
<pin id="443" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln1499_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="1"/>
<pin id="447" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1499_2/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="lshr_ln1499_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1408" slack="1"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1499_2/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="lhs_V_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1408" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_V_2/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="ret_V_6_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="2"/>
<pin id="460" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_6/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln153_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="2"/>
<pin id="464" dir="0" index="1" bw="7" slack="0"/>
<pin id="465" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153_1/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln153_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="shl_ln153_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="33" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln153/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="xor_ln153_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1408" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln153/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="and_ln153_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1408" slack="2"/>
<pin id="485" dir="0" index="1" bw="1408" slack="0"/>
<pin id="486" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln153/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln153_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153_1/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="shl_ln153_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="11" slack="0"/>
<pin id="494" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln153_1/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_ln153_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1408" slack="0"/>
<pin id="499" dir="0" index="1" bw="1408" slack="0"/>
<pin id="500" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln153/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln154_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="11" slack="7"/>
<pin id="505" dir="0" index="1" bw="8" slack="0"/>
<pin id="506" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln154/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln154_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="0"/>
<pin id="510" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="shl_ln154_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="33" slack="0"/>
<pin id="514" dir="0" index="1" bw="11" slack="0"/>
<pin id="515" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln154/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln154_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1408" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln154/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="and_ln154_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1408" slack="0"/>
<pin id="526" dir="0" index="1" bw="1408" slack="0"/>
<pin id="527" dir="1" index="2" bw="1408" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln154/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln144_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="7"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/8 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln144_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="0"/>
<pin id="537" dir="0" index="1" bw="6" slack="7"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="temp_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1408" slack="7"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_V/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="ret_V_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="2"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln154_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_1/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="shl_ln154_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="11" slack="1"/>
<pin id="555" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln154_1/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_round_key_V_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1408" slack="1"/>
<pin id="559" dir="0" index="1" bw="1408" slack="0"/>
<pin id="560" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_round_key_V_2/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln144_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1408" slack="0"/>
<pin id="564" dir="0" index="1" bw="1408" slack="8"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_round_key_V_1_load_1_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1408" slack="0"/>
<pin id="569" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_round_key_V_1_load_1/1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="578" class="1005" name="p_round_key_V_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1408" slack="0"/>
<pin id="580" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opset="p_round_key_V_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="i_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="7"/>
<pin id="588" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln144_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="595" class="1005" name="shl_ln_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="1"/>
<pin id="597" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="605" class="1005" name="add_ln145_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="11" slack="1"/>
<pin id="607" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln145 "/>
</bind>
</comp>

<comp id="610" class="1005" name="crypto_aes_rcon_V_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="1"/>
<pin id="612" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="crypto_aes_rcon_V_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="p_round_key_V_1_load_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1408" slack="1"/>
<pin id="617" dir="1" index="1" bw="1408" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_1_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="lshr_ln145_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1408" slack="1"/>
<pin id="623" dir="1" index="1" bw="1408" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln145 "/>
</bind>
</comp>

<comp id="630" class="1005" name="crypto_aes_rcon_V_load_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="1"/>
<pin id="632" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crypto_aes_rcon_V_load "/>
</bind>
</comp>

<comp id="635" class="1005" name="add_ln151_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="1"/>
<pin id="637" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln151 "/>
</bind>
</comp>

<comp id="640" class="1005" name="ret_V_4_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="646" class="1005" name="or_ln151_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1408" slack="1"/>
<pin id="648" dir="1" index="1" bw="1408" slack="1"/>
</pin_list>
<bind>
<opset="or_ln151 "/>
</bind>
</comp>

<comp id="652" class="1005" name="add_ln152_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="1"/>
<pin id="654" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln152 "/>
</bind>
</comp>

<comp id="657" class="1005" name="ret_V_5_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="663" class="1005" name="or_ln152_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="2"/>
<pin id="665" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="or_ln152 "/>
</bind>
</comp>

<comp id="668" class="1005" name="or_ln152_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1408" slack="1"/>
<pin id="670" dir="1" index="1" bw="1408" slack="1"/>
</pin_list>
<bind>
<opset="or_ln152_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="add_ln153_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="1"/>
<pin id="676" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln153 "/>
</bind>
</comp>

<comp id="679" class="1005" name="ret_V_6_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="685" class="1005" name="zext_ln154_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1408" slack="1"/>
<pin id="687" dir="1" index="1" bw="1408" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln154 "/>
</bind>
</comp>

<comp id="690" class="1005" name="and_ln154_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1408" slack="1"/>
<pin id="692" dir="1" index="1" bw="1408" slack="1"/>
</pin_list>
<bind>
<opset="and_ln154 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="82" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="92" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="128" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="128" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="165"><net_src comp="151" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="189" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="245" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="276" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="272" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="241" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="323"><net_src comp="216" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="312" pin="5"/><net_sink comp="336" pin=1"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="68" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="342" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="357" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="72" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="66" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="425" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="404" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="420" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="74" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="72" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="66" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="68" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="488" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="467" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="483" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="76" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="68" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="497" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="10" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="547"><net_src comp="540" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="543" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="574"><net_src comp="84" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="581"><net_src comp="88" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="589"><net_src comp="128" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="594"><net_src comp="131" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="137" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="602"><net_src comp="595" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="608"><net_src comp="145" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="613"><net_src comp="105" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="618"><net_src comp="172" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="624"><net_src comp="178" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="628"><net_src comp="621" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="633"><net_src comp="112" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="638"><net_src comp="184" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="643"><net_src comp="336" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="649"><net_src comp="371" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="655"><net_src comp="377" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="660"><net_src comp="394" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="666"><net_src comp="399" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="671"><net_src comp="434" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="677"><net_src comp="440" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="682"><net_src comp="457" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="688"><net_src comp="508" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="693"><net_src comp="524" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="557" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_round_key_V_1_out | {1 }
 - Input state : 
	Port: aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys : p_round_key_V | {1 }
	Port: aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys : crypto_aes_rcon_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln144 : 2
		br_ln144 : 3
		shl_ln : 2
		add_ln145 : 3
		trunc_ln : 2
		add_ln149 : 3
		zext_ln186_4 : 4
		crypto_aes_rcon_V_addr : 5
		crypto_aes_rcon_V_load : 6
		p_round_key_V_1_load_1 : 1
		write_ln0 : 2
	State 2
		lshr_ln145 : 1
	State 3
		shl_ln1 : 1
		zext_ln186 : 2
		lshr_ln186 : 3
		trunc_ln186 : 4
		shl_ln186_4 : 1
		zext_ln186_1 : 2
		lshr_ln186_1 : 3
		trunc_ln186_2 : 4
		shl_ln186_2 : 1
		zext_ln186_2 : 2
		lshr_ln186_2 : 3
		trunc_ln186_3 : 4
		shl_ln186_3 : 1
		zext_ln186_3 : 2
		lshr_ln186_3 : 3
		trunc_ln186_4 : 4
		xor_ln1499 : 5
		p_Result_s : 5
		lshr_ln1499 : 1
		lhs_V : 2
		ret_V_4 : 6
	State 4
		shl_ln151 : 1
		xor_ln151 : 2
		and_ln151 : 2
		shl_ln151_1 : 1
		or_ln151 : 2
	State 5
		lshr_ln1499_1 : 1
		lhs_V_1 : 2
		ret_V_5 : 3
	State 6
		shl_ln152 : 1
		xor_ln152 : 2
		and_ln152 : 2
		shl_ln152_1 : 1
		or_ln152_1 : 2
	State 7
		lshr_ln1499_2 : 1
		lhs_V_2 : 2
		ret_V_6 : 3
	State 8
		zext_ln153 : 1
		shl_ln153 : 2
		xor_ln153 : 3
		and_ln153 : 3
		shl_ln153_1 : 2
		or_ln153 : 3
		shl_ln154 : 1
		xor_ln154 : 2
		and_ln154 : 3
		store_ln144 : 1
	State 9
		ret_V : 1
		zext_ln154_1 : 1
		shl_ln154_1 : 2
		p_round_key_V_2 : 3
		store_ln144 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       lshr_ln145_fu_178       |    0    |   2171  |
|          |       lshr_ln186_fu_210       |    0    |   2171  |
|          |      lshr_ln186_1_fu_235      |    0    |   2171  |
|   lshr   |      lshr_ln186_2_fu_266      |    0    |   2171  |
|          |      lshr_ln186_3_fu_297      |    0    |   2171  |
|          |       lshr_ln1499_fu_327      |    0    |   2171  |
|          |      lshr_ln1499_1_fu_385     |    0    |   2171  |
|          |      lshr_ln1499_2_fu_448     |    0    |   2171  |
|----------|-------------------------------|---------|---------|
|          |       xor_ln1499_fu_307       |    0    |    8    |
|          |         ret_V_4_fu_336        |    0    |    32   |
|          |        xor_ln151_fu_351       |    0    |   1408  |
|          |         ret_V_5_fu_394        |    0    |    32   |
|    xor   |        xor_ln152_fu_414       |    0    |   1408  |
|          |         ret_V_6_fu_457        |    0    |    32   |
|          |        xor_ln153_fu_477       |    0    |   1408  |
|          |        xor_ln154_fu_518       |    0    |   1408  |
|          |          ret_V_fu_543         |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |        and_ln151_fu_357       |    0    |   1408  |
|    and   |        and_ln152_fu_420       |    0    |   1408  |
|          |        and_ln153_fu_483       |    0    |   1408  |
|          |        and_ln154_fu_524       |    0    |   1408  |
|----------|-------------------------------|---------|---------|
|          |        or_ln151_fu_371        |    0    |   1408  |
|          |        or_ln152_fu_399        |    0    |    0    |
|    or    |       or_ln152_1_fu_434       |    0    |   1408  |
|          |        or_ln153_fu_497        |    0    |   1408  |
|          |        or_ln154_fu_503        |    0    |    0    |
|          |     p_round_key_V_2_fu_557    |    0    |   1408  |
|----------|-------------------------------|---------|---------|
|          |        shl_ln151_fu_345       |    0    |   104   |
|          |       shl_ln151_1_fu_365      |    0    |   100   |
|          |        shl_ln152_fu_408       |    0    |   104   |
|    shl   |       shl_ln152_1_fu_428      |    0    |   100   |
|          |        shl_ln153_fu_471       |    0    |   104   |
|          |       shl_ln153_1_fu_491      |    0    |   100   |
|          |        shl_ln154_fu_512       |    0    |   104   |
|          |       shl_ln154_1_fu_552      |    0    |   100   |
|----------|-------------------------------|---------|---------|
|          |        add_ln145_fu_145       |    0    |    12   |
|          |        add_ln149_fu_161       |    0    |    13   |
|          |        add_ln151_fu_184       |    0    |    12   |
|    add   |        add_ln152_fu_377       |    0    |    12   |
|          |        add_ln153_fu_440       |    0    |    12   |
|          |       add_ln153_1_fu_462      |    0    |    12   |
|          |        add_ln144_fu_530       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln144_fu_131       |    0    |    10   |
|----------|-------------------------------|---------|---------|
|   read   | p_round_key_V_read_read_fu_92 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_98     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         shl_ln_fu_137         |    0    |    0    |
|          |         shl_ln1_fu_198        |    0    |    0    |
|bitconcatenate|       shl_ln186_4_fu_223      |    0    |    0    |
|          |       shl_ln186_2_fu_254      |    0    |    0    |
|          |       shl_ln186_3_fu_285      |    0    |    0    |
|          |       p_Result_s_fu_312       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        trunc_ln_fu_151        |    0    |    0    |
|partselect|           r_p_fu_189          |    0    |    0    |
|          |          tmp_s_fu_245         |    0    |    0    |
|          |          tmp_1_fu_276         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      zext_ln186_4_fu_167      |    0    |    0    |
|          |       zext_ln145_fu_175       |    0    |    0    |
|          |       zext_ln186_fu_206       |    0    |    0    |
|          |      zext_ln186_1_fu_231      |    0    |    0    |
|          |      zext_ln186_2_fu_262      |    0    |    0    |
|          |      zext_ln186_3_fu_293      |    0    |    0    |
|          |       zext_ln1499_fu_324      |    0    |    0    |
|          |       zext_ln151_fu_342       |    0    |    0    |
|   zext   |      zext_ln151_1_fu_362      |    0    |    0    |
|          |      zext_ln1499_1_fu_382     |    0    |    0    |
|          |       zext_ln152_fu_404       |    0    |    0    |
|          |      zext_ln152_1_fu_425      |    0    |    0    |
|          |      zext_ln1499_2_fu_445     |    0    |    0    |
|          |       zext_ln153_fu_467       |    0    |    0    |
|          |      zext_ln153_1_fu_488      |    0    |    0    |
|          |       zext_ln154_fu_508       |    0    |    0    |
|          |      zext_ln154_1_fu_548      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln186_fu_216      |    0    |    0    |
|          |      trunc_ln186_1_fu_220     |    0    |    0    |
|          |      trunc_ln186_2_fu_241     |    0    |    0    |
|          |      trunc_ln186_3_fu_272     |    0    |    0    |
|   trunc  |      trunc_ln186_4_fu_303     |    0    |    0    |
|          |          lhs_V_fu_332         |    0    |    0    |
|          |         lhs_V_1_fu_390        |    0    |    0    |
|          |         lhs_V_2_fu_453        |    0    |    0    |
|          |         temp_V_fu_540         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |  35313  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln145_reg_605      |   11   |
|       add_ln151_reg_635      |   11   |
|       add_ln152_reg_652      |   11   |
|       add_ln153_reg_674      |   11   |
|       and_ln154_reg_690      |  1408  |
|crypto_aes_rcon_V_addr_reg_610|    4   |
|crypto_aes_rcon_V_load_reg_630|    8   |
|          i_2_reg_586         |    6   |
|           i_reg_571          |    6   |
|      icmp_ln144_reg_591      |    1   |
|      lshr_ln145_reg_621      |  1408  |
|       or_ln151_reg_646       |  1408  |
|      or_ln152_1_reg_668      |  1408  |
|       or_ln152_reg_663       |   11   |
| p_round_key_V_1_load_reg_615 |  1408  |
|    p_round_key_V_1_reg_578   |  1408  |
|        ret_V_4_reg_640       |   32   |
|        ret_V_5_reg_657       |   32   |
|        ret_V_6_reg_679       |   32   |
|        shl_ln_reg_595        |   11   |
|      zext_ln154_reg_685      |  1408  |
+------------------------------+--------+
|             Total            |  10043 |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  35313 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  10043 |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  10043 |  35322 |
+-----------+--------+--------+--------+
