
*** Running vivado
    with args -log H5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source H5.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source H5.tcl -notrace
Command: synth_design -top H5 -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 392.340 ; gain = 100.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'H5' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/new/I.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:15]
INFO: [Synth 8-3491] module 'mult_mod_8_AccAccAccAcc' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:8' bound to instance 'inst1_mult' of component 'mult_mod_8_AccAccAccAcc' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1609]
INFO: [Synth 8-638] synthesizing module 'mult_mod_8_AccAccAccAcc' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:15]
INFO: [Synth 8-3491] module 'mult_accurate' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:27' bound to instance 'inst1_mult' of component 'mult_accurate' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:54]
INFO: [Synth 8-638] synthesizing module 'mult_accurate' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:35]
	Parameter word_size bound to: 4 - type: integer 
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:68]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:68]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:68]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst1' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:82]
INFO: [Synth 8-113] binding component instance 'carry_inst0' to cell 'CARRY4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:97]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst2' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:116]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst2' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:116]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst3' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:130]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst4' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:144]
INFO: [Synth 8-113] binding component instance 'carry_inst1' to cell 'CARRY4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:160]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst5' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:177]
	Parameter INIT bound to: 64'b1111000011110000111100001111000010001000100010001000100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst6' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:191]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst7' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:207]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst7' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:207]
INFO: [Synth 8-113] binding component instance 'carry_inst2' to cell 'CARRY4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'mult_accurate' (1#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:35]
INFO: [Synth 8-3491] module 'mult_accurate' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:27' bound to instance 'inst2_mult' of component 'mult_accurate' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:60]
INFO: [Synth 8-3491] module 'mult_accurate' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:27' bound to instance 'inst3_mult' of component 'mult_accurate' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:66]
INFO: [Synth 8-3491] module 'mult_accurate' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:27' bound to instance 'inst4_mult' of component 'mult_accurate' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:72]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:80]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst11' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:96]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst1' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:109]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst21' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:125]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst2' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:138]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst31' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:154]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst3' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:167]
	Parameter INIT bound to: 64'b1111111111111111111111111110100011111111111010001110100000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst4' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:183]
	Parameter INIT bound to: 64'b0110011001100110011001100110011001111000011110000111100001111000 
INFO: [Synth 8-113] binding component instance 'lut_inst5' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:196]
	Parameter INIT bound to: 64'b0111111110000000011111111000000001111111111111111000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst6' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'mult_mod_8_AccAccAccAcc' (2#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:15]
INFO: [Synth 8-3491] module 'mult_mod_8_AccAccAccAcc' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd:8' bound to instance 'inst2_mult' of component 'mult_mod_8_AccAccAccAcc' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1615]
INFO: [Synth 8-3491] module 'mult_approx_a8' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:29' bound to instance 'inst3_mult' of component 'mult_approx_a8' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1621]
INFO: [Synth 8-638] synthesizing module 'mult_approx_a8' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:37]
	Parameter word_size bound to: 8 - type: integer 
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:64]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:64]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:64]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:64]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:64]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:64]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:64]
	Parameter INIT bound to: 64'b1000100010001000100010001000100011110000000000001111000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst1' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:78]
INFO: [Synth 8-113] binding component instance 'carry_inst2' to cell 'CARRY4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:96]
INFO: [Synth 8-113] binding component instance 'carry_inst2' to cell 'CARRY4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:96]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:113]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:113]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:113]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:113]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:113]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:113]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:113]
	Parameter INIT bound to: 64'b1000100010001000100010001000100011110000000000001111000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst2' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:127]
INFO: [Synth 8-113] binding component instance 'carry_inst2' to cell 'CARRY4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:145]
INFO: [Synth 8-113] binding component instance 'carry_inst2' to cell 'CARRY4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:145]
	Parameter INIT bound to: 64'b1001011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst5' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:174]
	Parameter INIT bound to: 64'b1001011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst3' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:188]
	Parameter INIT bound to: 64'b1001011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst3' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:188]
	Parameter INIT bound to: 64'b1001011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst3' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:188]
	Parameter INIT bound to: 64'b1001011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst3' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:188]
	Parameter INIT bound to: 64'b1001011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst3' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:188]
	Parameter INIT bound to: 64'b0110011001100110011001100110011000001111111100000000111111110000 
INFO: [Synth 8-113] binding component instance 'lut_inst4' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:202]
	Parameter INIT bound to: 64'b1001011010010110100101101001011010010110100101101001011010010110 
INFO: [Synth 8-113] binding component instance 'lut_inst_2LSB' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:220]
	Parameter INIT bound to: 64'b0111011111110111011110001000100001110111111101110111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2LSB_1' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:233]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P60' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:246]
	Parameter INIT bound to: 64'b0111100010001000011110001000100010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P61' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:259]
	Parameter INIT bound to: 64'b0110011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P6' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:272]
	Parameter INIT bound to: 64'b1000011101110111011110001000100010000111011101110111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P70' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:285]
	Parameter INIT bound to: 64'b0111100010001000011110001000100001111000100010000111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P71' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:298]
	Parameter INIT bound to: 64'b0110011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P7' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:311]
	Parameter INIT bound to: 64'b1000011101110111011110001000100010000111011101110111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P80' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:324]
	Parameter INIT bound to: 64'b0111100010001000011110001000100001111000100010000111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P81' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:337]
	Parameter INIT bound to: 64'b0110011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P8' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:350]
	Parameter INIT bound to: 64'b1000011101110111011110001000100010000111011101110111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P90' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:363]
	Parameter INIT bound to: 64'b0111100010001000011110001000100001111000100010000111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P91' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:376]
	Parameter INIT bound to: 64'b0110011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P9' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:389]
	Parameter INIT bound to: 64'b1000011101110111011110001000100010000111011101110111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P100' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:402]
	Parameter INIT bound to: 64'b0111100010001000011110001000100001111000100010000111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P101' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:415]
	Parameter INIT bound to: 64'b0110011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P10' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:428]
	Parameter INIT bound to: 64'b1000011101110111011110001000100010000111011101110111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P110' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:441]
	Parameter INIT bound to: 64'b0111100010001000011110001000100001111000100010000111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P111' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:454]
	Parameter INIT bound to: 64'b0110011001100110011001100110011001100110011001100110011001100110 
INFO: [Synth 8-113] binding component instance 'lut_inst_2P11' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:467]
	Parameter INIT bound to: 64'b1000011101110111011110001000100001111000100010000111100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_P12' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:480]
	Parameter INIT bound to: 64'b0110101011000000011010101100000010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2MSB1' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:493]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2MSB' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:506]
INFO: [Synth 8-256] done synthesizing module 'mult_approx_a8' (3#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:37]
INFO: [Synth 8-3491] module 'mult_mod_8_dAccdd' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:8' bound to instance 'inst4_mult' of component 'mult_mod_8_dAccdd' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1627]
INFO: [Synth 8-638] synthesizing module 'mult_mod_8_dAccdd' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:15]
INFO: [Synth 8-3491] module 'mult_approx_d4' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:29' bound to instance 'inst1_mult' of component 'mult_approx_d4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:54]
INFO: [Synth 8-638] synthesizing module 'mult_approx_d4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:37]
	Parameter word_size bound to: 4 - type: integer 
	Parameter INIT bound to: 64'b0110101011000000011010101100000010001000100010001000100010001000 
INFO: [Synth 8-113] binding component instance 'lut_inst_LSB' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:62]
	Parameter INIT bound to: 64'b0001111001100110010110101010101010110100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst_2' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:75]
	Parameter INIT bound to: 64'b0001111001100110010110101010101010110100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst_30' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:88]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst_P3' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:101]
	Parameter INIT bound to: 64'b0001111001100110010110101010101010110100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst_8' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:114]
	Parameter INIT bound to: 64'b0110101011000000011010101100000010000000000000001000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst_MSB1' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:127]
	Parameter INIT bound to: 64'b0111100001111000011110000111100010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'lut_inst_MSB' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'mult_approx_d4' (4#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:37]
INFO: [Synth 8-3491] module 'mult_accurate' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_accurate.vhd:27' bound to instance 'inst2_mult' of component 'mult_accurate' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:60]
INFO: [Synth 8-3491] module 'mult_approx_d4' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:29' bound to instance 'inst3_mult' of component 'mult_approx_d4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:66]
INFO: [Synth 8-3491] module 'mult_approx_d4' declared at 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_d4.vhd:29' bound to instance 'inst4_mult' of component 'mult_approx_d4' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:72]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:80]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst11' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:96]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst1' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:109]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst21' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:125]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst2' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:138]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst31' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:154]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst3' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:167]
	Parameter INIT bound to: 64'b1111111111111111111111111110100011111111111010001110100000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst4' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:183]
	Parameter INIT bound to: 64'b0110011001100110011001100110011001111000011110000111100001111000 
INFO: [Synth 8-113] binding component instance 'lut_inst5' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:196]
	Parameter INIT bound to: 64'b0111111110000000011111111000000001111111111111111000000000000000 
INFO: [Synth 8-113] binding component instance 'lut_inst6' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'mult_mod_8_dAccdd' (5#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_8_dAccdd.vhd:15]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst0' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1635]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst1' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1651]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst21' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1667]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst2' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1680]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst31' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1696]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst3' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1709]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst41' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1725]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-113] binding component instance 'lut_inst4' to cell 'LUT6_2' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:1738]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
	Parameter INIT bound to: 64'b1111111111111111111111111110100011111111111010001110100000000000 
	Parameter INIT bound to: 64'b0110011001100110011001100110011001111000011110000111100001111000 
	Parameter INIT bound to: 64'b0111111110000000011111111000000001111111111111111000000000000000 
	Parameter INIT bound to: 64'b1000000000000000000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b0110011001100110011001100110011001111000011110000111100001111000 
	Parameter INIT bound to: 64'b0111111110000000011111111000000001111111111111111000000000000000 
INFO: [Synth 8-256] done synthesizing module 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd' (6#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'H5' (7#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/new/I.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 445.848 ; gain = 153.727
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 1st driver pin 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd:/inst3_mult/lut_inst5/O5' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:174]
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 2nd driver pin 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd:/inst3_mult/add[1].lut_inst3/O5' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:188]
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 3rd driver pin 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd:/inst3_mult/add[2].lut_inst3/O5' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:188]
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 4th driver pin 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd:/inst3_mult/add[3].lut_inst3/O5' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:188]
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 5th driver pin 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd:/inst3_mult/add[4].lut_inst3/O5' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:188]
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 6th driver pin 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd:/inst3_mult/add[5].lut_inst3/O5' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:188]
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 7th driver pin 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd:/inst3_mult/lut_inst_2P9/O5' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:389]
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 8th driver pin 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd:/inst3_mult/lut_inst_2P10/O5' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:428]
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 9th driver pin 'mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd:/inst3_mult/lut_inst_2P11/O5' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/sources_1/imports/Project/mult_approx_a8.vhd:467]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 445.848 ; gain = 153.727
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1024 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/constrs_1/imports/new/Constraint.xdc]
Finished Parsing XDC File [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.srcs/constrs_1/imports/new/Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 900 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 900 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 960.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 960.227 ; gain = 668.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 960.227 ; gain = 668.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 960.227 ; gain = 668.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 960.227 ; gain = 668.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module H5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 960.227 ; gain = 668.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 960.227 ; gain = 668.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 960.227 ; gain = 668.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 972.363 ; gain = 680.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 972.363 ; gain = 680.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 972.363 ; gain = 680.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 972.363 ; gain = 680.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 972.363 ; gain = 680.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 972.363 ; gain = 680.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 972.363 ; gain = 680.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   132|
|3     |LUT2   |    11|
|4     |LUT3   |    21|
|5     |LUT4   |    13|
|6     |LUT5   |    35|
|7     |LUT6   |    59|
|8     |LUT6_2 |   888|
|9     |FDRE   |   112|
|10    |IBUF   |    18|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------------------------------------------+------+
|      |Instance         |Module                                            |Cells |
+------+-----------------+--------------------------------------------------+------+
|1     |top              |                                                  |  1322|
|2     |  M1             |mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd   |   270|
|3     |    inst1_mult   |mult_mod_8_AccAccAccAcc_46                        |    77|
|4     |      inst1_mult |mult_accurate_58                                  |    15|
|5     |      inst2_mult |mult_accurate_59                                  |    15|
|6     |      inst3_mult |mult_accurate_60                                  |    15|
|7     |      inst4_mult |mult_accurate_61                                  |    15|
|8     |    inst2_mult   |mult_mod_8_AccAccAccAcc_47                        |    70|
|9     |      inst1_mult |mult_accurate_54                                  |    15|
|10    |      inst2_mult |mult_accurate_55                                  |    15|
|11    |      inst3_mult |mult_accurate_56                                  |    15|
|12    |      inst4_mult |mult_accurate_57                                  |    15|
|13    |    inst3_mult   |mult_approx_a8_48                                 |    47|
|14    |    inst4_mult   |mult_mod_8_dAccdd_49                              |    46|
|15    |      inst1_mult |mult_approx_d4_50                                 |     7|
|16    |      inst2_mult |mult_accurate_51                                  |    15|
|17    |      inst3_mult |mult_approx_d4_52                                 |     7|
|18    |      inst4_mult |mult_approx_d4_53                                 |     7|
|19    |  M2             |mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd_0 |   329|
|20    |    inst1_mult   |mult_mod_8_AccAccAccAcc_30                        |    77|
|21    |      inst1_mult |mult_accurate_42                                  |    19|
|22    |      inst2_mult |mult_accurate_43                                  |    15|
|23    |      inst3_mult |mult_accurate_44                                  |    15|
|24    |      inst4_mult |mult_accurate_45                                  |    15|
|25    |    inst2_mult   |mult_mod_8_AccAccAccAcc_31                        |    70|
|26    |      inst1_mult |mult_accurate_38                                  |    15|
|27    |      inst2_mult |mult_accurate_39                                  |    15|
|28    |      inst3_mult |mult_accurate_40                                  |    15|
|29    |      inst4_mult |mult_accurate_41                                  |    15|
|30    |    inst3_mult   |mult_approx_a8_32                                 |    47|
|31    |    inst4_mult   |mult_mod_8_dAccdd_33                              |    46|
|32    |      inst1_mult |mult_approx_d4_34                                 |     7|
|33    |      inst2_mult |mult_accurate_35                                  |    15|
|34    |      inst3_mult |mult_approx_d4_36                                 |     7|
|35    |      inst4_mult |mult_approx_d4_37                                 |     7|
|36    |  M3             |mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd_1 |   277|
|37    |    inst1_mult   |mult_mod_8_AccAccAccAcc_14                        |    83|
|38    |      inst1_mult |mult_accurate_26                                  |    18|
|39    |      inst2_mult |mult_accurate_27                                  |    15|
|40    |      inst3_mult |mult_accurate_28                                  |    15|
|41    |      inst4_mult |mult_accurate_29                                  |    15|
|42    |    inst2_mult   |mult_mod_8_AccAccAccAcc_15                        |    70|
|43    |      inst1_mult |mult_accurate_22                                  |    15|
|44    |      inst2_mult |mult_accurate_23                                  |    15|
|45    |      inst3_mult |mult_accurate_24                                  |    15|
|46    |      inst4_mult |mult_accurate_25                                  |    15|
|47    |    inst3_mult   |mult_approx_a8_16                                 |    47|
|48    |    inst4_mult   |mult_mod_8_dAccdd_17                              |    46|
|49    |      inst1_mult |mult_approx_d4_18                                 |     7|
|50    |      inst2_mult |mult_accurate_19                                  |    15|
|51    |      inst3_mult |mult_approx_d4_20                                 |     7|
|52    |      inst4_mult |mult_approx_d4_21                                 |     7|
|53    |  M4             |mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccdd_2 |   283|
|54    |    inst1_mult   |mult_mod_8_AccAccAccAcc                           |    83|
|55    |      inst1_mult |mult_accurate_10                                  |    25|
|56    |      inst2_mult |mult_accurate_11                                  |    15|
|57    |      inst3_mult |mult_accurate_12                                  |    15|
|58    |      inst4_mult |mult_accurate_13                                  |    15|
|59    |    inst2_mult   |mult_mod_8_AccAccAccAcc_3                         |    70|
|60    |      inst1_mult |mult_accurate_6                                   |    15|
|61    |      inst2_mult |mult_accurate_7                                   |    15|
|62    |      inst3_mult |mult_accurate_8                                   |    15|
|63    |      inst4_mult |mult_accurate_9                                   |    15|
|64    |    inst3_mult   |mult_approx_a8                                    |    47|
|65    |    inst4_mult   |mult_mod_8_dAccdd                                 |    46|
|66    |      inst1_mult |mult_approx_d4                                    |     7|
|67    |      inst2_mult |mult_accurate                                     |    15|
|68    |      inst3_mult |mult_approx_d4_4                                  |     7|
|69    |      inst4_mult |mult_approx_d4_5                                  |     7|
+------+-----------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 972.363 ; gain = 680.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 972.363 ; gain = 165.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 972.363 ; gain = 680.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1038 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 888 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 888 instances

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 0 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 986.926 ; gain = 707.305
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H5/H5.runs/synth_1/H5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file H5_utilization_synth.rpt -pb H5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 986.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 20:22:37 2020...
