#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 27 16:25:59 2021
# Process ID: 11164
# Current directory: D:/CODES/vivado/Project3-1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17564 D:\CODES\vivado\Project3-1\Project3-1.xpr
# Log file: D:/CODES/vivado/Project3-1/vivado.log
# Journal file: D:/CODES/vivado/Project3-1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CODES/vivado/Project3-1/Project3-1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CODES/vivado/IPcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 752.051 ; gain = 102.078
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/CODES/vivado/Project3-1/Project3-1.srcs/sim_1/new/design_1_sim_2.v w ]
add_files -fileset sim_1 D:/CODES/vivado/Project3-1/Project3-1.srcs/sim_1/new/design_1_sim_2.v
update_compile_order -fileset sim_1
set_property top design_1_sim_2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_sim_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.srcs/sim_1/new/design_1_sim_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7a18962fad140b590719fc2c48fdcd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_sim_2_behav xil_defaultlib.design_1_sim_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andgate(WIDTH=1)
Compiling module xil_defaultlib.design_1_andgate_0_0
Compiling module xil_defaultlib.design_1_andgate_1_0
Compiling module xil_defaultlib.design_1_andgate_1_1
Compiling module xil_defaultlib.design_1_andgate_0_1
Compiling module xil_defaultlib.design_1_andgate_0_2
Compiling module xil_defaultlib.design_1_andgate_0_3
Compiling module xil_defaultlib.design_1_andgate_2_0
Compiling module xil_defaultlib.design_1_andgate_2_1
Compiling module xil_defaultlib.notgate(WIDTH=1)
Compiling module xil_defaultlib.design_1_notgate_0_0
Compiling module xil_defaultlib.design_1_notgate_1_0
Compiling module xil_defaultlib.orgate(WIDTH=1)
Compiling module xil_defaultlib.design_1_orgate_0_0
Compiling module xil_defaultlib.design_1_orgate_1_0
Compiling module xil_defaultlib.design_1_orgate_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_sim_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_sim_2_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim/xsim.dir/design_1_sim_2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 27 16:32:20 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_sim_2_behav -key {Behavioral:sim_1:Functional:design_1_sim_2} -tclbatch {design_1_sim_2.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source design_1_sim_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_sim_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 897.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_sim_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/CODES/vivado/andgate/andgate.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_0_0/sim/design_1_andgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ipshared/3af9/notgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_notgate_0_0/sim/design_1_notgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_notgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_notgate_1_0/sim/design_1_notgate_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_notgate_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ipshared/3011/orgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_orgate_0_0/sim/design_1_orgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_orgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_1_0/sim/design_1_andgate_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_orgate_1_0/sim/design_1_orgate_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_orgate_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_orgate_2_0/sim/design_1_orgate_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_orgate_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_1_1/sim/design_1_andgate_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_0_1/sim/design_1_andgate_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_0_2/sim/design_1_andgate_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_0_3/sim/design_1_andgate_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_2_0/sim/design_1_andgate_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_2_1/sim/design_1_andgate_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-1/Project3-1.srcs/sim_1/new/design_1_sim_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7a18962fad140b590719fc2c48fdcd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_sim_2_behav xil_defaultlib.design_1_sim_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andgate(WIDTH=1)
Compiling module xil_defaultlib.design_1_andgate_0_0
Compiling module xil_defaultlib.design_1_andgate_1_0
Compiling module xil_defaultlib.design_1_andgate_1_1
Compiling module xil_defaultlib.design_1_andgate_0_1
Compiling module xil_defaultlib.design_1_andgate_0_2
Compiling module xil_defaultlib.design_1_andgate_0_3
Compiling module xil_defaultlib.design_1_andgate_2_0
Compiling module xil_defaultlib.design_1_andgate_2_1
Compiling module xil_defaultlib.notgate(WIDTH=1)
Compiling module xil_defaultlib.design_1_notgate_0_0
Compiling module xil_defaultlib.design_1_notgate_1_0
Compiling module xil_defaultlib.orgate(WIDTH=1)
Compiling module xil_defaultlib.design_1_orgate_0_0
Compiling module xil_defaultlib.design_1_orgate_1_0
Compiling module xil_defaultlib.design_1_orgate_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_sim_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_sim_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CODES/vivado/Project3-1/Project3-1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_sim_2_behav -key {Behavioral:sim_1:Functional:design_1_sim_2} -tclbatch {design_1_sim_2.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source design_1_sim_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_sim_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 897.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/CODES/vivado/Project3-2/Project3-2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/CODES/vivado/Project3-2/Project3-2.srcs/sim_1/new/design_1_sim_2.v w ]
add_files -fileset sim_1 D:/CODES/vivado/Project3-2/Project3-2.srcs/sim_1/new/design_1_sim_2.v
update_compile_order -fileset sim_1
set_property top design_1_sim_2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project3-2/Project3-2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODES/vivado/Project3-2/Project3-2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_sim_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-2/Project3-2.srcs/sim_1/new/design_1_sim_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODES/vivado/Project3-2/Project3-2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76aa324a833d44e6884534bd94e99d87 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot design_1_sim_2_behav xil_defaultlib.design_1_sim_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_sim_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_sim_2_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CODES/vivado/Project3-2/Project3-2.sim/sim_1/behav/xsim/xsim.dir/design_1_sim_2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 27 16:43:33 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CODES/vivado/Project3-2/Project3-2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_sim_2_behav -key {Behavioral:sim_1:Functional:design_1_sim_2} -tclbatch {design_1_sim_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source design_1_sim_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_sim_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 897.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/CODES/vivado/Project3-3/Project3-3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/CODES/vivado/Project3-3/Project3-3.srcs/sim_1/new/design_1_sim_2.v w ]
add_files -fileset sim_1 D:/CODES/vivado/Project3-3/Project3-3.srcs/sim_1/new/design_1_sim_2.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/CODES/vivado/Project3-3/Project3-3.srcs/sim_1/new/design_1_sim_2.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/CODES/vivado/Project3-3/Project3-3.srcs/sim_1/new/design_1_sim_2.v
file delete -force D:/CODES/vivado/Project3-3/Project3-3.srcs/sim_1/new/design_1_sim_2.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project3-3/Project3-3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'design_sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODES/vivado/Project3-3/Project3-3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_sim_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-3/Project3-3.srcs/sources_1/new/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-3/Project3-3.srcs/sim_1/new/design_sim_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_sim_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODES/vivado/Project3-3/Project3-3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ffdb9e052b264eaf990a2ed851983b3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot design_sim_2_behav xil_defaultlib.design_sim_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_sim_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_sim_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CODES/vivado/Project3-3/Project3-3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_sim_2_behav -key {Behavioral:sim_1:Functional:design_sim_2} -tclbatch {design_sim_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source design_sim_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_sim_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 16:56:43 2021...
