Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o Z:/Documents/EE-UY 4323/EE-UY-4323/acc_b/acc_b_isim_beh.exe -prj Z:/Documents/EE-UY 4323/EE-UY-4323/acc_b/acc_b_beh.prj work.acc_b 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "Z:/Documents/EE-UY 4323/EE-UY-4323/acc_b/acc_b.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling architecture behavioral of entity acc_b
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable Z:/Documents/EE-UY 4323/EE-UY-4323/acc_b/acc_b_isim_beh.exe
Fuse Memory Usage: 33656 KB
Fuse CPU Usage: 561 ms
