// Seed: 3413898796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output wor id_2
);
  assign id_1 = id_0;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  id_7(
      .id_0(1)
  );
  assign id_3[""] = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_1
  );
endmodule
