  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/KhanhTran_Lab2 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/KhanhTran_Lab2/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/KhanhTran_Lab2'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=fir16.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/fir16.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=fir16.h' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/fir16.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=fir_16_unroll4.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/fir_16_unroll4.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=fir16_unroll16.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/fir16_unroll16.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_fir16.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/tb_fir16.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=fir16' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/KhanhTran_Lab2/vitis-comp.json
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code fir16.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code fir_16_unroll4.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code fir16_unroll16.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/tb_fir16.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code fir16.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code fir16_unroll16.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code fir_16_unroll4.cpp as test bench code with instrumentation
fir16.cpp:5:13: warning: unexpected pragma argument '__attribute__', expects identifier [-Winvalid-hls-pragmas]
#pragma HLS INLINE off
            ^
d:\xilinx_2025\2025.1\vitis\win64\tools\vcxx\data\autopilot/etc/ap_common.h:139:23: note: expanded from macro 'INLINE'
#define INLINE inline __attribute__((always_inline))
                      ^
1 warning generated.
fir_16_unroll4.cpp:6:13: warning: unexpected pragma argument '__attribute__', expects identifier [-Winvalid-hls-pragmas]
#pragma HLS INLINE off
            ^
d:\xilinx_2025\2025.1\vitis\win64\tools\vcxx\data\autopilot/etc/ap_common.h:139:23: note: expanded from macro 'INLINE'
#define INLINE inline __attribute__((always_inline))
                      ^
1 warning generated.
fir16_unroll16.cpp:6:13: warning: unexpected pragma argument '__attribute__', expects identifier [-Winvalid-hls-pragmas]
#pragma HLS INLINE off
            ^
d:\xilinx_2025\2025.1\vitis\win64\tools\vcxx\data\autopilot/etc/ap_common.h:139:23: note: expanded from macro 'INLINE'
#define INLINE inline __attribute__((always_inline))
                      ^
1 warning generated.
INFO: [HLS 211-200] Linking hardware code
INFO: [HLS 211-200] Transforming hardware bitcode
INFO: [HLS 211-200] Linking executable
INFO: [HLS 211-200] Computing HLS IR Information
INFO: [HLS 211-200] Determining source code dependencies
INFO: [SIM 211-200] Running executable
TB targeting: fir16
[IMPULSE] PASS
[PRBS] PASS
OVERALL: PASS
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab2\fir16.cpp:9:1)
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.015 seconds; peak allocated memory: 145.371 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 19s
