
---------- Begin Simulation Statistics ----------
final_tick                                 5300204000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138816                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665704                       # Number of bytes of host memory used
host_op_rate                                   139022                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.12                       # Real time elapsed on the host
host_tick_rate                              866681066                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      848885                       # Number of instructions simulated
sim_ops                                        850180                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005300                       # Number of seconds simulated
sim_ticks                                  5300204000                       # Number of ticks simulated
system.cpu.Branches                             61798                       # Number of branches fetched
system.cpu.committedInsts                      848885                       # Number of instructions committed
system.cpu.committedOps                        850180                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2650102                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2650101.999500                       # Number of busy cycles
system.cpu.num_cc_register_reads              3474616                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              505952                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        61294                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         332                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.000500                       # Number of idle cycles
system.cpu.num_int_alu_accesses                768867                       # Number of integer alu accesses
system.cpu.num_int_insts                       768867                       # number of integer instructions
system.cpu.num_int_register_reads             1234451                       # number of times the integer registers were read
system.cpu.num_int_register_writes             609440                       # number of times the integer registers were written
system.cpu.num_load_insts                      308094                       # Number of load instructions
system.cpu.num_mem_refs                        376352                       # number of memory refs
system.cpu.num_store_insts                      68258                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  40                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    473859     55.73%     55.73% # Class of executed instruction
system.cpu.op_class::IntMult                       53      0.01%     55.74% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     55.74% # Class of executed instruction
system.cpu.op_class::MemRead                   308094     36.23%     91.97% # Class of executed instruction
system.cpu.op_class::MemWrite                   68258      8.03%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     850285                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3566                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   5300204000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1092                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          813                       # Transaction distribution
system.membus.trans_dist::WritebackClean           34                       # Transaction distribution
system.membus.trans_dist::CleanEvict              298                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1329                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1329                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            286                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           806                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        20480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       188672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  209152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2421                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006609                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.081042                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2405     99.34%     99.34% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.66%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2421                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6954000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1526500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           11352250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5300204000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          18304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         136640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             154944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        18304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        52032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           52032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          813                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3453452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25780140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29233592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3453452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3453452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        9816981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9816981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        9816981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3453452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25780140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39050572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003802616500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           46                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           46                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7007                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                778                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2421                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        846                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2421                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                4                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     23811500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                68867750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9909.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28659.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1696                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     719                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2421                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.885572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.799518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.802171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           79      9.83%      9.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          402     50.00%     59.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          251     31.22%     91.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      1.24%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      1.49%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      0.62%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.50%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.50%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           37      4.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          804                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           46                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.782609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.749686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.527518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             42     91.30%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      2.17%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      2.17%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      2.17%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      2.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            46                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           46                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.869565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.862263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.499275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3      6.52%      6.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43     93.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            46                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 153792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   52608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  154944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                54144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5300082000                       # Total gap between requests
system.mem_ctrls.avgGap                    1622308.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        18176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       135616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        52608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3429301.966490346473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25586939.672510717064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9925655.691743185744                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          846                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7203500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     61664250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  99450165000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25187.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28882.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 117553386.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3762780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1992375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            11216940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2672640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     417955200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1364109750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        886554720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2688264405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.200177                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2293172500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    176800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2830231500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2020620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1058805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5940480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1618200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     417955200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        569513790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1555688160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2553795255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        481.829615                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4039415000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    176800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1083989000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      5300204000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5300204000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       910073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           910073                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       910073                       # number of overall hits
system.cpu.icache.overall_hits::total          910073                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          286                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            286                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          286                       # number of overall misses
system.cpu.icache.overall_misses::total           286                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     18464000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18464000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     18464000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18464000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       910359                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       910359                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       910359                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       910359                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000314                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000314                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000314                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000314                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64559.440559                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64559.440559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64559.440559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64559.440559                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           34                       # number of writebacks
system.cpu.icache.writebacks::total                34                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          286                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          286                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17042000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17042000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17042000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17042000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000314                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000314                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000314                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000314                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59587.412587                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59587.412587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59587.412587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59587.412587                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       910073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          910073                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          286                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           286                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     18464000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18464000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       910359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       910359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64559.440559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64559.440559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17042000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17042000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000314                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000314                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59587.412587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59587.412587                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5300204000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           167.455083                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              910359                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               286                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3183.073427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   167.455083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.327061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.327061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1821004                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1821004                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5300204000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5300204000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5300204000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5300204000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5300204000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       374085                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           374085                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       374106                       # number of overall hits
system.cpu.dcache.overall_hits::total          374106                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2128                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2137                       # number of overall misses
system.cpu.dcache.overall_misses::total          2137                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    144908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    144908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    144908000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    144908000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       376213                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       376213                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       376243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       376243                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005656                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005656                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005680                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005680                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68095.864662                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68095.864662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67809.078147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67809.078147                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          813                       # number of writebacks
system.cpu.dcache.writebacks::total               813                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2134                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    134307000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    134307000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    134720000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    134720000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005654                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005654                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005672                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005672                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63143.864598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63143.864598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63130.271790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63130.271790                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1111                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       307209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          307209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       308008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       308008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65769.712140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65769.712140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60844.611529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60844.611529                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     92358000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     92358000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        68205                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        68205                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69494.356659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69494.356659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     85753000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     85753000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64524.454477                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64524.454477                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       413000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       413000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        59000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        59000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        81000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        81000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5300204000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           822.668494                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              376276                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2135                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.241686                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            157000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   822.668494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.803387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.803387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          683                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            754693                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           754693                       # Number of data accesses

---------- End Simulation Statistics   ----------
