INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vadakkodan/Desktop/nerd_vadakkodan/fa_structural/fa_vivado/fa_vivado.srcs/sources_1/imports/half_adder/full_adder_stru.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vadakkodan/Desktop/nerd_vadakkodan/fa_structural/fa_vivado/fa_vivado.srcs/sources_1/imports/vadakkodan/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sum' is not allowed [/home/vadakkodan/Desktop/nerd_vadakkodan/fa_structural/fa_vivado/fa_vivado.srcs/sources_1/imports/vadakkodan/half_adder.v:5]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry' is not allowed [/home/vadakkodan/Desktop/nerd_vadakkodan/fa_structural/fa_vivado/fa_vivado.srcs/sources_1/imports/vadakkodan/half_adder.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vadakkodan/Desktop/nerd_vadakkodan/fa_structural/fa_vivado/fa_vivado.srcs/sources_1/imports/half_adder/fa_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vadakkodan/Desktop/nerd_vadakkodan/fa_structural/fa_vivado/fa_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
