<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STADLS: stadls::vx::detail::InitGenerator::HighspeedLink Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STADLS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">stadls::vx::detail::InitGenerator::HighspeedLink Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="init__generator_8h_source.html">init_generator.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a174cc8265e55d5d92b23d11e7cdb53e3"><td class="memItemLeft" align="right" valign="top">typedef halco::common::typed_array&lt; haldls::vx::PhyConfigChip, halco::hicann_dls::vx::PhyConfigChipOnDLS &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a174cc8265e55d5d92b23d11e7cdb53e3">phy_configs_chip_type</a></td></tr>
<tr class="memdesc:a174cc8265e55d5d92b23d11e7cdb53e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highspeed-link PHY settings for the chip side.  <a href="#a174cc8265e55d5d92b23d11e7cdb53e3">More...</a><br /></td></tr>
<tr class="separator:a174cc8265e55d5d92b23d11e7cdb53e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1a42537abc152008aa1bddd480d7a8"><td class="memItemLeft" align="right" valign="top">typedef halco::common::typed_array&lt; haldls::vx::PhyConfigFPGA, halco::hicann_dls::vx::PhyConfigFPGAOnDLS &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a0a1a42537abc152008aa1bddd480d7a8">phy_configs_fpga_type</a></td></tr>
<tr class="memdesc:a0a1a42537abc152008aa1bddd480d7a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highspeed-link PHY settings for the FPGA side.  <a href="#a0a1a42537abc152008aa1bddd480d7a8">More...</a><br /></td></tr>
<tr class="separator:a0a1a42537abc152008aa1bddd480d7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:afe7c3c1f44627fda0f0ebcb14732fbd8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#afe7c3c1f44627fda0f0ebcb14732fbd8">HighspeedLink</a> () SYMBOL_VISIBLE</td></tr>
<tr class="memdesc:afe7c3c1f44627fda0f0ebcb14732fbd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default constructor.  <a href="#afe7c3c1f44627fda0f0ebcb14732fbd8">More...</a><br /></td></tr>
<tr class="separator:afe7c3c1f44627fda0f0ebcb14732fbd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a23d88c88f425f4c20c6636b3c67d95fd"><td class="memItemLeft" align="right" valign="top">haldls::vx::CommonPhyConfigChip&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a23d88c88f425f4c20c6636b3c67d95fd">common_phy_config_chip</a></td></tr>
<tr class="memdesc:a23d88c88f425f4c20c6636b3c67d95fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highspeed-link PHY enable values for the chip side.  <a href="#a23d88c88f425f4c20c6636b3c67d95fd">More...</a><br /></td></tr>
<tr class="separator:a23d88c88f425f4c20c6636b3c67d95fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5899b08d6053ebec8572ca2996f3ffba"><td class="memItemLeft" align="right" valign="top">haldls::vx::CommonPhyConfigFPGA&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a5899b08d6053ebec8572ca2996f3ffba">common_phy_config_fpga</a></td></tr>
<tr class="memdesc:a5899b08d6053ebec8572ca2996f3ffba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highspeed-link PHY enable values for the FPGA side.  <a href="#a5899b08d6053ebec8572ca2996f3ffba">More...</a><br /></td></tr>
<tr class="separator:a5899b08d6053ebec8572ca2996f3ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6d7e5f21c4a0b0483700308cdc6958"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a2d6d7e5f21c4a0b0483700308cdc6958">enable_systime</a></td></tr>
<tr class="memdesc:a2d6d7e5f21c4a0b0483700308cdc6958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable systime synchronization.  <a href="#a2d6d7e5f21c4a0b0483700308cdc6958">More...</a><br /></td></tr>
<tr class="separator:a2d6d7e5f21c4a0b0483700308cdc6958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b45dd59670c75466ae422fdba4a80f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a174cc8265e55d5d92b23d11e7cdb53e3">phy_configs_chip_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a21b45dd59670c75466ae422fdba4a80f">phy_configs_chip</a></td></tr>
<tr class="separator:a21b45dd59670c75466ae422fdba4a80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a786f9659ed6b42b6613ae44caa261"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a0a1a42537abc152008aa1bddd480d7a8">phy_configs_fpga_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#ae0a786f9659ed6b42b6613ae44caa261">phy_configs_fpga</a></td></tr>
<tr class="separator:ae0a786f9659ed6b42b6613ae44caa261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190e7ba06ceea93639e7ad9a733208f1"><td class="memItemLeft" align="right" valign="top">haldls::vx::SystimeSyncBase&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a190e7ba06ceea93639e7ad9a733208f1">systime_sync_base</a></td></tr>
<tr class="memdesc:a190e7ba06ceea93639e7ad9a733208f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Systime synchronization base value.  <a href="#a190e7ba06ceea93639e7ad9a733208f1">More...</a><br /></td></tr>
<tr class="separator:a190e7ba06ceea93639e7ad9a733208f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="init__generator_8h_source.html#l00060">60</a> of file <a class="el" href="init__generator_8h_source.html">init_generator.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a174cc8265e55d5d92b23d11e7cdb53e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a174cc8265e55d5d92b23d11e7cdb53e3">&#9670;&nbsp;</a></span>phy_configs_chip_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef halco::common:: typed_array&lt;haldls::vx::PhyConfigChip, halco::hicann_dls::vx::PhyConfigChipOnDLS&gt; <a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a174cc8265e55d5d92b23d11e7cdb53e3">stadls::vx::detail::InitGenerator::HighspeedLink::phy_configs_chip_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Highspeed-link PHY settings for the chip side. </p>

<p class="definition">Definition at line <a class="el" href="init__generator_8h_source.html#l00080">80</a> of file <a class="el" href="init__generator_8h_source.html">init_generator.h</a>.</p>

</div>
</div>
<a id="a0a1a42537abc152008aa1bddd480d7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1a42537abc152008aa1bddd480d7a8">&#9670;&nbsp;</a></span>phy_configs_fpga_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef halco::common:: typed_array&lt;haldls::vx::PhyConfigFPGA, halco::hicann_dls::vx::PhyConfigFPGAOnDLS&gt; <a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a0a1a42537abc152008aa1bddd480d7a8">stadls::vx::detail::InitGenerator::HighspeedLink::phy_configs_fpga_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Highspeed-link PHY settings for the FPGA side. </p>

<p class="definition">Definition at line <a class="el" href="init__generator_8h_source.html#l00074">74</a> of file <a class="el" href="init__generator_8h_source.html">init_generator.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="afe7c3c1f44627fda0f0ebcb14732fbd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7c3c1f44627fda0f0ebcb14732fbd8">&#9670;&nbsp;</a></span>HighspeedLink()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">stadls::vx::detail::InitGenerator::HighspeedLink::HighspeedLink </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default constructor. </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a23d88c88f425f4c20c6636b3c67d95fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d88c88f425f4c20c6636b3c67d95fd">&#9670;&nbsp;</a></span>common_phy_config_chip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">haldls::vx::CommonPhyConfigChip stadls::vx::detail::InitGenerator::HighspeedLink::common_phy_config_chip</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Highspeed-link PHY enable values for the chip side. </p>

<p class="definition">Definition at line <a class="el" href="init__generator_8h_source.html#l00069">69</a> of file <a class="el" href="init__generator_8h_source.html">init_generator.h</a>.</p>

</div>
</div>
<a id="a5899b08d6053ebec8572ca2996f3ffba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5899b08d6053ebec8572ca2996f3ffba">&#9670;&nbsp;</a></span>common_phy_config_fpga</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">haldls::vx::CommonPhyConfigFPGA stadls::vx::detail::InitGenerator::HighspeedLink::common_phy_config_fpga</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Highspeed-link PHY enable values for the FPGA side. </p>

<p class="definition">Definition at line <a class="el" href="init__generator_8h_source.html#l00066">66</a> of file <a class="el" href="init__generator_8h_source.html">init_generator.h</a>.</p>

</div>
</div>
<a id="a2d6d7e5f21c4a0b0483700308cdc6958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6d7e5f21c4a0b0483700308cdc6958">&#9670;&nbsp;</a></span>enable_systime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool stadls::vx::detail::InitGenerator::HighspeedLink::enable_systime</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable systime synchronization. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this discards all systime related configuration, i.e. setting the SystimeSyncBase and initiating the time hand-shake between the chip and the FPGA. This leads to no time annotation being present in the response stream. </dd></dl>

<p class="definition">Definition at line <a class="el" href="init__generator_8h_source.html#l00092">92</a> of file <a class="el" href="init__generator_8h_source.html">init_generator.h</a>.</p>

</div>
</div>
<a id="a21b45dd59670c75466ae422fdba4a80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b45dd59670c75466ae422fdba4a80f">&#9670;&nbsp;</a></span>phy_configs_chip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a174cc8265e55d5d92b23d11e7cdb53e3">phy_configs_chip_type</a> stadls::vx::detail::InitGenerator::HighspeedLink::phy_configs_chip</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="init__generator_8h_source.html#l00081">81</a> of file <a class="el" href="init__generator_8h_source.html">init_generator.h</a>.</p>

</div>
</div>
<a id="ae0a786f9659ed6b42b6613ae44caa261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0a786f9659ed6b42b6613ae44caa261">&#9670;&nbsp;</a></span>phy_configs_fpga</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a0a1a42537abc152008aa1bddd480d7a8">phy_configs_fpga_type</a> stadls::vx::detail::InitGenerator::HighspeedLink::phy_configs_fpga</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="init__generator_8h_source.html#l00075">75</a> of file <a class="el" href="init__generator_8h_source.html">init_generator.h</a>.</p>

</div>
</div>
<a id="a190e7ba06ceea93639e7ad9a733208f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190e7ba06ceea93639e7ad9a733208f1">&#9670;&nbsp;</a></span>systime_sync_base</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">haldls::vx::SystimeSyncBase stadls::vx::detail::InitGenerator::HighspeedLink::systime_sync_base</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Systime synchronization base value. </p>

<p class="definition">Definition at line <a class="el" href="init__generator_8h_source.html#l00084">84</a> of file <a class="el" href="init__generator_8h_source.html">init_generator.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzQ5Nw.x/haldls/include/stadls/vx/<a class="el" href="init__generator_8h_source.html">init_generator.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacestadls.html">stadls</a></li><li class="navelem"><a class="el" href="namespacestadls_1_1vx.html">vx</a></li><li class="navelem"><a class="el" href="namespacestadls_1_1vx_1_1detail.html">detail</a></li><li class="navelem"><a class="el" href="classstadls_1_1vx_1_1detail_1_1InitGenerator.html">InitGenerator</a></li><li class="navelem"><a class="el" href="structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html">HighspeedLink</a></li>
    <li class="footer">Generated on Sun Mar 29 2020 23:50:42 for STADLS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
