$date
	Sat May  7 22:10:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ClockDivider $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # out $end
$var reg 8 $ clk_div [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
z"
z!
$end
#1000000000
