INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15774/lab203/lab203.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/15774/lab203/lab203.srcs/sources_1/new/FIFO.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15774/lab203/lab203.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
