FPGA code for the paper "Efficient RNIC Cache Side-channel Attack Detection through DPU-driven Architecture" published in Euro-Par 2024.
