
State Machine - |lms7_trx_top|busy_delay:inst11|current_state
Name current_state.delay_busy current_state.reset_counter current_state.idle 
current_state.idle 0 0 0 
current_state.reset_counter 0 1 1 
current_state.delay_busy 1 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|state
Name state.WRITE_BURST 
state.IDLE 0 
state.WRITE_BURST 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|stage
Name stage.TIMEOUT stage.TEST_COMPLETE stage.DONE stage.TEMPLATE_STAGE stage.BLOCK_RW stage.SINGLE_RW stage.INIT 
stage.INIT 0 0 0 0 0 0 0 
stage.SINGLE_RW 0 0 0 0 0 1 1 
stage.BLOCK_RW 0 0 0 0 1 0 1 
stage.TEMPLATE_STAGE 0 0 0 1 0 0 1 
stage.DONE 0 0 1 0 0 0 1 
stage.TEST_COMPLETE 0 1 0 0 0 0 1 
stage.TIMEOUT 1 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|template_stage:template_stage_inst|state
Name state.DONE state.WAIT state.READ2 state.READ1 state.WRITE2 state.WRITE1 state.INIT 
state.INIT 0 0 0 0 0 0 0 
state.WRITE1 0 0 0 0 0 1 1 
state.WRITE2 0 0 0 0 1 0 1 
state.READ1 0 0 0 1 0 0 1 
state.READ2 0 0 1 0 0 0 1 
state.WAIT 0 1 0 0 0 0 1 
state.DONE 1 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst|state
Name state.WAIT state.BLOCK_READ state.BLOCK_WRITE state.INIT state.DONE 
state.INIT 0 0 0 0 0 
state.BLOCK_WRITE 0 0 1 1 0 
state.BLOCK_READ 0 1 0 1 0 
state.WAIT 1 0 0 1 0 
state.DONE 0 0 0 1 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst|state
Name state.WAIT state.SINGLE_READ state.SINGLE_WRITE state.INIT state.DONE 
state.INIT 0 0 0 0 0 
state.SINGLE_WRITE 0 0 1 1 0 
state.SINGLE_READ 0 1 0 1 0 
state.WAIT 1 0 0 1 0 
state.DONE 0 0 0 1 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|mimic_state
Name mimic_state.011 mimic_state.010 mimic_state.001 mimic_state.000 mimic_state.100 
mimic_state.000 0 0 0 0 0 
mimic_state.001 0 0 1 1 0 
mimic_state.010 0 1 0 1 0 
mimic_state.011 1 0 0 1 0 
mimic_state.100 0 0 0 1 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command
Name \ac_mux:ctrl_broadcast_r.command.cmd_tr_due \ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat \ac_mux:ctrl_broadcast_r.command.cmd_was \ac_mux:ctrl_broadcast_r.command.cmd_poa \ac_mux:ctrl_broadcast_r.command.cmd_rdv \ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek \ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep \ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset \ac_mux:ctrl_broadcast_r.command.cmd_read_mtp \ac_mux:ctrl_broadcast_r.command.cmd_write_mtp \ac_mux:ctrl_broadcast_r.command.cmd_write_btp \ac_mux:ctrl_broadcast_r.command.cmd_write_ihi \ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr \ac_mux:ctrl_broadcast_r.command.cmd_init_dram \ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise \ac_mux:ctrl_broadcast_r.command.cmd_idle 
\ac_mux:ctrl_broadcast_r.command.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
\ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
\ac_mux:ctrl_broadcast_r.command.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|last_state
Name last_state.s_non_operational last_state.s_operational last_state.s_tracking last_state.s_prep_customer_mr_setup last_state.s_tracking_setup last_state.s_poa last_state.s_adv_wr_lat last_state.s_adv_rd_lat last_state.s_was last_state.s_rdv last_state.s_rrp_seek last_state.s_rrp_sweep last_state.s_rrp_reset last_state.s_read_mtp last_state.s_write_mtp last_state.s_write_btp last_state.s_cal last_state.s_write_ihi last_state.s_prog_cal_mr last_state.s_init_dram last_state.s_phy_initialise last_state.s_reset 
last_state.s_reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
last_state.s_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
last_state.s_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
last_state.s_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
last_state.s_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
last_state.s_cal 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
last_state.s_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
last_state.s_write_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
last_state.s_read_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
last_state.s_rrp_reset 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
last_state.s_rrp_sweep 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
last_state.s_rrp_seek 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_rdv 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_was 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_adv_rd_lat 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_adv_wr_lat 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_tracking_setup 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_prep_customer_mr_setup 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_tracking 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_operational 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_non_operational 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state
Name state.s_non_operational state.s_operational state.s_tracking state.s_prep_customer_mr_setup state.s_tracking_setup state.s_poa state.s_adv_wr_lat state.s_adv_rd_lat state.s_was state.s_rdv state.s_rrp_seek state.s_rrp_sweep state.s_rrp_reset state.s_read_mtp state.s_write_mtp state.s_write_btp state.s_cal state.s_write_ihi state.s_prog_cal_mr state.s_init_dram state.s_phy_initialise state.s_reset 
state.s_reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.s_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.s_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.s_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.s_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.s_cal 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.s_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.s_write_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.s_read_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.s_rrp_reset 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.s_rrp_sweep 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.s_rrp_seek 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.s_rdv 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_was 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_adv_rd_lat 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_adv_wr_lat 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_tracking_setup 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_prep_customer_mr_setup 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_tracking 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_operational 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_non_operational 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage
Name int_ctrl_current_stage.cmd_tr_due int_ctrl_current_stage.cmd_prep_customer_mr_setup int_ctrl_current_stage.cmd_prep_adv_wr_lat int_ctrl_current_stage.cmd_prep_adv_rd_lat int_ctrl_current_stage.cmd_was int_ctrl_current_stage.cmd_poa int_ctrl_current_stage.cmd_rdv int_ctrl_current_stage.cmd_rrp_seek int_ctrl_current_stage.cmd_rrp_sweep int_ctrl_current_stage.cmd_rrp_reset int_ctrl_current_stage.cmd_read_mtp int_ctrl_current_stage.cmd_write_mtp int_ctrl_current_stage.cmd_write_btp int_ctrl_current_stage.cmd_write_ihi int_ctrl_current_stage.cmd_prog_cal_mr int_ctrl_current_stage.cmd_init_dram int_ctrl_current_stage.cmd_phy_initialise int_ctrl_current_stage.cmd_idle 
int_ctrl_current_stage.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
int_ctrl_current_stage.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
int_ctrl_current_stage.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
int_ctrl_current_stage.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
int_ctrl_current_stage.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
int_ctrl_current_stage.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
int_ctrl_current_stage.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage
Name int_ctrl_prev_stage.cmd_tr_due int_ctrl_prev_stage.cmd_prep_customer_mr_setup int_ctrl_prev_stage.cmd_prep_adv_wr_lat int_ctrl_prev_stage.cmd_prep_adv_rd_lat int_ctrl_prev_stage.cmd_was int_ctrl_prev_stage.cmd_poa int_ctrl_prev_stage.cmd_rdv int_ctrl_prev_stage.cmd_rrp_seek int_ctrl_prev_stage.cmd_rrp_sweep int_ctrl_prev_stage.cmd_rrp_reset int_ctrl_prev_stage.cmd_read_mtp int_ctrl_prev_stage.cmd_write_mtp int_ctrl_prev_stage.cmd_write_btp int_ctrl_prev_stage.cmd_write_ihi int_ctrl_prev_stage.cmd_prog_cal_mr int_ctrl_prev_stage.cmd_init_dram int_ctrl_prev_stage.cmd_phy_initialise int_ctrl_prev_stage.cmd_idle 
int_ctrl_prev_stage.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
int_ctrl_prev_stage.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
int_ctrl_prev_stage.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
int_ctrl_prev_stage.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
int_ctrl_prev_stage.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
int_ctrl_prev_stage.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
int_ctrl_prev_stage.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block
Name ctrl_mmi.ctrl_current_active_block.iram~reg0 ctrl_mmi.ctrl_current_active_block.setup~reg0 ctrl_mmi.ctrl_current_active_block.proc~reg0 ctrl_mmi.ctrl_current_active_block.dgrb~reg0 ctrl_mmi.ctrl_current_active_block.dgwb~reg0 ctrl_mmi.ctrl_current_active_block.admin~reg0 ctrl_mmi.ctrl_current_active_block.idle~reg0 
ctrl_mmi.ctrl_current_active_block.idle~reg0 0 0 0 0 0 0 0 
ctrl_mmi.ctrl_current_active_block.admin~reg0 0 0 0 0 0 1 1 
ctrl_mmi.ctrl_current_active_block.dgwb~reg0 0 0 0 0 1 0 1 
ctrl_mmi.ctrl_current_active_block.dgrb~reg0 0 0 0 1 0 0 1 
ctrl_mmi.ctrl_current_active_block.proc~reg0 0 0 1 0 0 0 1 
ctrl_mmi.ctrl_current_active_block.setup~reg0 0 1 0 0 0 0 1 
ctrl_mmi.ctrl_current_active_block.iram~reg0 1 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage
Name ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0 ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0 ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0 ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0 ctrl_mmi.ctrl_current_stage.cmd_was~reg0 ctrl_mmi.ctrl_current_stage.cmd_poa~reg0 ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0 ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0 ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0 ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0 ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0 ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0 ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0 ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0 ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0 ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0 ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0 ctrl_mmi.ctrl_current_stage.cmd_idle~reg0 
ctrl_mmi.ctrl_current_stage.cmd_idle~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_poa~reg0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_was~reg0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r
Name ctrl_mmi.master_state_r.s_non_operational~reg0 ctrl_mmi.master_state_r.s_operational~reg0 ctrl_mmi.master_state_r.s_tracking~reg0 ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0 ctrl_mmi.master_state_r.s_tracking_setup~reg0 ctrl_mmi.master_state_r.s_poa~reg0 ctrl_mmi.master_state_r.s_adv_wr_lat~reg0 ctrl_mmi.master_state_r.s_adv_rd_lat~reg0 ctrl_mmi.master_state_r.s_was~reg0 ctrl_mmi.master_state_r.s_rdv~reg0 ctrl_mmi.master_state_r.s_rrp_seek~reg0 ctrl_mmi.master_state_r.s_rrp_sweep~reg0 ctrl_mmi.master_state_r.s_rrp_reset~reg0 ctrl_mmi.master_state_r.s_read_mtp~reg0 ctrl_mmi.master_state_r.s_write_mtp~reg0 ctrl_mmi.master_state_r.s_write_btp~reg0 ctrl_mmi.master_state_r.s_cal~reg0 ctrl_mmi.master_state_r.s_write_ihi~reg0 ctrl_mmi.master_state_r.s_prog_cal_mr~reg0 ctrl_mmi.master_state_r.s_init_dram~reg0 ctrl_mmi.master_state_r.s_phy_initialise~reg0 ctrl_mmi.master_state_r.s_reset~reg0 
ctrl_mmi.master_state_r.s_reset~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ctrl_mmi.master_state_r.s_phy_initialise~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ctrl_mmi.master_state_r.s_init_dram~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ctrl_mmi.master_state_r.s_prog_cal_mr~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ctrl_mmi.master_state_r.s_write_ihi~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ctrl_mmi.master_state_r.s_cal~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ctrl_mmi.master_state_r.s_write_btp~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_write_mtp~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_read_mtp~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_rrp_reset~reg0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_rrp_sweep~reg0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_rrp_seek~reg0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_rdv~reg0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_was~reg0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_adv_rd_lat~reg0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_adv_wr_lat~reg0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_poa~reg0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_tracking_setup~reg0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_tracking~reg0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_operational~reg0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_non_operational~reg0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block
Name v_ctrl_mmi.ctrl_current_active_block.iram v_ctrl_mmi.ctrl_current_active_block.setup v_ctrl_mmi.ctrl_current_active_block.proc v_ctrl_mmi.ctrl_current_active_block.dgrb v_ctrl_mmi.ctrl_current_active_block.dgwb v_ctrl_mmi.ctrl_current_active_block.admin v_ctrl_mmi.ctrl_current_active_block.idle 
v_ctrl_mmi.ctrl_current_active_block.idle 0 0 0 0 0 0 0 
v_ctrl_mmi.ctrl_current_active_block.admin 0 0 0 0 0 1 1 
v_ctrl_mmi.ctrl_current_active_block.dgwb 0 0 0 0 1 0 1 
v_ctrl_mmi.ctrl_current_active_block.dgrb 0 0 0 1 0 0 1 
v_ctrl_mmi.ctrl_current_active_block.proc 0 0 1 0 0 0 1 
v_ctrl_mmi.ctrl_current_active_block.setup 0 1 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_active_block.iram 1 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage
Name v_ctrl_mmi.ctrl_current_stage.cmd_tr_due v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat v_ctrl_mmi.ctrl_current_stage.cmd_was v_ctrl_mmi.ctrl_current_stage.cmd_poa v_ctrl_mmi.ctrl_current_stage.cmd_rdv v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp v_ctrl_mmi.ctrl_current_stage.cmd_write_btp v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr v_ctrl_mmi.ctrl_current_stage.cmd_init_dram v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise v_ctrl_mmi.ctrl_current_stage.cmd_idle 
v_ctrl_mmi.ctrl_current_stage.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
v_ctrl_mmi.ctrl_current_stage.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r
Name v_ctrl_mmi.master_state_r.s_non_operational v_ctrl_mmi.master_state_r.s_operational v_ctrl_mmi.master_state_r.s_tracking v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup v_ctrl_mmi.master_state_r.s_tracking_setup v_ctrl_mmi.master_state_r.s_poa v_ctrl_mmi.master_state_r.s_adv_wr_lat v_ctrl_mmi.master_state_r.s_adv_rd_lat v_ctrl_mmi.master_state_r.s_was v_ctrl_mmi.master_state_r.s_rdv v_ctrl_mmi.master_state_r.s_rrp_seek v_ctrl_mmi.master_state_r.s_rrp_sweep v_ctrl_mmi.master_state_r.s_rrp_reset v_ctrl_mmi.master_state_r.s_read_mtp v_ctrl_mmi.master_state_r.s_write_mtp v_ctrl_mmi.master_state_r.s_write_btp v_ctrl_mmi.master_state_r.s_cal v_ctrl_mmi.master_state_r.s_write_ihi v_ctrl_mmi.master_state_r.s_prog_cal_mr v_ctrl_mmi.master_state_r.s_init_dram v_ctrl_mmi.master_state_r.s_phy_initialise v_ctrl_mmi.master_state_r.s_reset 
v_ctrl_mmi.master_state_r.s_reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
v_ctrl_mmi.master_state_r.s_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
v_ctrl_mmi.master_state_r.s_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
v_ctrl_mmi.master_state_r.s_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
v_ctrl_mmi.master_state_r.s_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
v_ctrl_mmi.master_state_r.s_cal 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_write_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_read_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_rrp_reset 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_rrp_sweep 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_rrp_seek 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_rdv 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_was 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_adv_rd_lat 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_adv_wr_lat 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_tracking_setup 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_tracking 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_operational 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_non_operational 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|curr_cmd
Name curr_cmd.cmd_tr_due curr_cmd.cmd_prep_customer_mr_setup curr_cmd.cmd_prep_adv_wr_lat curr_cmd.cmd_prep_adv_rd_lat curr_cmd.cmd_was curr_cmd.cmd_poa curr_cmd.cmd_rdv curr_cmd.cmd_rrp_seek curr_cmd.cmd_rrp_sweep curr_cmd.cmd_rrp_reset curr_cmd.cmd_read_mtp curr_cmd.cmd_write_mtp curr_cmd.cmd_write_btp curr_cmd.cmd_write_ihi curr_cmd.cmd_prog_cal_mr curr_cmd.cmd_init_dram curr_cmd.cmd_phy_initialise curr_cmd.cmd_idle 
curr_cmd.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
curr_cmd.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
curr_cmd.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
curr_cmd.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
curr_cmd.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
curr_cmd.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
curr_cmd.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
curr_cmd.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
curr_cmd.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
curr_cmd.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command
Name \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state
Name sig_dgwb_last_state.s_release_admin sig_dgwb_last_state.s_write_wlat sig_dgwb_last_state.s_write_0011_step sig_dgwb_last_state.s_write_1100_step sig_dgwb_last_state.s_write_01_pairs sig_dgwb_last_state.s_write_mtp sig_dgwb_last_state.s_write_zeros sig_dgwb_last_state.s_write_ones sig_dgwb_last_state.s_write_btp sig_dgwb_last_state.s_wait_admin sig_dgwb_last_state.s_idle 
sig_dgwb_last_state.s_idle 0 0 0 0 0 0 0 0 0 0 0 
sig_dgwb_last_state.s_wait_admin 0 0 0 0 0 0 0 0 0 1 1 
sig_dgwb_last_state.s_write_btp 0 0 0 0 0 0 0 0 1 0 1 
sig_dgwb_last_state.s_write_ones 0 0 0 0 0 0 0 1 0 0 1 
sig_dgwb_last_state.s_write_zeros 0 0 0 0 0 0 1 0 0 0 1 
sig_dgwb_last_state.s_write_mtp 0 0 0 0 0 1 0 0 0 0 1 
sig_dgwb_last_state.s_write_01_pairs 0 0 0 0 1 0 0 0 0 0 1 
sig_dgwb_last_state.s_write_1100_step 0 0 0 1 0 0 0 0 0 0 1 
sig_dgwb_last_state.s_write_0011_step 0 0 1 0 0 0 0 0 0 0 1 
sig_dgwb_last_state.s_write_wlat 0 1 0 0 0 0 0 0 0 0 1 
sig_dgwb_last_state.s_release_admin 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state
Name sig_dgwb_state.s_release_admin sig_dgwb_state.s_write_wlat sig_dgwb_state.s_write_0011_step sig_dgwb_state.s_write_1100_step sig_dgwb_state.s_write_01_pairs sig_dgwb_state.s_write_mtp sig_dgwb_state.s_write_zeros sig_dgwb_state.s_write_ones sig_dgwb_state.s_write_btp sig_dgwb_state.s_wait_admin sig_dgwb_state.s_idle 
sig_dgwb_state.s_idle 0 0 0 0 0 0 0 0 0 0 0 
sig_dgwb_state.s_wait_admin 0 0 0 0 0 0 0 0 0 1 1 
sig_dgwb_state.s_write_btp 0 0 0 0 0 0 0 0 1 0 1 
sig_dgwb_state.s_write_ones 0 0 0 0 0 0 0 1 0 0 1 
sig_dgwb_state.s_write_zeros 0 0 0 0 0 0 1 0 0 0 1 
sig_dgwb_state.s_write_mtp 0 0 0 0 0 1 0 0 0 0 1 
sig_dgwb_state.s_write_01_pairs 0 0 0 0 1 0 0 0 0 0 1 
sig_dgwb_state.s_write_1100_step 0 0 0 1 0 0 0 0 0 0 1 
sig_dgwb_state.s_write_0011_step 0 0 1 0 0 0 0 0 0 0 1 
sig_dgwb_state.s_write_wlat 0 1 0 0 0 0 0 0 0 0 1 
sig_dgwb_state.s_release_admin 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state
Name \ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat \ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp \ac_block:sig_addr_cmd_last_state.s_ac_read_rdv \ac_block:sig_addr_cmd_last_state.s_ac_read_mtp \ac_block:sig_addr_cmd_last_state.s_ac_relax \ac_block:sig_addr_cmd_last_state.s_ac_idle 
\ac_block:sig_addr_cmd_last_state.s_ac_idle 0 0 0 0 0 0 
\ac_block:sig_addr_cmd_last_state.s_ac_relax 0 0 0 0 1 1 
\ac_block:sig_addr_cmd_last_state.s_ac_read_mtp 0 0 0 1 0 1 
\ac_block:sig_addr_cmd_last_state.s_ac_read_rdv 0 0 1 0 0 1 
\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp 0 1 0 0 0 1 
\ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat 1 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state
Name \ac_block:sig_addr_cmd_state.s_ac_read_wd_lat \ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp \ac_block:sig_addr_cmd_state.s_ac_read_rdv \ac_block:sig_addr_cmd_state.s_ac_read_mtp \ac_block:sig_addr_cmd_state.s_ac_relax \ac_block:sig_addr_cmd_state.s_ac_idle 
\ac_block:sig_addr_cmd_state.s_ac_idle 0 0 0 0 0 0 
\ac_block:sig_addr_cmd_state.s_ac_relax 0 0 0 0 1 1 
\ac_block:sig_addr_cmd_state.s_ac_read_mtp 0 0 0 1 0 1 
\ac_block:sig_addr_cmd_state.s_ac_read_rdv 0 0 1 0 0 1 
\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp 0 1 0 0 0 1 
\ac_block:sig_addr_cmd_state.s_ac_read_wd_lat 1 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state
Name \trk_block:sig_trk_last_state.s_trk_complete \trk_block:sig_trk_last_state.s_trk_adjust_resync \trk_block:sig_trk_last_state.s_trk_cdvw_drift \trk_block:sig_trk_last_state.s_trk_cdvw_wait \trk_block:sig_trk_last_state.s_trk_cdvw_calc \trk_block:sig_trk_last_state.s_trk_next_phase \trk_block:sig_trk_last_state.s_trk_mimic_sample \trk_block:sig_trk_last_state.s_trk_idle \trk_block:sig_trk_last_state.s_trk_init 
\trk_block:sig_trk_last_state.s_trk_init 0 0 0 0 0 0 0 0 0 
\trk_block:sig_trk_last_state.s_trk_idle 0 0 0 0 0 0 0 1 1 
\trk_block:sig_trk_last_state.s_trk_mimic_sample 0 0 0 0 0 0 1 0 1 
\trk_block:sig_trk_last_state.s_trk_next_phase 0 0 0 0 0 1 0 0 1 
\trk_block:sig_trk_last_state.s_trk_cdvw_calc 0 0 0 0 1 0 0 0 1 
\trk_block:sig_trk_last_state.s_trk_cdvw_wait 0 0 0 1 0 0 0 0 1 
\trk_block:sig_trk_last_state.s_trk_cdvw_drift 0 0 1 0 0 0 0 0 1 
\trk_block:sig_trk_last_state.s_trk_adjust_resync 0 1 0 0 0 0 0 0 1 
\trk_block:sig_trk_last_state.s_trk_complete 1 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state
Name \trk_block:sig_trk_state.s_trk_complete \trk_block:sig_trk_state.s_trk_adjust_resync \trk_block:sig_trk_state.s_trk_cdvw_drift \trk_block:sig_trk_state.s_trk_cdvw_wait \trk_block:sig_trk_state.s_trk_cdvw_calc \trk_block:sig_trk_state.s_trk_next_phase \trk_block:sig_trk_state.s_trk_mimic_sample \trk_block:sig_trk_state.s_trk_idle \trk_block:sig_trk_state.s_trk_init 
\trk_block:sig_trk_state.s_trk_init 0 0 0 0 0 0 0 0 0 
\trk_block:sig_trk_state.s_trk_idle 0 0 0 0 0 0 0 1 1 
\trk_block:sig_trk_state.s_trk_mimic_sample 0 0 0 0 0 0 1 0 1 
\trk_block:sig_trk_state.s_trk_next_phase 0 0 0 0 0 1 0 0 1 
\trk_block:sig_trk_state.s_trk_cdvw_calc 0 0 0 0 1 0 0 0 1 
\trk_block:sig_trk_state.s_trk_cdvw_wait 0 0 0 1 0 0 0 0 1 
\trk_block:sig_trk_state.s_trk_cdvw_drift 0 0 1 0 0 0 0 0 1 
\trk_block:sig_trk_state.s_trk_adjust_resync 0 1 0 0 0 0 0 0 1 
\trk_block:sig_trk_state.s_trk_complete 1 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state
Name \rsc_block:sig_rsc_last_state.s_rsc_wait_iram \rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw \rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait \rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc \rsc_block:sig_rsc_last_state.s_rsc_rewind_phase \rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw \rsc_block:sig_rsc_last_state.s_rsc_test_dq \rsc_block:sig_rsc_last_state.s_rsc_flush_datapath \rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm \rsc_block:sig_rsc_last_state.s_rsc_test_phase \rsc_block:sig_rsc_last_state.s_rsc_next_phase \rsc_block:sig_rsc_last_state.s_rsc_idle 
\rsc_block:sig_rsc_last_state.s_rsc_idle 0 0 0 0 0 0 0 0 0 0 0 0 
\rsc_block:sig_rsc_last_state.s_rsc_next_phase 0 0 0 0 0 0 0 0 0 0 1 1 
\rsc_block:sig_rsc_last_state.s_rsc_test_phase 0 0 0 0 0 0 0 0 0 1 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm 0 0 0 0 0 0 0 0 1 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_flush_datapath 0 0 0 0 0 0 0 1 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_test_dq 0 0 0 0 0 0 1 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw 0 0 0 0 0 1 0 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_rewind_phase 0 0 0 0 1 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc 0 0 0 1 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait 0 0 1 0 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw 0 1 0 0 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_wait_iram 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state
Name \rsc_block:sig_rsc_state.s_rsc_wait_iram \rsc_block:sig_rsc_state.s_rsc_seek_cdvw \rsc_block:sig_rsc_state.s_rsc_cdvw_wait \rsc_block:sig_rsc_state.s_rsc_cdvw_calc \rsc_block:sig_rsc_state.s_rsc_rewind_phase \rsc_block:sig_rsc_state.s_rsc_reset_cdvw \rsc_block:sig_rsc_state.s_rsc_test_dq \rsc_block:sig_rsc_state.s_rsc_flush_datapath \rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm \rsc_block:sig_rsc_state.s_rsc_test_phase \rsc_block:sig_rsc_state.s_rsc_next_phase \rsc_block:sig_rsc_state.s_rsc_idle 
\rsc_block:sig_rsc_state.s_rsc_idle 0 0 0 0 0 0 0 0 0 0 0 0 
\rsc_block:sig_rsc_state.s_rsc_next_phase 0 0 0 0 0 0 0 0 0 0 1 1 
\rsc_block:sig_rsc_state.s_rsc_test_phase 0 0 0 0 0 0 0 0 0 1 0 1 
\rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm 0 0 0 0 0 0 0 0 1 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_flush_datapath 0 0 0 0 0 0 0 1 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_test_dq 0 0 0 0 0 0 1 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_reset_cdvw 0 0 0 0 0 1 0 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_rewind_phase 0 0 0 0 1 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_cdvw_calc 0 0 0 1 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_cdvw_wait 0 0 1 0 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_seek_cdvw 0 1 0 0 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_wait_iram 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status
Name sig_cdvw_state.status.calculating sig_cdvw_state.status.multiple_equal_windows sig_cdvw_state.status.no_invalid_phases sig_cdvw_state.status.valid_result sig_cdvw_state.status.no_valid_phases 
sig_cdvw_state.status.no_valid_phases 0 0 0 0 0 
sig_cdvw_state.status.valid_result 0 0 0 1 1 
sig_cdvw_state.status.no_invalid_phases 0 0 1 0 1 
sig_cdvw_state.status.multiple_equal_windows 0 1 0 0 1 
sig_cdvw_state.status.calculating 1 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:cdvw_proc:v_cdvw_state.status
Name \cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases \cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows \cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases \cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result \cdvw_block:cdvw_proc:v_cdvw_state.status.calculating 
\cdvw_block:cdvw_proc:v_cdvw_state.status.calculating 0 0 0 0 0 
\cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result 0 0 0 1 1 
\cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases 0 0 1 0 1 
\cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows 0 1 0 0 1 
\cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases 1 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req
Name sig_rsc_req.s_rsc_wait_iram sig_rsc_req.s_rsc_seek_cdvw sig_rsc_req.s_rsc_cdvw_wait sig_rsc_req.s_rsc_cdvw_calc sig_rsc_req.s_rsc_rewind_phase sig_rsc_req.s_rsc_reset_cdvw sig_rsc_req.s_rsc_test_dq sig_rsc_req.s_rsc_flush_datapath sig_rsc_req.s_rsc_wait_for_idle_dimm sig_rsc_req.s_rsc_test_phase sig_rsc_req.s_rsc_next_phase sig_rsc_req.s_rsc_idle 
sig_rsc_req.s_rsc_idle 0 0 0 0 0 0 0 0 0 0 0 0 
sig_rsc_req.s_rsc_next_phase 0 0 0 0 0 0 0 0 0 0 1 1 
sig_rsc_req.s_rsc_test_phase 0 0 0 0 0 0 0 0 0 1 0 1 
sig_rsc_req.s_rsc_wait_for_idle_dimm 0 0 0 0 0 0 0 0 1 0 0 1 
sig_rsc_req.s_rsc_flush_datapath 0 0 0 0 0 0 0 1 0 0 0 1 
sig_rsc_req.s_rsc_test_dq 0 0 0 0 0 0 1 0 0 0 0 1 
sig_rsc_req.s_rsc_reset_cdvw 0 0 0 0 0 1 0 0 0 0 0 1 
sig_rsc_req.s_rsc_rewind_phase 0 0 0 0 1 0 0 0 0 0 0 1 
sig_rsc_req.s_rsc_cdvw_calc 0 0 0 1 0 0 0 0 0 0 0 1 
sig_rsc_req.s_rsc_cdvw_wait 0 0 1 0 0 0 0 0 0 0 0 1 
sig_rsc_req.s_rsc_seek_cdvw 0 1 0 0 0 0 0 0 0 0 0 1 
sig_rsc_req.s_rsc_wait_iram 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_ac_req
Name sig_ac_req.s_ac_read_wd_lat sig_ac_req.s_ac_read_poa_mtp sig_ac_req.s_ac_read_rdv sig_ac_req.s_ac_read_mtp sig_ac_req.s_ac_relax sig_ac_req.s_ac_idle 
sig_ac_req.s_ac_idle 0 0 0 0 0 0 
sig_ac_req.s_ac_relax 0 0 0 0 1 1 
sig_ac_req.s_ac_read_mtp 0 0 0 1 0 1 
sig_ac_req.s_ac_read_rdv 0 0 1 0 0 1 
sig_ac_req.s_ac_read_poa_mtp 0 1 0 0 0 1 
sig_ac_req.s_ac_read_wd_lat 1 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state
Name sig_dgrb_last_state.s_track sig_dgrb_last_state.s_poa_cal sig_dgrb_last_state.s_adv_wd_lat sig_dgrb_last_state.s_adv_rd_lat sig_dgrb_last_state.s_adv_rd_lat_setup sig_dgrb_last_state.s_rdata_valid_align sig_dgrb_last_state.s_seek_cdvw sig_dgrb_last_state.s_read_mtp sig_dgrb_last_state.s_test_phases sig_dgrb_last_state.s_reset_cdvw sig_dgrb_last_state.s_release_admin sig_dgrb_last_state.s_wait_admin sig_dgrb_last_state.s_idle 
sig_dgrb_last_state.s_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 
sig_dgrb_last_state.s_wait_admin 0 0 0 0 0 0 0 0 0 0 0 1 1 
sig_dgrb_last_state.s_release_admin 0 0 0 0 0 0 0 0 0 0 1 0 1 
sig_dgrb_last_state.s_reset_cdvw 0 0 0 0 0 0 0 0 0 1 0 0 1 
sig_dgrb_last_state.s_test_phases 0 0 0 0 0 0 0 0 1 0 0 0 1 
sig_dgrb_last_state.s_read_mtp 0 0 0 0 0 0 0 1 0 0 0 0 1 
sig_dgrb_last_state.s_seek_cdvw 0 0 0 0 0 0 1 0 0 0 0 0 1 
sig_dgrb_last_state.s_rdata_valid_align 0 0 0 0 0 1 0 0 0 0 0 0 1 
sig_dgrb_last_state.s_adv_rd_lat_setup 0 0 0 0 1 0 0 0 0 0 0 0 1 
sig_dgrb_last_state.s_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 1 
sig_dgrb_last_state.s_adv_wd_lat 0 0 1 0 0 0 0 0 0 0 0 0 1 
sig_dgrb_last_state.s_poa_cal 0 1 0 0 0 0 0 0 0 0 0 0 1 
sig_dgrb_last_state.s_track 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state
Name sig_dgrb_state.s_track sig_dgrb_state.s_poa_cal sig_dgrb_state.s_adv_wd_lat sig_dgrb_state.s_adv_rd_lat sig_dgrb_state.s_adv_rd_lat_setup sig_dgrb_state.s_rdata_valid_align sig_dgrb_state.s_seek_cdvw sig_dgrb_state.s_read_mtp sig_dgrb_state.s_test_phases sig_dgrb_state.s_reset_cdvw sig_dgrb_state.s_release_admin sig_dgrb_state.s_wait_admin sig_dgrb_state.s_idle 
sig_dgrb_state.s_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 
sig_dgrb_state.s_wait_admin 0 0 0 0 0 0 0 0 0 0 0 1 1 
sig_dgrb_state.s_release_admin 0 0 0 0 0 0 0 0 0 0 1 0 1 
sig_dgrb_state.s_reset_cdvw 0 0 0 0 0 0 0 0 0 1 0 0 1 
sig_dgrb_state.s_test_phases 0 0 0 0 0 0 0 0 1 0 0 0 1 
sig_dgrb_state.s_read_mtp 0 0 0 0 0 0 0 1 0 0 0 0 1 
sig_dgrb_state.s_seek_cdvw 0 0 0 0 0 0 1 0 0 0 0 0 1 
sig_dgrb_state.s_rdata_valid_align 0 0 0 0 0 1 0 0 0 0 0 0 1 
sig_dgrb_state.s_adv_rd_lat_setup 0 0 0 0 1 0 0 0 0 0 0 0 1 
sig_dgrb_state.s_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 1 
sig_dgrb_state.s_adv_wd_lat 0 0 1 0 0 0 0 0 0 0 0 0 1 
sig_dgrb_state.s_poa_cal 0 1 0 0 0 0 0 0 0 0 0 0 1 
sig_dgrb_state.s_track 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command
Name ctrl_dgrb_r.command.cmd_tr_due ctrl_dgrb_r.command.cmd_prep_customer_mr_setup ctrl_dgrb_r.command.cmd_prep_adv_wr_lat ctrl_dgrb_r.command.cmd_prep_adv_rd_lat ctrl_dgrb_r.command.cmd_was ctrl_dgrb_r.command.cmd_poa ctrl_dgrb_r.command.cmd_rdv ctrl_dgrb_r.command.cmd_rrp_seek ctrl_dgrb_r.command.cmd_rrp_sweep ctrl_dgrb_r.command.cmd_rrp_reset ctrl_dgrb_r.command.cmd_read_mtp ctrl_dgrb_r.command.cmd_write_mtp ctrl_dgrb_r.command.cmd_write_btp ctrl_dgrb_r.command.cmd_write_ihi ctrl_dgrb_r.command.cmd_prog_cal_mr ctrl_dgrb_r.command.cmd_init_dram ctrl_dgrb_r.command.cmd_phy_initialise ctrl_dgrb_r.command.cmd_idle 
ctrl_dgrb_r.command.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ctrl_dgrb_r.command.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ctrl_dgrb_r.command.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ctrl_dgrb_r.command.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ctrl_dgrb_r.command.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ctrl_dgrb_r.command.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|nop_toggle_signal
Name nop_toggle_signal.rst_n nop_toggle_signal.odt nop_toggle_signal.cs_n nop_toggle_signal.cke nop_toggle_signal.we_n nop_toggle_signal.ras_n nop_toggle_signal.cas_n nop_toggle_signal.ba nop_toggle_signal.addr 
nop_toggle_signal.addr 0 0 0 0 0 0 0 0 0 
nop_toggle_signal.ba 0 0 0 0 0 0 0 1 1 
nop_toggle_signal.cas_n 0 0 0 0 0 0 1 0 1 
nop_toggle_signal.ras_n 0 0 0 0 0 1 0 0 1 
nop_toggle_signal.we_n 0 0 0 0 1 0 0 0 1 
nop_toggle_signal.cke 0 0 0 1 0 0 0 0 1 
nop_toggle_signal.cs_n 0 0 1 0 0 0 0 0 1 
nop_toggle_signal.odt 0 1 0 0 0 0 0 0 1 
nop_toggle_signal.rst_n 1 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state
Name ac_state.s_14 ac_state.s_13 ac_state.s_12 ac_state.s_11 ac_state.s_10 ac_state.s_9 ac_state.s_8 ac_state.s_7 ac_state.s_6 ac_state.s_5 ac_state.s_4 ac_state.s_3 ac_state.s_2 ac_state.s_1 ac_state.s_0 
ac_state.s_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ac_state.s_1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ac_state.s_2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ac_state.s_3 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ac_state.s_4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ac_state.s_5 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ac_state.s_6 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ac_state.s_7 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ac_state.s_8 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ac_state.s_9 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ac_state.s_10 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ac_state.s_11 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ac_state.s_12 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ac_state.s_13 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ac_state.s_14 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state
Name state.s_non_operational state.s_refresh_done state.s_refresh state.s_dummy_wait state.s_prog_user_mrs state.s_access_precharge state.s_access state.s_access_act state.s_zq_cal_short state.s_topup_refresh_done state.s_topup_refresh state.s_idle state.s_program_cal_mrs state.s_run_init_seq state.s_reset 
state.s_reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.s_run_init_seq 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.s_program_cal_mrs 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.s_idle 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.s_topup_refresh 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.s_topup_refresh_done 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.s_zq_cal_short 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.s_access_act 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.s_access 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.s_access_precharge 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.s_prog_user_mrs 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.s_dummy_wait 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.s_refresh 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_refresh_done 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_non_operational 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ctrl_rec.command
Name ctrl_rec.command.cmd_tr_due ctrl_rec.command.cmd_prep_customer_mr_setup ctrl_rec.command.cmd_prep_adv_wr_lat ctrl_rec.command.cmd_prep_adv_rd_lat ctrl_rec.command.cmd_was ctrl_rec.command.cmd_poa ctrl_rec.command.cmd_rdv ctrl_rec.command.cmd_rrp_seek ctrl_rec.command.cmd_rrp_sweep ctrl_rec.command.cmd_rrp_reset ctrl_rec.command.cmd_read_mtp ctrl_rec.command.cmd_write_mtp ctrl_rec.command.cmd_write_btp ctrl_rec.command.cmd_write_ihi ctrl_rec.command.cmd_prog_cal_mr ctrl_rec.command.cmd_init_dram ctrl_rec.command.cmd_phy_initialise ctrl_rec.command.cmd_idle 
ctrl_rec.command.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ctrl_rec.command.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ctrl_rec.command.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ctrl_rec.command.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ctrl_rec.command.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ctrl_rec.command.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ctrl_rec.command.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ctrl_rec.command.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|ddr2_tester:inst46|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|ecc_state_sm
Name ecc_state_sm.FULL_RD ecc_state_sm.0100 ecc_state_sm.FULL_WR ecc_state_sm.PARWR_WR ecc_state_sm.0001 ecc_state_sm.IDLE ecc_state_sm.CORRECT_WR 
ecc_state_sm.IDLE 0 0 0 0 0 0 0 
ecc_state_sm.0001 0 0 0 0 1 1 0 
ecc_state_sm.PARWR_WR 0 0 0 1 0 1 0 
ecc_state_sm.FULL_WR 0 0 1 0 0 1 0 
ecc_state_sm.0100 0 1 0 0 0 1 0 
ecc_state_sm.FULL_RD 1 0 0 0 0 1 0 
ecc_state_sm.CORRECT_WR 0 0 0 0 0 1 1 

State Machine - |lms7_trx_top|clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test|current_state
Name current_state.count_end current_state.count current_state.idle 
current_state.idle 0 0 0 
current_state.count 0 1 1 
current_state.count_end 1 0 1 

State Machine - |lms7_trx_top|clock_test:inst30|clk_with_ref_test:Si5351C_test|current_state
Name current_state.count_end current_state.count current_state.idle 
current_state.idle 0 0 0 
current_state.count 0 1 1 
current_state.count_end 1 0 1 

State Machine - |lms7_trx_top|clock_test:inst30|clk_no_ref_test:FX3_clk_test|current_state
Name current_state.count_end current_state.count current_state.idle 
current_state.idle 0 0 0 
current_state.count 0 1 1 
current_state.count_end 1 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|rd_tx_fifo:rd_fifo|current_smpl_state
Name current_smpl_state.tx_B current_smpl_state.tx_A current_smpl_state.idle 
current_smpl_state.idle 0 0 0 
current_smpl_state.tx_A 0 1 1 
current_smpl_state.tx_B 1 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|decompress:dcmpr|state
Name state.dec16_3 state.dec16_2 state.dec16_1 state.dec16_0 state.dec14_6 state.dec14_5 state.dec14_4 state.dec14_3 state.dec14_2 state.dec14_1 state.dec14_0 state.dec12_3 state.dec12_2 state.dec12_1 state.dec12_0 state.Idle 
state.Idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.dec12_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.dec12_1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.dec12_2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.dec12_3 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.dec14_0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.dec14_1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.dec14_2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.dec14_3 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.dec14_4 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.dec14_5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.dec14_6 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.dec16_0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.dec16_1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.dec16_2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.dec16_3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|mimic_state
Name mimic_state.011 mimic_state.010 mimic_state.001 mimic_state.000 mimic_state.100 
mimic_state.000 0 0 0 0 0 
mimic_state.001 0 0 1 1 0 
mimic_state.010 0 1 0 1 0 
mimic_state.011 1 0 0 1 0 
mimic_state.100 0 0 0 1 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command
Name \ac_mux:ctrl_broadcast_r.command.cmd_tr_due \ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat \ac_mux:ctrl_broadcast_r.command.cmd_was \ac_mux:ctrl_broadcast_r.command.cmd_poa \ac_mux:ctrl_broadcast_r.command.cmd_rdv \ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek \ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep \ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset \ac_mux:ctrl_broadcast_r.command.cmd_read_mtp \ac_mux:ctrl_broadcast_r.command.cmd_write_mtp \ac_mux:ctrl_broadcast_r.command.cmd_write_btp \ac_mux:ctrl_broadcast_r.command.cmd_write_ihi \ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr \ac_mux:ctrl_broadcast_r.command.cmd_init_dram \ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise \ac_mux:ctrl_broadcast_r.command.cmd_idle 
\ac_mux:ctrl_broadcast_r.command.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
\ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
\ac_mux:ctrl_broadcast_r.command.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\ac_mux:ctrl_broadcast_r.command.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|last_state
Name last_state.s_non_operational last_state.s_operational last_state.s_tracking last_state.s_prep_customer_mr_setup last_state.s_tracking_setup last_state.s_poa last_state.s_adv_wr_lat last_state.s_adv_rd_lat last_state.s_was last_state.s_rdv last_state.s_rrp_seek last_state.s_rrp_sweep last_state.s_rrp_reset last_state.s_read_mtp last_state.s_write_mtp last_state.s_write_btp last_state.s_cal last_state.s_write_ihi last_state.s_prog_cal_mr last_state.s_init_dram last_state.s_phy_initialise last_state.s_reset 
last_state.s_reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
last_state.s_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
last_state.s_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
last_state.s_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
last_state.s_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
last_state.s_cal 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
last_state.s_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
last_state.s_write_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
last_state.s_read_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
last_state.s_rrp_reset 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
last_state.s_rrp_sweep 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
last_state.s_rrp_seek 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_rdv 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_was 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_adv_rd_lat 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_adv_wr_lat 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_tracking_setup 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_prep_customer_mr_setup 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_tracking 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_operational 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
last_state.s_non_operational 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state
Name state.s_non_operational state.s_operational state.s_tracking state.s_prep_customer_mr_setup state.s_tracking_setup state.s_poa state.s_adv_wr_lat state.s_adv_rd_lat state.s_was state.s_rdv state.s_rrp_seek state.s_rrp_sweep state.s_rrp_reset state.s_read_mtp state.s_write_mtp state.s_write_btp state.s_cal state.s_write_ihi state.s_prog_cal_mr state.s_init_dram state.s_phy_initialise state.s_reset 
state.s_reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.s_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.s_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.s_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.s_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.s_cal 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.s_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.s_write_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.s_read_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.s_rrp_reset 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.s_rrp_sweep 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.s_rrp_seek 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.s_rdv 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_was 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_adv_rd_lat 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_adv_wr_lat 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_tracking_setup 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_prep_customer_mr_setup 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_tracking 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_operational 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_non_operational 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_current_stage
Name int_ctrl_current_stage.cmd_tr_due int_ctrl_current_stage.cmd_prep_customer_mr_setup int_ctrl_current_stage.cmd_prep_adv_wr_lat int_ctrl_current_stage.cmd_prep_adv_rd_lat int_ctrl_current_stage.cmd_was int_ctrl_current_stage.cmd_poa int_ctrl_current_stage.cmd_rdv int_ctrl_current_stage.cmd_rrp_seek int_ctrl_current_stage.cmd_rrp_sweep int_ctrl_current_stage.cmd_rrp_reset int_ctrl_current_stage.cmd_read_mtp int_ctrl_current_stage.cmd_write_mtp int_ctrl_current_stage.cmd_write_btp int_ctrl_current_stage.cmd_write_ihi int_ctrl_current_stage.cmd_prog_cal_mr int_ctrl_current_stage.cmd_init_dram int_ctrl_current_stage.cmd_phy_initialise int_ctrl_current_stage.cmd_idle 
int_ctrl_current_stage.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
int_ctrl_current_stage.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
int_ctrl_current_stage.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
int_ctrl_current_stage.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
int_ctrl_current_stage.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
int_ctrl_current_stage.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
int_ctrl_current_stage.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_current_stage.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|int_ctrl_prev_stage
Name int_ctrl_prev_stage.cmd_tr_due int_ctrl_prev_stage.cmd_prep_customer_mr_setup int_ctrl_prev_stage.cmd_prep_adv_wr_lat int_ctrl_prev_stage.cmd_prep_adv_rd_lat int_ctrl_prev_stage.cmd_was int_ctrl_prev_stage.cmd_poa int_ctrl_prev_stage.cmd_rdv int_ctrl_prev_stage.cmd_rrp_seek int_ctrl_prev_stage.cmd_rrp_sweep int_ctrl_prev_stage.cmd_rrp_reset int_ctrl_prev_stage.cmd_read_mtp int_ctrl_prev_stage.cmd_write_mtp int_ctrl_prev_stage.cmd_write_btp int_ctrl_prev_stage.cmd_write_ihi int_ctrl_prev_stage.cmd_prog_cal_mr int_ctrl_prev_stage.cmd_init_dram int_ctrl_prev_stage.cmd_phy_initialise int_ctrl_prev_stage.cmd_idle 
int_ctrl_prev_stage.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
int_ctrl_prev_stage.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
int_ctrl_prev_stage.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
int_ctrl_prev_stage.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
int_ctrl_prev_stage.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
int_ctrl_prev_stage.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
int_ctrl_prev_stage.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
int_ctrl_prev_stage.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_active_block
Name ctrl_mmi.ctrl_current_active_block.iram~reg0 ctrl_mmi.ctrl_current_active_block.setup~reg0 ctrl_mmi.ctrl_current_active_block.proc~reg0 ctrl_mmi.ctrl_current_active_block.dgrb~reg0 ctrl_mmi.ctrl_current_active_block.dgwb~reg0 ctrl_mmi.ctrl_current_active_block.admin~reg0 ctrl_mmi.ctrl_current_active_block.idle~reg0 
ctrl_mmi.ctrl_current_active_block.idle~reg0 0 0 0 0 0 0 0 
ctrl_mmi.ctrl_current_active_block.admin~reg0 0 0 0 0 0 1 1 
ctrl_mmi.ctrl_current_active_block.dgwb~reg0 0 0 0 0 1 0 1 
ctrl_mmi.ctrl_current_active_block.dgrb~reg0 0 0 0 1 0 0 1 
ctrl_mmi.ctrl_current_active_block.proc~reg0 0 0 1 0 0 0 1 
ctrl_mmi.ctrl_current_active_block.setup~reg0 0 1 0 0 0 0 1 
ctrl_mmi.ctrl_current_active_block.iram~reg0 1 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage
Name ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0 ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0 ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0 ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0 ctrl_mmi.ctrl_current_stage.cmd_was~reg0 ctrl_mmi.ctrl_current_stage.cmd_poa~reg0 ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0 ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0 ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0 ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0 ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0 ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0 ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0 ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0 ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0 ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0 ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0 ctrl_mmi.ctrl_current_stage.cmd_idle~reg0 
ctrl_mmi.ctrl_current_stage.cmd_idle~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_poa~reg0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_was~reg0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.master_state_r
Name ctrl_mmi.master_state_r.s_non_operational~reg0 ctrl_mmi.master_state_r.s_operational~reg0 ctrl_mmi.master_state_r.s_tracking~reg0 ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0 ctrl_mmi.master_state_r.s_tracking_setup~reg0 ctrl_mmi.master_state_r.s_poa~reg0 ctrl_mmi.master_state_r.s_adv_wr_lat~reg0 ctrl_mmi.master_state_r.s_adv_rd_lat~reg0 ctrl_mmi.master_state_r.s_was~reg0 ctrl_mmi.master_state_r.s_rdv~reg0 ctrl_mmi.master_state_r.s_rrp_seek~reg0 ctrl_mmi.master_state_r.s_rrp_sweep~reg0 ctrl_mmi.master_state_r.s_rrp_reset~reg0 ctrl_mmi.master_state_r.s_read_mtp~reg0 ctrl_mmi.master_state_r.s_write_mtp~reg0 ctrl_mmi.master_state_r.s_write_btp~reg0 ctrl_mmi.master_state_r.s_cal~reg0 ctrl_mmi.master_state_r.s_write_ihi~reg0 ctrl_mmi.master_state_r.s_prog_cal_mr~reg0 ctrl_mmi.master_state_r.s_init_dram~reg0 ctrl_mmi.master_state_r.s_phy_initialise~reg0 ctrl_mmi.master_state_r.s_reset~reg0 
ctrl_mmi.master_state_r.s_reset~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ctrl_mmi.master_state_r.s_phy_initialise~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ctrl_mmi.master_state_r.s_init_dram~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ctrl_mmi.master_state_r.s_prog_cal_mr~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ctrl_mmi.master_state_r.s_write_ihi~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ctrl_mmi.master_state_r.s_cal~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ctrl_mmi.master_state_r.s_write_btp~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_write_mtp~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_read_mtp~reg0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_rrp_reset~reg0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_rrp_sweep~reg0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_rrp_seek~reg0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_rdv~reg0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_was~reg0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_adv_rd_lat~reg0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_adv_wr_lat~reg0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_poa~reg0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_tracking_setup~reg0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_tracking~reg0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_operational~reg0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_mmi.master_state_r.s_non_operational~reg0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_active_block
Name v_ctrl_mmi.ctrl_current_active_block.iram v_ctrl_mmi.ctrl_current_active_block.setup v_ctrl_mmi.ctrl_current_active_block.proc v_ctrl_mmi.ctrl_current_active_block.dgrb v_ctrl_mmi.ctrl_current_active_block.dgwb v_ctrl_mmi.ctrl_current_active_block.admin v_ctrl_mmi.ctrl_current_active_block.idle 
v_ctrl_mmi.ctrl_current_active_block.idle 0 0 0 0 0 0 0 
v_ctrl_mmi.ctrl_current_active_block.admin 0 0 0 0 0 1 1 
v_ctrl_mmi.ctrl_current_active_block.dgwb 0 0 0 0 1 0 1 
v_ctrl_mmi.ctrl_current_active_block.dgrb 0 0 0 1 0 0 1 
v_ctrl_mmi.ctrl_current_active_block.proc 0 0 1 0 0 0 1 
v_ctrl_mmi.ctrl_current_active_block.setup 0 1 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_active_block.iram 1 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage
Name v_ctrl_mmi.ctrl_current_stage.cmd_tr_due v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat v_ctrl_mmi.ctrl_current_stage.cmd_was v_ctrl_mmi.ctrl_current_stage.cmd_poa v_ctrl_mmi.ctrl_current_stage.cmd_rdv v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp v_ctrl_mmi.ctrl_current_stage.cmd_write_btp v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr v_ctrl_mmi.ctrl_current_stage.cmd_init_dram v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise v_ctrl_mmi.ctrl_current_stage.cmd_idle 
v_ctrl_mmi.ctrl_current_stage.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
v_ctrl_mmi.ctrl_current_stage.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.ctrl_current_stage.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.master_state_r
Name v_ctrl_mmi.master_state_r.s_non_operational v_ctrl_mmi.master_state_r.s_operational v_ctrl_mmi.master_state_r.s_tracking v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup v_ctrl_mmi.master_state_r.s_tracking_setup v_ctrl_mmi.master_state_r.s_poa v_ctrl_mmi.master_state_r.s_adv_wr_lat v_ctrl_mmi.master_state_r.s_adv_rd_lat v_ctrl_mmi.master_state_r.s_was v_ctrl_mmi.master_state_r.s_rdv v_ctrl_mmi.master_state_r.s_rrp_seek v_ctrl_mmi.master_state_r.s_rrp_sweep v_ctrl_mmi.master_state_r.s_rrp_reset v_ctrl_mmi.master_state_r.s_read_mtp v_ctrl_mmi.master_state_r.s_write_mtp v_ctrl_mmi.master_state_r.s_write_btp v_ctrl_mmi.master_state_r.s_cal v_ctrl_mmi.master_state_r.s_write_ihi v_ctrl_mmi.master_state_r.s_prog_cal_mr v_ctrl_mmi.master_state_r.s_init_dram v_ctrl_mmi.master_state_r.s_phy_initialise v_ctrl_mmi.master_state_r.s_reset 
v_ctrl_mmi.master_state_r.s_reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
v_ctrl_mmi.master_state_r.s_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
v_ctrl_mmi.master_state_r.s_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
v_ctrl_mmi.master_state_r.s_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
v_ctrl_mmi.master_state_r.s_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
v_ctrl_mmi.master_state_r.s_cal 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_write_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_read_mtp 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_rrp_reset 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_rrp_sweep 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_rrp_seek 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_rdv 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_was 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_adv_rd_lat 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_adv_wr_lat 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_tracking_setup 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_tracking 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_operational 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
v_ctrl_mmi.master_state_r.s_non_operational 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|curr_cmd
Name curr_cmd.cmd_tr_due curr_cmd.cmd_prep_customer_mr_setup curr_cmd.cmd_prep_adv_wr_lat curr_cmd.cmd_prep_adv_rd_lat curr_cmd.cmd_was curr_cmd.cmd_poa curr_cmd.cmd_rdv curr_cmd.cmd_rrp_seek curr_cmd.cmd_rrp_sweep curr_cmd.cmd_rrp_reset curr_cmd.cmd_read_mtp curr_cmd.cmd_write_mtp curr_cmd.cmd_write_btp curr_cmd.cmd_write_ihi curr_cmd.cmd_prog_cal_mr curr_cmd.cmd_init_dram curr_cmd.cmd_phy_initialise curr_cmd.cmd_idle 
curr_cmd.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
curr_cmd.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
curr_cmd.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
curr_cmd.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
curr_cmd.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
curr_cmd.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
curr_cmd.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
curr_cmd.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
curr_cmd.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
curr_cmd.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
curr_cmd.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command
Name \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_last_state
Name sig_dgwb_last_state.s_release_admin sig_dgwb_last_state.s_write_wlat sig_dgwb_last_state.s_write_0011_step sig_dgwb_last_state.s_write_1100_step sig_dgwb_last_state.s_write_01_pairs sig_dgwb_last_state.s_write_mtp sig_dgwb_last_state.s_write_zeros sig_dgwb_last_state.s_write_ones sig_dgwb_last_state.s_write_btp sig_dgwb_last_state.s_wait_admin sig_dgwb_last_state.s_idle 
sig_dgwb_last_state.s_idle 0 0 0 0 0 0 0 0 0 0 0 
sig_dgwb_last_state.s_wait_admin 0 0 0 0 0 0 0 0 0 1 1 
sig_dgwb_last_state.s_write_btp 0 0 0 0 0 0 0 0 1 0 1 
sig_dgwb_last_state.s_write_ones 0 0 0 0 0 0 0 1 0 0 1 
sig_dgwb_last_state.s_write_zeros 0 0 0 0 0 0 1 0 0 0 1 
sig_dgwb_last_state.s_write_mtp 0 0 0 0 0 1 0 0 0 0 1 
sig_dgwb_last_state.s_write_01_pairs 0 0 0 0 1 0 0 0 0 0 1 
sig_dgwb_last_state.s_write_1100_step 0 0 0 1 0 0 0 0 0 0 1 
sig_dgwb_last_state.s_write_0011_step 0 0 1 0 0 0 0 0 0 0 1 
sig_dgwb_last_state.s_write_wlat 0 1 0 0 0 0 0 0 0 0 1 
sig_dgwb_last_state.s_release_admin 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state
Name sig_dgwb_state.s_release_admin sig_dgwb_state.s_write_wlat sig_dgwb_state.s_write_0011_step sig_dgwb_state.s_write_1100_step sig_dgwb_state.s_write_01_pairs sig_dgwb_state.s_write_mtp sig_dgwb_state.s_write_zeros sig_dgwb_state.s_write_ones sig_dgwb_state.s_write_btp sig_dgwb_state.s_wait_admin sig_dgwb_state.s_idle 
sig_dgwb_state.s_idle 0 0 0 0 0 0 0 0 0 0 0 
sig_dgwb_state.s_wait_admin 0 0 0 0 0 0 0 0 0 1 1 
sig_dgwb_state.s_write_btp 0 0 0 0 0 0 0 0 1 0 1 
sig_dgwb_state.s_write_ones 0 0 0 0 0 0 0 1 0 0 1 
sig_dgwb_state.s_write_zeros 0 0 0 0 0 0 1 0 0 0 1 
sig_dgwb_state.s_write_mtp 0 0 0 0 0 1 0 0 0 0 1 
sig_dgwb_state.s_write_01_pairs 0 0 0 0 1 0 0 0 0 0 1 
sig_dgwb_state.s_write_1100_step 0 0 0 1 0 0 0 0 0 0 1 
sig_dgwb_state.s_write_0011_step 0 0 1 0 0 0 0 0 0 0 1 
sig_dgwb_state.s_write_wlat 0 1 0 0 0 0 0 0 0 0 1 
sig_dgwb_state.s_release_admin 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state
Name \ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat \ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp \ac_block:sig_addr_cmd_last_state.s_ac_read_rdv \ac_block:sig_addr_cmd_last_state.s_ac_read_mtp \ac_block:sig_addr_cmd_last_state.s_ac_relax \ac_block:sig_addr_cmd_last_state.s_ac_idle 
\ac_block:sig_addr_cmd_last_state.s_ac_idle 0 0 0 0 0 0 
\ac_block:sig_addr_cmd_last_state.s_ac_relax 0 0 0 0 1 1 
\ac_block:sig_addr_cmd_last_state.s_ac_read_mtp 0 0 0 1 0 1 
\ac_block:sig_addr_cmd_last_state.s_ac_read_rdv 0 0 1 0 0 1 
\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp 0 1 0 0 0 1 
\ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat 1 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state
Name \ac_block:sig_addr_cmd_state.s_ac_read_wd_lat \ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp \ac_block:sig_addr_cmd_state.s_ac_read_rdv \ac_block:sig_addr_cmd_state.s_ac_read_mtp \ac_block:sig_addr_cmd_state.s_ac_relax \ac_block:sig_addr_cmd_state.s_ac_idle 
\ac_block:sig_addr_cmd_state.s_ac_idle 0 0 0 0 0 0 
\ac_block:sig_addr_cmd_state.s_ac_relax 0 0 0 0 1 1 
\ac_block:sig_addr_cmd_state.s_ac_read_mtp 0 0 0 1 0 1 
\ac_block:sig_addr_cmd_state.s_ac_read_rdv 0 0 1 0 0 1 
\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp 0 1 0 0 0 1 
\ac_block:sig_addr_cmd_state.s_ac_read_wd_lat 1 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_last_state
Name \trk_block:sig_trk_last_state.s_trk_complete \trk_block:sig_trk_last_state.s_trk_adjust_resync \trk_block:sig_trk_last_state.s_trk_cdvw_drift \trk_block:sig_trk_last_state.s_trk_cdvw_wait \trk_block:sig_trk_last_state.s_trk_cdvw_calc \trk_block:sig_trk_last_state.s_trk_next_phase \trk_block:sig_trk_last_state.s_trk_mimic_sample \trk_block:sig_trk_last_state.s_trk_idle \trk_block:sig_trk_last_state.s_trk_init 
\trk_block:sig_trk_last_state.s_trk_init 0 0 0 0 0 0 0 0 0 
\trk_block:sig_trk_last_state.s_trk_idle 0 0 0 0 0 0 0 1 1 
\trk_block:sig_trk_last_state.s_trk_mimic_sample 0 0 0 0 0 0 1 0 1 
\trk_block:sig_trk_last_state.s_trk_next_phase 0 0 0 0 0 1 0 0 1 
\trk_block:sig_trk_last_state.s_trk_cdvw_calc 0 0 0 0 1 0 0 0 1 
\trk_block:sig_trk_last_state.s_trk_cdvw_wait 0 0 0 1 0 0 0 0 1 
\trk_block:sig_trk_last_state.s_trk_cdvw_drift 0 0 1 0 0 0 0 0 1 
\trk_block:sig_trk_last_state.s_trk_adjust_resync 0 1 0 0 0 0 0 0 1 
\trk_block:sig_trk_last_state.s_trk_complete 1 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state
Name \trk_block:sig_trk_state.s_trk_complete \trk_block:sig_trk_state.s_trk_adjust_resync \trk_block:sig_trk_state.s_trk_cdvw_drift \trk_block:sig_trk_state.s_trk_cdvw_wait \trk_block:sig_trk_state.s_trk_cdvw_calc \trk_block:sig_trk_state.s_trk_next_phase \trk_block:sig_trk_state.s_trk_mimic_sample \trk_block:sig_trk_state.s_trk_idle \trk_block:sig_trk_state.s_trk_init 
\trk_block:sig_trk_state.s_trk_init 0 0 0 0 0 0 0 0 0 
\trk_block:sig_trk_state.s_trk_idle 0 0 0 0 0 0 0 1 1 
\trk_block:sig_trk_state.s_trk_mimic_sample 0 0 0 0 0 0 1 0 1 
\trk_block:sig_trk_state.s_trk_next_phase 0 0 0 0 0 1 0 0 1 
\trk_block:sig_trk_state.s_trk_cdvw_calc 0 0 0 0 1 0 0 0 1 
\trk_block:sig_trk_state.s_trk_cdvw_wait 0 0 0 1 0 0 0 0 1 
\trk_block:sig_trk_state.s_trk_cdvw_drift 0 0 1 0 0 0 0 0 1 
\trk_block:sig_trk_state.s_trk_adjust_resync 0 1 0 0 0 0 0 0 1 
\trk_block:sig_trk_state.s_trk_complete 1 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state
Name \rsc_block:sig_rsc_last_state.s_rsc_wait_iram \rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw \rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait \rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc \rsc_block:sig_rsc_last_state.s_rsc_rewind_phase \rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw \rsc_block:sig_rsc_last_state.s_rsc_test_dq \rsc_block:sig_rsc_last_state.s_rsc_flush_datapath \rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm \rsc_block:sig_rsc_last_state.s_rsc_test_phase \rsc_block:sig_rsc_last_state.s_rsc_next_phase \rsc_block:sig_rsc_last_state.s_rsc_idle 
\rsc_block:sig_rsc_last_state.s_rsc_idle 0 0 0 0 0 0 0 0 0 0 0 0 
\rsc_block:sig_rsc_last_state.s_rsc_next_phase 0 0 0 0 0 0 0 0 0 0 1 1 
\rsc_block:sig_rsc_last_state.s_rsc_test_phase 0 0 0 0 0 0 0 0 0 1 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm 0 0 0 0 0 0 0 0 1 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_flush_datapath 0 0 0 0 0 0 0 1 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_test_dq 0 0 0 0 0 0 1 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw 0 0 0 0 0 1 0 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_rewind_phase 0 0 0 0 1 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc 0 0 0 1 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait 0 0 1 0 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw 0 1 0 0 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_last_state.s_rsc_wait_iram 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state
Name \rsc_block:sig_rsc_state.s_rsc_wait_iram \rsc_block:sig_rsc_state.s_rsc_seek_cdvw \rsc_block:sig_rsc_state.s_rsc_cdvw_wait \rsc_block:sig_rsc_state.s_rsc_cdvw_calc \rsc_block:sig_rsc_state.s_rsc_rewind_phase \rsc_block:sig_rsc_state.s_rsc_reset_cdvw \rsc_block:sig_rsc_state.s_rsc_test_dq \rsc_block:sig_rsc_state.s_rsc_flush_datapath \rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm \rsc_block:sig_rsc_state.s_rsc_test_phase \rsc_block:sig_rsc_state.s_rsc_next_phase \rsc_block:sig_rsc_state.s_rsc_idle 
\rsc_block:sig_rsc_state.s_rsc_idle 0 0 0 0 0 0 0 0 0 0 0 0 
\rsc_block:sig_rsc_state.s_rsc_next_phase 0 0 0 0 0 0 0 0 0 0 1 1 
\rsc_block:sig_rsc_state.s_rsc_test_phase 0 0 0 0 0 0 0 0 0 1 0 1 
\rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm 0 0 0 0 0 0 0 0 1 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_flush_datapath 0 0 0 0 0 0 0 1 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_test_dq 0 0 0 0 0 0 1 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_reset_cdvw 0 0 0 0 0 1 0 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_rewind_phase 0 0 0 0 1 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_cdvw_calc 0 0 0 1 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_cdvw_wait 0 0 1 0 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_seek_cdvw 0 1 0 0 0 0 0 0 0 0 0 1 
\rsc_block:sig_rsc_state.s_rsc_wait_iram 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status
Name sig_cdvw_state.status.calculating sig_cdvw_state.status.multiple_equal_windows sig_cdvw_state.status.no_invalid_phases sig_cdvw_state.status.valid_result sig_cdvw_state.status.no_valid_phases 
sig_cdvw_state.status.no_valid_phases 0 0 0 0 0 
sig_cdvw_state.status.valid_result 0 0 0 1 1 
sig_cdvw_state.status.no_invalid_phases 0 0 1 0 1 
sig_cdvw_state.status.multiple_equal_windows 0 1 0 0 1 
sig_cdvw_state.status.calculating 1 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:cdvw_proc:v_cdvw_state.status
Name \cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases \cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows \cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases \cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result \cdvw_block:cdvw_proc:v_cdvw_state.status.calculating 
\cdvw_block:cdvw_proc:v_cdvw_state.status.calculating 0 0 0 0 0 
\cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result 0 0 0 1 1 
\cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases 0 0 1 0 1 
\cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows 0 1 0 0 1 
\cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases 1 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_req
Name sig_rsc_req.s_rsc_wait_iram sig_rsc_req.s_rsc_seek_cdvw sig_rsc_req.s_rsc_cdvw_wait sig_rsc_req.s_rsc_cdvw_calc sig_rsc_req.s_rsc_rewind_phase sig_rsc_req.s_rsc_reset_cdvw sig_rsc_req.s_rsc_test_dq sig_rsc_req.s_rsc_flush_datapath sig_rsc_req.s_rsc_wait_for_idle_dimm sig_rsc_req.s_rsc_test_phase sig_rsc_req.s_rsc_next_phase sig_rsc_req.s_rsc_idle 
sig_rsc_req.s_rsc_idle 0 0 0 0 0 0 0 0 0 0 0 0 
sig_rsc_req.s_rsc_next_phase 0 0 0 0 0 0 0 0 0 0 1 1 
sig_rsc_req.s_rsc_test_phase 0 0 0 0 0 0 0 0 0 1 0 1 
sig_rsc_req.s_rsc_wait_for_idle_dimm 0 0 0 0 0 0 0 0 1 0 0 1 
sig_rsc_req.s_rsc_flush_datapath 0 0 0 0 0 0 0 1 0 0 0 1 
sig_rsc_req.s_rsc_test_dq 0 0 0 0 0 0 1 0 0 0 0 1 
sig_rsc_req.s_rsc_reset_cdvw 0 0 0 0 0 1 0 0 0 0 0 1 
sig_rsc_req.s_rsc_rewind_phase 0 0 0 0 1 0 0 0 0 0 0 1 
sig_rsc_req.s_rsc_cdvw_calc 0 0 0 1 0 0 0 0 0 0 0 1 
sig_rsc_req.s_rsc_cdvw_wait 0 0 1 0 0 0 0 0 0 0 0 1 
sig_rsc_req.s_rsc_seek_cdvw 0 1 0 0 0 0 0 0 0 0 0 1 
sig_rsc_req.s_rsc_wait_iram 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_ac_req
Name sig_ac_req.s_ac_read_wd_lat sig_ac_req.s_ac_read_poa_mtp sig_ac_req.s_ac_read_rdv sig_ac_req.s_ac_read_mtp sig_ac_req.s_ac_relax sig_ac_req.s_ac_idle 
sig_ac_req.s_ac_idle 0 0 0 0 0 0 
sig_ac_req.s_ac_relax 0 0 0 0 1 1 
sig_ac_req.s_ac_read_mtp 0 0 0 1 0 1 
sig_ac_req.s_ac_read_rdv 0 0 1 0 0 1 
sig_ac_req.s_ac_read_poa_mtp 0 1 0 0 0 1 
sig_ac_req.s_ac_read_wd_lat 1 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state
Name sig_dgrb_last_state.s_track sig_dgrb_last_state.s_poa_cal sig_dgrb_last_state.s_adv_wd_lat sig_dgrb_last_state.s_adv_rd_lat sig_dgrb_last_state.s_adv_rd_lat_setup sig_dgrb_last_state.s_rdata_valid_align sig_dgrb_last_state.s_seek_cdvw sig_dgrb_last_state.s_read_mtp sig_dgrb_last_state.s_test_phases sig_dgrb_last_state.s_reset_cdvw sig_dgrb_last_state.s_release_admin sig_dgrb_last_state.s_wait_admin sig_dgrb_last_state.s_idle 
sig_dgrb_last_state.s_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 
sig_dgrb_last_state.s_wait_admin 0 0 0 0 0 0 0 0 0 0 0 1 1 
sig_dgrb_last_state.s_release_admin 0 0 0 0 0 0 0 0 0 0 1 0 1 
sig_dgrb_last_state.s_reset_cdvw 0 0 0 0 0 0 0 0 0 1 0 0 1 
sig_dgrb_last_state.s_test_phases 0 0 0 0 0 0 0 0 1 0 0 0 1 
sig_dgrb_last_state.s_read_mtp 0 0 0 0 0 0 0 1 0 0 0 0 1 
sig_dgrb_last_state.s_seek_cdvw 0 0 0 0 0 0 1 0 0 0 0 0 1 
sig_dgrb_last_state.s_rdata_valid_align 0 0 0 0 0 1 0 0 0 0 0 0 1 
sig_dgrb_last_state.s_adv_rd_lat_setup 0 0 0 0 1 0 0 0 0 0 0 0 1 
sig_dgrb_last_state.s_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 1 
sig_dgrb_last_state.s_adv_wd_lat 0 0 1 0 0 0 0 0 0 0 0 0 1 
sig_dgrb_last_state.s_poa_cal 0 1 0 0 0 0 0 0 0 0 0 0 1 
sig_dgrb_last_state.s_track 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state
Name sig_dgrb_state.s_track sig_dgrb_state.s_poa_cal sig_dgrb_state.s_adv_wd_lat sig_dgrb_state.s_adv_rd_lat sig_dgrb_state.s_adv_rd_lat_setup sig_dgrb_state.s_rdata_valid_align sig_dgrb_state.s_seek_cdvw sig_dgrb_state.s_read_mtp sig_dgrb_state.s_test_phases sig_dgrb_state.s_reset_cdvw sig_dgrb_state.s_release_admin sig_dgrb_state.s_wait_admin sig_dgrb_state.s_idle 
sig_dgrb_state.s_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 
sig_dgrb_state.s_wait_admin 0 0 0 0 0 0 0 0 0 0 0 1 1 
sig_dgrb_state.s_release_admin 0 0 0 0 0 0 0 0 0 0 1 0 1 
sig_dgrb_state.s_reset_cdvw 0 0 0 0 0 0 0 0 0 1 0 0 1 
sig_dgrb_state.s_test_phases 0 0 0 0 0 0 0 0 1 0 0 0 1 
sig_dgrb_state.s_read_mtp 0 0 0 0 0 0 0 1 0 0 0 0 1 
sig_dgrb_state.s_seek_cdvw 0 0 0 0 0 0 1 0 0 0 0 0 1 
sig_dgrb_state.s_rdata_valid_align 0 0 0 0 0 1 0 0 0 0 0 0 1 
sig_dgrb_state.s_adv_rd_lat_setup 0 0 0 0 1 0 0 0 0 0 0 0 1 
sig_dgrb_state.s_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 1 
sig_dgrb_state.s_adv_wd_lat 0 0 1 0 0 0 0 0 0 0 0 0 1 
sig_dgrb_state.s_poa_cal 0 1 0 0 0 0 0 0 0 0 0 0 1 
sig_dgrb_state.s_track 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command
Name ctrl_dgrb_r.command.cmd_tr_due ctrl_dgrb_r.command.cmd_prep_customer_mr_setup ctrl_dgrb_r.command.cmd_prep_adv_wr_lat ctrl_dgrb_r.command.cmd_prep_adv_rd_lat ctrl_dgrb_r.command.cmd_was ctrl_dgrb_r.command.cmd_poa ctrl_dgrb_r.command.cmd_rdv ctrl_dgrb_r.command.cmd_rrp_seek ctrl_dgrb_r.command.cmd_rrp_sweep ctrl_dgrb_r.command.cmd_rrp_reset ctrl_dgrb_r.command.cmd_read_mtp ctrl_dgrb_r.command.cmd_write_mtp ctrl_dgrb_r.command.cmd_write_btp ctrl_dgrb_r.command.cmd_write_ihi ctrl_dgrb_r.command.cmd_prog_cal_mr ctrl_dgrb_r.command.cmd_init_dram ctrl_dgrb_r.command.cmd_phy_initialise ctrl_dgrb_r.command.cmd_idle 
ctrl_dgrb_r.command.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ctrl_dgrb_r.command.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ctrl_dgrb_r.command.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ctrl_dgrb_r.command.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ctrl_dgrb_r.command.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ctrl_dgrb_r.command.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_dgrb_r.command.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|nop_toggle_signal
Name nop_toggle_signal.rst_n nop_toggle_signal.odt nop_toggle_signal.cs_n nop_toggle_signal.cke nop_toggle_signal.we_n nop_toggle_signal.ras_n nop_toggle_signal.cas_n nop_toggle_signal.ba nop_toggle_signal.addr 
nop_toggle_signal.addr 0 0 0 0 0 0 0 0 0 
nop_toggle_signal.ba 0 0 0 0 0 0 0 1 1 
nop_toggle_signal.cas_n 0 0 0 0 0 0 1 0 1 
nop_toggle_signal.ras_n 0 0 0 0 0 1 0 0 1 
nop_toggle_signal.we_n 0 0 0 0 1 0 0 0 1 
nop_toggle_signal.cke 0 0 0 1 0 0 0 0 1 
nop_toggle_signal.cs_n 0 0 1 0 0 0 0 0 1 
nop_toggle_signal.odt 0 1 0 0 0 0 0 0 1 
nop_toggle_signal.rst_n 1 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state
Name ac_state.s_14 ac_state.s_13 ac_state.s_12 ac_state.s_11 ac_state.s_10 ac_state.s_9 ac_state.s_8 ac_state.s_7 ac_state.s_6 ac_state.s_5 ac_state.s_4 ac_state.s_3 ac_state.s_2 ac_state.s_1 ac_state.s_0 
ac_state.s_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ac_state.s_1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ac_state.s_2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ac_state.s_3 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ac_state.s_4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ac_state.s_5 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ac_state.s_6 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ac_state.s_7 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ac_state.s_8 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ac_state.s_9 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ac_state.s_10 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ac_state.s_11 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ac_state.s_12 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ac_state.s_13 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ac_state.s_14 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state
Name state.s_non_operational state.s_refresh_done state.s_refresh state.s_dummy_wait state.s_prog_user_mrs state.s_access_precharge state.s_access state.s_access_act state.s_zq_cal_short state.s_topup_refresh_done state.s_topup_refresh state.s_idle state.s_program_cal_mrs state.s_run_init_seq state.s_reset 
state.s_reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.s_run_init_seq 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.s_program_cal_mrs 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.s_idle 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.s_topup_refresh 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.s_topup_refresh_done 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.s_zq_cal_short 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.s_access_act 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.s_access 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.s_access_precharge 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.s_prog_user_mrs 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.s_dummy_wait 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.s_refresh 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_refresh_done 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.s_non_operational 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ctrl_rec.command
Name ctrl_rec.command.cmd_tr_due ctrl_rec.command.cmd_prep_customer_mr_setup ctrl_rec.command.cmd_prep_adv_wr_lat ctrl_rec.command.cmd_prep_adv_rd_lat ctrl_rec.command.cmd_was ctrl_rec.command.cmd_poa ctrl_rec.command.cmd_rdv ctrl_rec.command.cmd_rrp_seek ctrl_rec.command.cmd_rrp_sweep ctrl_rec.command.cmd_rrp_reset ctrl_rec.command.cmd_read_mtp ctrl_rec.command.cmd_write_mtp ctrl_rec.command.cmd_write_btp ctrl_rec.command.cmd_write_ihi ctrl_rec.command.cmd_prog_cal_mr ctrl_rec.command.cmd_init_dram ctrl_rec.command.cmd_phy_initialise ctrl_rec.command.cmd_idle 
ctrl_rec.command.cmd_idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ctrl_rec.command.cmd_phy_initialise 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
ctrl_rec.command.cmd_init_dram 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
ctrl_rec.command.cmd_prog_cal_mr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
ctrl_rec.command.cmd_write_ihi 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
ctrl_rec.command.cmd_write_btp 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
ctrl_rec.command.cmd_write_mtp 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
ctrl_rec.command.cmd_read_mtp 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_rrp_reset 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_rrp_sweep 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_rrp_seek 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_rdv 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_poa 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_was 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_prep_adv_rd_lat 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_prep_adv_wr_lat 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_prep_customer_mr_setup 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
ctrl_rec.command.cmd_tr_due 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|ecc_state_sm
Name ecc_state_sm.FULL_RD ecc_state_sm.0100 ecc_state_sm.FULL_WR ecc_state_sm.PARWR_WR ecc_state_sm.0001 ecc_state_sm.IDLE ecc_state_sm.CORRECT_WR 
ecc_state_sm.IDLE 0 0 0 0 0 0 0 
ecc_state_sm.0001 0 0 0 0 1 1 0 
ecc_state_sm.PARWR_WR 0 0 0 1 0 1 0 
ecc_state_sm.FULL_WR 0 0 1 0 0 1 0 
ecc_state_sm.0100 0 1 0 0 0 1 0 
ecc_state_sm.FULL_RD 1 0 0 0 0 1 0 
ecc_state_sm.CORRECT_WR 0 0 0 0 0 1 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|state
Name state.WRITE_BURST 
state.IDLE 0 
state.WRITE_BURST 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|stage
Name stage.TIMEOUT stage.TEST_COMPLETE stage.DONE stage.TEMPLATE_STAGE stage.BLOCK_RW stage.SINGLE_RW stage.INIT 
stage.INIT 0 0 0 0 0 0 0 
stage.SINGLE_RW 0 0 0 0 0 1 1 
stage.BLOCK_RW 0 0 0 0 1 0 1 
stage.TEMPLATE_STAGE 0 0 0 1 0 0 1 
stage.DONE 0 0 1 0 0 0 1 
stage.TEST_COMPLETE 0 1 0 0 0 0 1 
stage.TIMEOUT 1 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|template_stage:template_stage_inst|state
Name state.DONE state.WAIT state.READ2 state.READ1 state.WRITE2 state.WRITE1 state.INIT 
state.INIT 0 0 0 0 0 0 0 
state.WRITE1 0 0 0 0 0 1 1 
state.WRITE2 0 0 0 0 1 0 1 
state.READ1 0 0 0 1 0 0 1 
state.READ2 0 0 1 0 0 0 1 
state.WAIT 0 1 0 0 0 0 1 
state.DONE 1 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst|state
Name state.WAIT state.BLOCK_READ state.BLOCK_WRITE state.INIT state.DONE 
state.INIT 0 0 0 0 0 
state.BLOCK_WRITE 0 0 1 1 0 
state.BLOCK_READ 0 1 0 1 0 
state.WAIT 1 0 0 1 0 
state.DONE 0 0 0 1 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst|state
Name state.WAIT state.SINGLE_READ state.SINGLE_WRITE state.INIT state.DONE 
state.INIT 0 0 0 0 0 
state.SINGLE_WRITE 0 0 1 1 0 
state.SINGLE_READ 0 1 0 1 0 
state.WAIT 1 0 0 1 0 
state.DONE 0 0 0 1 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|DDR2_arb:DDR2_arb_inst|current_state
Name current_state.rd_hold current_state.rd current_state.burst_rd current_state.wr current_state.hold_wr current_state.burst_wr current_state.check_rcmd current_state.check_wcmd current_state.idle 
current_state.idle 0 0 0 0 0 0 0 0 0 
current_state.check_wcmd 0 0 0 0 0 0 0 1 1 
current_state.check_rcmd 0 0 0 0 0 0 1 0 1 
current_state.burst_wr 0 0 0 0 0 1 0 0 1 
current_state.hold_wr 0 0 0 0 1 0 0 0 1 
current_state.wr 0 0 0 1 0 0 0 0 1 
current_state.burst_rd 0 0 1 0 0 0 0 0 1 
current_state.rd 0 1 0 0 0 0 0 0 1 
current_state.rd_hold 1 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|wfm_player:wfm_player_inst|wfm_rcmd_fsm:wfm_rcmd_fsm_inst|current_state
Name current_state.rd_stop current_state.rd current_state.last_burst current_state.burst_rd current_state.check_rdy current_state.idle 
current_state.idle 0 0 0 0 0 0 
current_state.check_rdy 0 0 0 0 1 1 
current_state.burst_rd 0 0 0 1 0 1 
current_state.last_burst 0 0 1 0 0 1 
current_state.rd 0 1 0 0 0 1 
current_state.rd_stop 1 0 0 0 0 1 

State Machine - |lms7_trx_top|wfm_player_top:inst27|wfm_player:wfm_player_inst|wfm_wcmd_fsm:wfm_wcmd_fsm_inst|current_state
Name current_state.rd current_state.burst_rd current_state.wr current_state.check_wr current_state.burst_wr current_state.check_burst current_state.idle 
current_state.idle 0 0 0 0 0 0 0 
current_state.check_burst 0 0 0 0 0 1 1 
current_state.burst_wr 0 0 0 0 1 0 1 
current_state.check_wr 0 0 0 1 0 0 1 
current_state.wr 0 0 1 0 0 0 1 
current_state.burst_rd 0 1 0 0 0 0 1 
current_state.rd 1 0 0 0 0 0 1 

State Machine - |lms7_trx_top|gpio_chirp_sync_top:inst56|gpio_chirp_sync_FSM:gpio_chirp_sync_FSM_inst0|current_state
Name current_state.D current_state.C current_state.B current_state.A 
current_state.A 0 0 0 0 
current_state.B 0 0 1 1 
current_state.C 0 1 0 1 
current_state.D 1 0 0 1 

State Machine - |lms7_trx_top|rx_path_top:inst53|data2packets_top:data2packets_top_inst2|data2packets:data2packets_inst2|current_state
Name current_state.s3 current_state.s2 current_state.s1 current_state.s0 current_state.idle 
current_state.idle 0 0 0 0 0 
current_state.s0 0 0 0 1 1 
current_state.s1 0 0 1 0 1 
current_state.s2 0 1 0 0 1 
current_state.s3 1 0 0 0 1 

State Machine - |lms7_trx_top|rx_path_top:inst53|data2packets_top:data2packets_top_inst2|data2packets_fsm:data2packets_fsm_inst0|current_state
Name current_state.wait_data2packets_done current_state.rd_smpl_buff current_state.check_pct_buff current_state.idle 
current_state.idle 0 0 0 0 
current_state.check_pct_buff 0 0 1 1 
current_state.rd_smpl_buff 0 1 0 1 
current_state.wait_data2packets_done 1 0 0 1 

State Machine - |lms7_trx_top|rx_path_top:inst53|diq2fifo:diq2fifo_inst0|smpl_cmp:inst3_smpl_cmp|current_state
Name current_state.compare_done current_state.compare current_state.wait_cyc current_state.idle 
current_state.idle 0 0 0 0 
current_state.wait_cyc 0 0 1 1 
current_state.compare 0 1 0 1 
current_state.compare_done 1 0 0 1 

State Machine - |lms7_trx_top|rx_path_top:inst53|diq2fifo:diq2fifo_inst0|rxiq:inst1_rxiq|rxiq_mimo:inst1_rxiq_mimo|rxiq_pulse_ddr:rxiq_pulse_ddr_inst1|current_state
Name current_state.chB_1_cap current_state.chB_0_cap current_state.chA_1_cap current_state.chA_0_cap current_state.idle 
current_state.idle 0 0 0 0 0 
current_state.chA_0_cap 0 0 0 1 1 
current_state.chA_1_cap 0 0 1 0 1 
current_state.chB_0_cap 0 1 0 0 1 
current_state.chB_1_cap 1 0 0 0 1 

State Machine - |lms7_trx_top|rx_path_top:inst53|diq2fifo:diq2fifo_inst0|rxiq:inst1_rxiq|rxiq_mimo:inst1_rxiq_mimo|rxiq_mimo_ddr:rxiq_mimo_ddr_inst0|current_state
Name current_state.chB_1_cap current_state.chB_0_cap current_state.chA_1_cap current_state.chA_0_cap current_state.idle 
current_state.idle 0 0 0 0 0 
current_state.chA_0_cap 0 0 0 1 1 
current_state.chA_1_cap 0 0 1 0 1 
current_state.chB_0_cap 0 1 0 0 1 
current_state.chB_1_cap 1 0 0 0 1 

State Machine - |lms7_trx_top|rx_pll_top:inst48|pll_reconfig_status:pll_reconfig_status_inst4|current_state
Name current_state.reconfig_complete current_state.ps_begin current_state.wait_ps_begin current_state.reconfig_begin current_state.idle 
current_state.idle 0 0 0 0 0 
current_state.reconfig_begin 0 0 0 1 1 
current_state.wait_ps_begin 0 0 1 0 1 
current_state.ps_begin 0 1 0 0 1 
current_state.reconfig_complete 1 0 0 0 1 

State Machine - |lms7_trx_top|rx_pll_top:inst48|pll_ps_top:pll_ps_top_inst2|current_state
Name current_state.ps_disable current_state.ps_enable current_state.check_mode current_state.idle 
current_state.idle 0 0 0 0 
current_state.check_mode 0 0 1 1 
current_state.ps_enable 0 1 0 1 
current_state.ps_disable 1 0 0 1 

State Machine - |lms7_trx_top|rx_pll_top:inst48|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state
Name current_state.prep_phase current_state.end_srch current_state.wait_after_ph_shift current_state.ph_shift current_state.check_max_steps current_state.max_found current_state.min_found current_state.cmp_smpls current_state.check_cmp_status current_state.wait_pll_lock current_state.rst_pll current_state.idle 
current_state.idle 0 0 0 0 0 0 0 0 0 0 0 0 
current_state.rst_pll 0 0 0 0 0 0 0 0 0 0 1 1 
current_state.wait_pll_lock 0 0 0 0 0 0 0 0 0 1 0 1 
current_state.check_cmp_status 0 0 0 0 0 0 0 0 1 0 0 1 
current_state.cmp_smpls 0 0 0 0 0 0 0 1 0 0 0 1 
current_state.min_found 0 0 0 0 0 0 1 0 0 0 0 1 
current_state.max_found 0 0 0 0 0 1 0 0 0 0 0 1 
current_state.check_max_steps 0 0 0 0 1 0 0 0 0 0 0 1 
current_state.ph_shift 0 0 0 1 0 0 0 0 0 0 0 1 
current_state.wait_after_ph_shift 0 0 1 0 0 0 0 0 0 0 0 1 
current_state.end_srch 0 1 0 0 0 0 0 0 0 0 0 1 
current_state.prep_phase 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|rx_pll_top:inst48|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_state
Name current_state.end_phase current_state.check_phase_done current_state.phase_step current_state.check_phase_step current_state.idle 
current_state.idle 0 0 0 0 0 
current_state.check_phase_step 0 0 0 1 1 
current_state.phase_step 0 0 1 0 1 
current_state.check_phase_done 0 1 0 0 1 
current_state.end_phase 1 0 0 0 1 

State Machine - |lms7_trx_top|rx_pll_top:inst48|config_ctrl:config_ctrl_inst0|state_r
Name state_r.w1 state_r.s1 state_r.w0 state_r.s0 state_r.idle 
state_r.idle 0 0 0 0 0 
state_r.s0 0 0 0 1 1 
state_r.w0 0 0 1 0 1 
state_r.s1 0 1 0 0 1 
state_r.w1 1 0 0 0 1 

State Machine - |lms7_trx_top|tx_pll_top:inst32|pll_reconfig_status:pll_reconfig_status_inst4|current_state
Name current_state.reconfig_complete current_state.ps_begin current_state.wait_ps_begin current_state.reconfig_begin current_state.idle 
current_state.idle 0 0 0 0 0 
current_state.reconfig_begin 0 0 0 1 1 
current_state.wait_ps_begin 0 0 1 0 1 
current_state.ps_begin 0 1 0 0 1 
current_state.reconfig_complete 1 0 0 0 1 

State Machine - |lms7_trx_top|tx_pll_top:inst32|pll_ps_top:pll_ps_top_inst2|current_state
Name current_state.ps_disable current_state.ps_enable current_state.check_mode current_state.idle 
current_state.idle 0 0 0 0 
current_state.check_mode 0 0 1 1 
current_state.ps_enable 0 1 0 1 
current_state.ps_disable 1 0 0 1 

State Machine - |lms7_trx_top|tx_pll_top:inst32|pll_ps_top:pll_ps_top_inst2|pll_ps_fsm:pll_ps_fsm_inst1|current_state
Name current_state.prep_phase current_state.end_srch current_state.wait_after_ph_shift current_state.ph_shift current_state.check_max_steps current_state.max_found current_state.min_found current_state.cmp_smpls current_state.check_cmp_status current_state.wait_pll_lock current_state.rst_pll current_state.idle 
current_state.idle 0 0 0 0 0 0 0 0 0 0 0 0 
current_state.rst_pll 0 0 0 0 0 0 0 0 0 0 1 1 
current_state.wait_pll_lock 0 0 0 0 0 0 0 0 0 1 0 1 
current_state.check_cmp_status 0 0 0 0 0 0 0 0 1 0 0 1 
current_state.cmp_smpls 0 0 0 0 0 0 0 1 0 0 0 1 
current_state.min_found 0 0 0 0 0 0 1 0 0 0 0 1 
current_state.max_found 0 0 0 0 0 1 0 0 0 0 0 1 
current_state.check_max_steps 0 0 0 0 1 0 0 0 0 0 0 1 
current_state.ph_shift 0 0 0 1 0 0 0 0 0 0 0 1 
current_state.wait_after_ph_shift 0 0 1 0 0 0 0 0 0 0 0 1 
current_state.end_srch 0 1 0 0 0 0 0 0 0 0 0 1 
current_state.prep_phase 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|tx_pll_top:inst32|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0|current_state
Name current_state.end_phase current_state.check_phase_done current_state.phase_step current_state.check_phase_step current_state.idle 
current_state.idle 0 0 0 0 0 
current_state.check_phase_step 0 0 0 1 1 
current_state.phase_step 0 0 1 0 1 
current_state.check_phase_done 0 1 0 0 1 
current_state.end_phase 1 0 0 0 1 

State Machine - |lms7_trx_top|tx_pll_top:inst32|config_ctrl:config_ctrl_inst0|state_r
Name state_r.w1 state_r.s1 state_r.w0 state_r.s0 state_r.idle 
state_r.idle 0 0 0 0 0 
state_r.s0 0 0 0 1 1 
state_r.w0 0 0 1 0 1 
state_r.s1 0 1 0 0 1 
state_r.w1 1 0 0 0 1 

State Machine - |lms7_trx_top|tx_path_top:inst28|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state
Name current_state.wait_rd_cycles current_state.txant_dis_wait current_state.rd_samples current_state.txant_enable_wait current_state.idle 
current_state.idle 0 0 0 0 0 
current_state.txant_enable_wait 0 0 0 1 1 
current_state.rd_samples 0 0 1 0 1 
current_state.txant_dis_wait 0 1 0 0 1 
current_state.wait_rd_cycles 1 0 0 0 1 

State Machine - |lms7_trx_top|tx_path_top:inst28|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|current_state
Name current_state.wait_rd_cycles current_state.rd_samples current_state.idle 
current_state.idle 0 0 0 
current_state.rd_samples 0 1 1 
current_state.wait_rd_cycles 1 0 1 

State Machine - |lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|packets2data:packets2data_inst0|p2d_rd_fsm:p2d_rd_fsm_inst3|current_state
Name current_state.rd_hold current_state.rd_buff current_state.sel_buff current_state.idle 
current_state.idle 0 0 0 0 
current_state.sel_buff 0 0 1 1 
current_state.rd_buff 0 1 0 1 
current_state.rd_hold 1 0 0 1 

State Machine - |lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|packets2data:packets2data_inst0|p2d_sync_fsm:p2d_sync_fsm_inst2|current_state
Name current_state.rd_buff current_state.shift_sync_en current_state.pct_sync_en current_state.idle 
current_state.idle 0 0 0 0 
current_state.pct_sync_en 0 0 1 1 
current_state.shift_sync_en 0 1 0 1 
current_state.rd_buff 1 0 0 1 

State Machine - |lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|packets2data:packets2data_inst0|p2d_wr_fsm:p2d_wr_fsm_inst0|current_state
Name current_state.switch_buff current_state.wait_rdy current_state.wait_pct_end current_state.wait_hdr_1 current_state.idle 
current_state.idle 0 0 0 0 0 
current_state.wait_hdr_1 0 0 0 1 1 
current_state.wait_pct_end 0 0 1 0 1 
current_state.wait_rdy 0 1 0 0 1 
current_state.switch_buff 1 0 0 0 1 

State Machine - |lms7_trx_top|FX3_slaveFIFO5b_top:inst41|slaveFIFO5b:inst1|current_state
Name current_state.stream_out_read_oe_delay current_state.stream_out_read_rd_and_oe_delay current_state.stream_in_write_wr_delay current_state.stream_in_pktend current_state.stream_in_write current_state.stream_in_wait_flagb current_state.stream_in_idle current_state.stream_out_read current_state.wait_flagB current_state.wait_flagA current_state.wait_valid_flag current_state.assert_epswitch current_state.prep_wr_addr current_state.wait_socket_delay current_state.prep_socket_addr current_state.wait_flg_latency current_state.wait_DMA_rdy current_state.prep_thread_addr current_state.idle 
current_state.idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
current_state.prep_thread_addr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
current_state.wait_DMA_rdy 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
current_state.wait_flg_latency 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
current_state.prep_socket_addr 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
current_state.wait_socket_delay 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
current_state.prep_wr_addr 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
current_state.assert_epswitch 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
current_state.wait_valid_flag 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
current_state.wait_flagA 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
current_state.wait_flagB 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
current_state.stream_out_read 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
current_state.stream_in_idle 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.stream_in_wait_flagb 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.stream_in_write 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.stream_in_pktend 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.stream_in_write_wr_delay 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.stream_out_read_rd_and_oe_delay 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.stream_out_read_oe_delay 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|lms_ctr_nios2_cpu:nios2_cpu|lms_ctr_nios2_cpu_cpu:cpu|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state
Name c_state.ST_IDLE c_state.ST_STOP c_state.ST_ACK c_state.ST_WRITE c_state.ST_READ c_state.ST_START 
c_state.ST_IDLE 0 0 0 0 0 0 
c_state.ST_START 1 0 0 0 0 1 
c_state.ST_READ 1 0 0 0 1 0 
c_state.ST_WRITE 1 0 0 1 0 0 
c_state.ST_ACK 1 0 1 0 0 0 
c_state.ST_STOP 1 1 0 0 0 0 
