{"vcs1":{"timestamp_begin":1729429009.083692154, "rt":2.78, "ut":0.75, "st":0.31}}
{"vcselab":{"timestamp_begin":1729429011.954887241, "rt":1.68, "ut":0.30, "st":0.18}}
{"link":{"timestamp_begin":1729429013.719707993, "rt":0.37, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729429008.347044154}
{"VCS_COMP_START_TIME": 1729429008.347044154}
{"VCS_COMP_END_TIME": 1729429039.665350808}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331448}}
{"stitch_vcselab": {"peak_mem": 215232}}
