# PPCMD 1 
# addStripe -layer M3 -width 2 -spacing 2 -nets {VDD GND} -direction horizontal -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -set_to_set_distance 100 -merge_stripes_value 2.5 -area 
# 5 
# 2 
# 1 
# 0 
# 0 
# 2 
# SELECTED_OBJECTS 
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3}
# END_SELECTED_OBJECTS 
# BOX_LIST 
# 87500 89500 2101500 2102925 0 
# 91500 93500 2097500 2098925 0 
# END_BOX_LIST 
# NET_INFO_LIST 
# GND 2000 3 0 99500 2095500 100000 0 0 
# VDD 2000 3 0 95500 2095500 100000 0 0 
# END_NET_INFO_LIST 
# END_PPCMD 1 

# PPCMD 2 
# addStripe -layer M4 -width 2 -spacing 2 -nets {VDD GND} -direction vertical -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -set_to_set_distance 100 -merge_stripes_value 2.5 -area 
# 4 
# 2 
# 1 
# 0 
# 0 
# 2 
# SELECTED_OBJECTS 
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3}
# END_SELECTED_OBJECTS 
# BOX_LIST 
# 87500 87500 2101500 2100925 0 
# 91500 91500 2097500 2096925 0 
# END_BOX_LIST 
# NET_INFO_LIST 
# GND 2000 4 0 99500 2095500 100000 0 0 
# VDD 2000 4 0 95500 2095500 100000 0 0 
# END_NET_INFO_LIST 
# END_PPCMD 2 

# PPCMD 3 
# addRing -type block_rings -nets {VDD GND} -layer {bottom M3 top M3 left M4 right M4} -width 2 -spacing 2 -offset 2 -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -around selected -follow core -jog_distance 0.4 -threshold 0.4 -skip_side {left bottom}
# 3 
# 8 
# 1 
# 0 
# 0 
# 0 
# SELECTED_OBJECTS 
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3}
# END_SELECTED_OBJECTS 
# BOX_LIST 
# END_BOX_LIST 
# NET_INFO_LIST 
# GND 2000 3 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 921672 273960 
# END_RING_PT_INFO_LIST 
# GND 2000 4 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 1754845 181230 309560 1922932 206300 1923000 
# END_RING_PT_INFO_LIST 
# VDD 2000 3 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 921672 269960 
# END_RING_PT_INFO_LIST 
# VDD 2000 4 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 1750845 181230 305560 1922932 202300 1923000 
# END_RING_PT_INFO_LIST 
# END_NET_INFO_LIST 
# END_PPCMD 3 

# PPCMD 4 
# addRing -type block_rings -nets {VDD GND} -layer {bottom M3 top M3 left M4 right M4} -width 2 -spacing 2 -offset 2 -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -around selected -follow core -jog_distance 0.4 -threshold 0.4 -skip_side {left top}
# 2 
# 8 
# 1 
# 0 
# 0 
# 0 
# SELECTED_OBJECTS 
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3}
# END_SELECTED_OBJECTS 
# BOX_LIST 
# END_BOX_LIST 
# NET_INFO_LIST 
# GND 2000 3 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 1028175 1917590 199030 1917725 
# END_RING_PT_INFO_LIST 
# GND 2000 4 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 1754845 178230 309560 1919932 206300 1920000 1754575 2009757 309560 2099582 206300 2099650 
# END_RING_PT_INFO_LIST 
# VDD 2000 3 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 1026175 1921590 199030 1921725 
# END_RING_PT_INFO_LIST 
# VDD 2000 4 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 1750845 180230 305560 1921932 202300 1922000 1750575 2009757 305560 2097582 202300 2097650 
# END_RING_PT_INFO_LIST 
# END_NET_INFO_LIST 
# END_PPCMD 4 

# PPCMD 5 
# addRing -type core_rings -nets {VDD GND} -layer {bottom M3 top M3 left M4 right M4} -width 2 -spacing 2 -offset 2 -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -follow core -jog_distance 0.4 -threshold 0.4
# 1 
# 32 
# 1 
# 0 
# 0 
# 0 
# SELECTED_OBJECTS 
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2}
# selectInst {top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2}
# selectInst {top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3}
# END_SELECTED_OBJECTS 
# BOX_LIST 
# END_BOX_LIST 
# NET_INFO_LIST 
# GND 2000 3 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 1095500 88500 1095500 2101925 
# END_RING_PT_INFO_LIST 
# GND 2000 4 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 88500 1095212 2102500 1095212 
# END_RING_PT_INFO_LIST 
# VDD 2000 3 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 1095500 92500 1095500 2097925 
# END_RING_PT_INFO_LIST 
# VDD 2000 4 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 92500 1095212 2098500 1095212 
# END_RING_PT_INFO_LIST 
# END_NET_INFO_LIST 
# END_PPCMD 5 

