<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Contiki-NG: arch/cpu/cc2538/dev/ssi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Contiki-NG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_ea38d20b990ae68b37391eb35e115b9c.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8370225093a3ebd63351855f2042022a.html">cc2538</a></li><li class="navelem"><a class="el" href="dir_b6eabe1429f9f82e5c38b15794c37c8e.html">dev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ssi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ssi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013, University of Michigan.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 3. Neither the name of the University nor the names of its contributors</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS&#39;&#39; AND</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * \addtogroup cc2538</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * \defgroup cc2538-spi cc2538 Synchronous Serial Interface</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * Driver for the cc2538 SPI peripheral</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Register and bitmask definitions based on the Foundation Firmware from</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * Texas Instruments.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * \file</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Header file for the cc2538 Synchronous Serial Interface</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef SSI_H_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SSI_H_</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/** \name Number of SSI instances supported by this CPU.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SSI_INSTANCE_COUNT  2</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/** \name Base register memory locations.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gad4d3af97208d1f383e6fc55b2cf22274">   58</a></span>&#160;<span class="preprocessor">#define SSI0_BASE               0x40008000 </span><span class="comment">/**&lt; Base address for SSI0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga1d1c681e3321c27f2de198ed8ca2ce95">   59</a></span>&#160;<span class="preprocessor">#define SSI1_BASE               0x40009000 </span><span class="comment">/**&lt; Base address for SSI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/** Base address of the \c dev instance of the SSI */</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaea76865920dcabdd342ee97e8841ed1b">   61</a></span>&#160;<span class="preprocessor">#define SSI_BASE(dev)           (SSI0_BASE + (dev) * (SSI1_BASE - SSI0_BASE))</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/** \name SSI register offsets</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga7780025fae41bc7d95bbff6dc6e8d904">   67</a></span>&#160;<span class="preprocessor">#define SSI_CR0                 0x00000000 </span><span class="comment">/**&lt; Control register 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga23bda74eb8746e6771af5cf80529d544">   68</a></span>&#160;<span class="preprocessor">#define SSI_CR1                 0x00000004 </span><span class="comment">/**&lt; Control register 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga02535e713db452c08cf61326a5451573">   69</a></span>&#160;<span class="preprocessor">#define SSI_DR                  0x00000008 </span><span class="comment">/**&lt; Access the TX and RX FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga68e3cb6b10a9e8d94c22489f656be947">   70</a></span>&#160;<span class="preprocessor">#define SSI_SR                  0x0000000C </span><span class="comment">/**&lt; Meta information about FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaeb2affe68a02dde17c9aeee5144f804d">   71</a></span>&#160;<span class="preprocessor">#define SSI_CPSR                0x00000010 </span><span class="comment">/**&lt; Clock divider */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gab02933bfccc19ec967ac66addb931ad9">   72</a></span>&#160;<span class="preprocessor">#define SSI_IM                  0x00000014 </span><span class="comment">/**&lt; Interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga08fc7c6f69761eb731ece4c6903300d6">   73</a></span>&#160;<span class="preprocessor">#define SSI_RIS                 0x00000018 </span><span class="comment">/**&lt; Raw interrupt status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga2d5fcdcbc454aef072a8c737f0daee1e">   74</a></span>&#160;<span class="preprocessor">#define SSI_MIS                 0x0000001C </span><span class="comment">/**&lt; Masked interrupt status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga1661f3146e0b9c943bb282c9c4933d07">   75</a></span>&#160;<span class="preprocessor">#define SSI_ICR                 0x00000020 </span><span class="comment">/**&lt; Interrupt clear register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga4cf87e57c9e45fe8c327d6eced960911">   76</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL              0x00000024 </span><span class="comment">/**&lt; DMA control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga80af0105439ebf3d5cf912051572692b">   77</a></span>&#160;<span class="preprocessor">#define SSI_CC                  0x00000FC8 </span><span class="comment">/**&lt; Clock configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/** \name SSI Bitmasks and shifts</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gafc33c4b7b043f13d035f7d3d89f9a13d">   83</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_M           0x0000FF00 </span><span class="comment">/**&lt; Serial clock rate mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gabd0cd7047845f6a52ed9cb60b0796000">   84</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_S           8          </span><span class="comment">/**&lt; Serial clock rate shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaa2ab50f7b1eb24b7ab38054759027cd5">   85</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH_M           0x00000080 </span><span class="comment">/**&lt; Serial clock phase (H) mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gafdab49d13976e87d5076e4ae2b286f06">   86</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH_S           7          </span><span class="comment">/**&lt; Serial clock phase (H) shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga79e0b933b226700f029e02cbc955a75a">   87</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO_M           0x00000040 </span><span class="comment">/**&lt; Serial clock phase (O) mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gad95649afc39c6d4e2af6af45a4b3a961">   88</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO_S           6          </span><span class="comment">/**&lt; Serial clock phase (O) shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaf6e4bbc661f3cc7a137f24d58a7cc5ca">   89</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_M           0x00000030 </span><span class="comment">/**&lt; Frame format select mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga66428861b5b2cc10cdc5e6ce0a0d53a8">   90</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_S           4          </span><span class="comment">/**&lt; Frame format select shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gad68778d4ef8eef95119c7977a9fec1f6">   91</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_M           0x0000000F </span><span class="comment">/**&lt; Data size select mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga048cd4717d70eade67a40783ec45e99c">   92</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_S           0          </span><span class="comment">/**&lt; Data size select shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga83770d343b96b1f230a20394145d885d">   93</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD_M           0x00000008 </span><span class="comment">/**&lt; Slave mode output disable mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gabe2ba38a3ad479aca70a1a36c0efdc9c">   94</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD_S           3          </span><span class="comment">/**&lt; Slave mode output disable shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga709bccfede029ca33075032893b603d9">   95</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS_M            0x00000004 </span><span class="comment">/**&lt; Master and slave select mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga01df3552d66a174367836e044e72070b">   96</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS_S            2          </span><span class="comment">/**&lt; Master and slave select shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga708d2344b67485881fcfb1cf98cb9b4c">   97</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE_M           0x00000002 </span><span class="comment">/**&lt; Synchronous serial port enable mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga23b3b652d3a4727deb1d80d762a90559">   98</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE_S           1          </span><span class="comment">/**&lt; Synchronous serial port enable shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga06e982ffea5cbcd5b17ab06f9542cf4a">   99</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM_M           0x00000001 </span><span class="comment">/**&lt; Loop-back mode mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga22dc72cfc132f22f5ef7194d43d82ec2">  100</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM_S           0          </span><span class="comment">/**&lt; Loop-back mode shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga5ddafae7777be33d5eecb99da1b8a05a">  101</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_M           0x0000FFFF </span><span class="comment">/**&lt; FIFO data mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga9b1a44baadd6213589ee861721ac0a0c">  102</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_S           0          </span><span class="comment">/**&lt; FIFO data shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga86c3acf9480787fd841f9757a207dd89">  103</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY_M            0x00000010 </span><span class="comment">/**&lt; Busy bit mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gae4072a125367b7d9fa65b035d3bae1f4">  104</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY_S            4          </span><span class="comment">/**&lt; Busy bit shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gafb921136748502891165d40df061d2de">  105</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF_M            0x00000008 </span><span class="comment">/**&lt; Receive FIFO full mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaca4c79aeadcf0fdc6cf3df001548dfd9">  106</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF_S            3          </span><span class="comment">/**&lt; Receive FIFO full shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga941edc71dbd1d07ac369a416a0e666e8">  107</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE_M            0x00000004 </span><span class="comment">/**&lt; Receive FIFO not empty mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga8b21f57989076b0ded5718e526476f1a">  108</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE_S            2          </span><span class="comment">/**&lt; Receive FIFO not empty shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga280cc980fb1c20696ddba86e984d21c2">  109</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF_M            0x00000002 </span><span class="comment">/**&lt; Transmit FIFO not full mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga1eb48a11df9ec69ad9c6ffae79324c7f">  110</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF_S            1          </span><span class="comment">/**&lt; Transmit FIFO not full shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaa2980a778b5c8fe0cf01bff32589723d">  111</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE_M            0x00000001 </span><span class="comment">/**&lt; Transmit FIFO empty mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaf8738891925ba00df46483f65abac6ba">  112</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE_S            0          </span><span class="comment">/**&lt; Transmit FIFO empty shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga1ccb03d587b0533504201b1224cb6710">  113</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_M      0x000000FF </span><span class="comment">/**&lt; Clock prescale divisor mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gab24c55bea4eb7168928b903681f0ceed">  114</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_S      0          </span><span class="comment">/**&lt; Clock prescale divisor shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gacf0be624be4aa42c760808b3c33b8038">  115</a></span>&#160;<span class="preprocessor">#define SSI_IM_TXIM_M           0x00000008 </span><span class="comment">/**&lt; Transmit FIFO interrupt mask mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gad009fe73359fbd19e283b2648ae0ee55">  116</a></span>&#160;<span class="preprocessor">#define SSI_IM_TXIM_S           3          </span><span class="comment">/**&lt; Transmit FIFO interrupt mask shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga3f4d69be9ba38ef4dbc529c42395c79c">  117</a></span>&#160;<span class="preprocessor">#define SSI_IM_RXIM_M           0x00000004 </span><span class="comment">/**&lt; Receive FIFO interrupt mask mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gad7a471cd04101e82f82f6b45e96b540c">  118</a></span>&#160;<span class="preprocessor">#define SSI_IM_RXIM_S           2          </span><span class="comment">/**&lt; Receive FIFO interrupt mask shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gab60eb7f146bb6ad4779a198a98e7f5b6">  119</a></span>&#160;<span class="preprocessor">#define SSI_IM_RTIM_M           0x00000002 </span><span class="comment">/**&lt; Receive time-out interrupt mask mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaaec81650eca521690a0808bc7b825fe4">  120</a></span>&#160;<span class="preprocessor">#define SSI_IM_RTIM_S           1          </span><span class="comment">/**&lt; Receive time-out interrupt mask shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaba2b5e40325b53c9f5c1968e933d82ae">  121</a></span>&#160;<span class="preprocessor">#define SSI_IM_RORIM_M          0x00000001 </span><span class="comment">/**&lt; Receive overrun interrupt mask mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga9cc85b97e74d83ef601961f7c21161fb">  122</a></span>&#160;<span class="preprocessor">#define SSI_IM_RORIM_S          0          </span><span class="comment">/**&lt; Receive overrun interrupt mask shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gab2e137a3cbc8200870d639795bb354c8">  123</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS_M         0x00000008 </span><span class="comment">/**&lt; SSITXINTR raw state mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga3e000874eb3708bf579d24f0543ab1e6">  124</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS_S         3          </span><span class="comment">/**&lt; SSITXINTR raw state shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga44a6cc24001946a22139d9bff3b4969f">  125</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS_M         0x00000004 </span><span class="comment">/**&lt; SSIRXINTR raw state mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga25800b9990fa9c5dc89a5bd60b69a97c">  126</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS_S         2          </span><span class="comment">/**&lt; SSIRXINTR raw state shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga8940bcdda6b7d8b6672a3a589e76d3cf">  127</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS_M         0x00000002 </span><span class="comment">/**&lt; SSIRTINTR raw state mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga01e9c7a44b5ce3bf6504b2923a24a92f">  128</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS_S         1          </span><span class="comment">/**&lt; SSIRTINTR raw state shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga3f6eab8c934b4d34c5ac6183099fc99b">  129</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS_M        0x00000001 </span><span class="comment">/**&lt; SSIRORINTR raw state mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gadf26cab64fe5b129c26b1bab350dc27d">  130</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS_S        0          </span><span class="comment">/**&lt; SSIRORINTR raw state shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga6d50764c32e55a5d37a5cd8ef61d6284">  131</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS_M         0x00000008 </span><span class="comment">/**&lt; SSITXINTR masked state mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaa5fc27ca0f6d7e8e2eb8fc3a8b13a436">  132</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS_S         3          </span><span class="comment">/**&lt; SSITXINTR masked state shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga308f41a6654541c9f8d63d5ba4cf6242">  133</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS_M         0x00000004 </span><span class="comment">/**&lt; SSIRXINTR masked state mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaca7a9d1cd77f59dd1b2fd165185f17a9">  134</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS_S         2          </span><span class="comment">/**&lt; SSIRXINTR masked state shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga7c296fd16d6774066fdba5dba6796dd6">  135</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS_M         0x00000002 </span><span class="comment">/**&lt; SSIRTINTR masked state mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gafc4f8373731e542c2b0d5b49beb9fe66">  136</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS_S         1          </span><span class="comment">/**&lt; SSIRTINTR masked state shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga273b1ae68cce534a59b4683a62cd3297">  137</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS_M        0x00000001 </span><span class="comment">/**&lt; SSIRORINTR masked state mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaa3f3f9b3dd07b7843172f92daa8202b4">  138</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS_S        0          </span><span class="comment">/**&lt; SSIRORINTR masked state shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga7e707baf758b302cf79f011a180805a0">  139</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC_M          0x00000002 </span><span class="comment">/**&lt; Receive time-out interrupt clear mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaaf2f6de2569a77ddf89422ebafac4b89">  140</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC_S          1          </span><span class="comment">/**&lt; Receive time-out interrupt clear shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaaade403eb9d817e231063894491b4574">  141</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC_M         0x00000001 </span><span class="comment">/**&lt; Receive overrun interrupt clear mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga1861bc7c13495eb95ad975c260918991">  142</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC_S         0          </span><span class="comment">/**&lt; Receive overrun interrupt clear shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga8fff7c91d6537edebe30f2ce78f8d348">  143</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_TXDMAE_M     0x00000002 </span><span class="comment">/**&lt; Transmit DMA enable mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga9381480724a5b083c21f47a750463e63">  144</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_TXDMAE_S     1          </span><span class="comment">/**&lt; Transmit DMA enable shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga8bfc747375f896f03dbaa2fa02a782f9">  145</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_RXDMAE_M     0x00000001 </span><span class="comment">/**&lt; Receive DMA enable mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga5c16425d089fa7c245067ab00527d53f">  146</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_RXDMAE_S     0          </span><span class="comment">/**&lt; Receive DMA enable shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga10648d28f9051b78571d9a3716559a52">  147</a></span>&#160;<span class="preprocessor">#define SSI_CC_CS_M             0x00000007 </span><span class="comment">/**&lt; Baud and system clock source mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga9ef76e3f0eb085d5b6f1a2b23404bc5e">  148</a></span>&#160;<span class="preprocessor">#define SSI_CC_CS_S             0          </span><span class="comment">/**&lt; Baud and system clock source shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/** \name SSI Register Values</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gad448b8bdd1611b78b945036b2c85c362">  154</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH             0x00000080 </span><span class="comment">/**&lt; Serial clock phase (H) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaf7cdb2c4a4068dd6fb50b6bae0aa2f6d">  155</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO             0x00000040 </span><span class="comment">/**&lt; Serial clock phase (O) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga26ba2f6617bdd2a78d8347ea5c03563d">  156</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_MOTOROLA    0x00000000 </span><span class="comment">/**&lt; Motorola frame format */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga091d7d03efbe28af12064e586701a700">  157</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_TI          0x00000010 </span><span class="comment">/**&lt; Texas Instruments frame format */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga29463129c0fad837a7bc16b4b6ea9e53">  158</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_MICROWIRE   0x00000020 </span><span class="comment">/**&lt; National Microwire frame format */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaaf7015c8244a4d18bf28dd1f6d7d1e71">  159</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD             0x00000008 </span><span class="comment">/**&lt; Slave mode output disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga736cd39b92a6cbdbefe5cba845f0a23c">  160</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS              0x00000004 </span><span class="comment">/**&lt; Master and slave select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gafbe2b458f072bd35828e4cb1b5c3ceb1">  161</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE             0x00000002 </span><span class="comment">/**&lt; Synchronous serial port enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaa4f8c02fe160be0f57fe89043e75f441">  162</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM             0x00000001 </span><span class="comment">/**&lt; Loop-back mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga2001ab9e16bea9e0368913d175166305">  163</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY              0x00000010 </span><span class="comment">/**&lt; Busy bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga92a38ea113ddadfe34512396ca7c9a46">  164</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF              0x00000008 </span><span class="comment">/**&lt; Receive FIFO full */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gae0653371c86992b7f364d3909b10fd7b">  165</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE              0x00000004 </span><span class="comment">/**&lt; Receive FIFO not empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga5d9ec4b4633a33b42c8c1b56e8ca7d0e">  166</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF              0x00000002 </span><span class="comment">/**&lt; Transmit FIFO not full */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga2b3277b0a04d62e7674155c89881b86c">  167</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE              0x00000001 </span><span class="comment">/**&lt; Transmit FIFO empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga22cc1ee908ec15a4ae5cec1f77195b53">  168</a></span>&#160;<span class="preprocessor">#define SSI_IM_TXIM             0x00000008 </span><span class="comment">/**&lt; Transmit FIFO interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga991109b454b7f2a294ce9dd2b523f378">  169</a></span>&#160;<span class="preprocessor">#define SSI_IM_RXIM             0x00000004 </span><span class="comment">/**&lt; Receive FIFO interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gafd3ac990370ed4a0100b719fc1c7da7f">  170</a></span>&#160;<span class="preprocessor">#define SSI_IM_RTIM             0x00000002 </span><span class="comment">/**&lt; Receive time-out interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga0ac5d6787a248fe1b2c0d4d70f72128b">  171</a></span>&#160;<span class="preprocessor">#define SSI_IM_RORIM            0x00000001 </span><span class="comment">/**&lt; Receive overrun interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga2eadd9397b3638d5da48ccdbaea3185d">  172</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS           0x00000008 </span><span class="comment">/**&lt; SSITXINTR raw state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga8b1c5d9972afeda4f50dda2690835731">  173</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS           0x00000004 </span><span class="comment">/**&lt; SSIRXINTR raw state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gaa886afa014f07c99a181ab319dc28080">  174</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS           0x00000002 </span><span class="comment">/**&lt; SSIRTINTR raw state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga5608f1fe7bd658c0d9fd1e2b744abff5">  175</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS          0x00000001 </span><span class="comment">/**&lt; SSIRORINTR raw state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga7a5ce5ccfadeba575da88fe9ac2f9841">  176</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS           0x00000008 </span><span class="comment">/**&lt; SSITXINTR masked state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gab28ba2d50a2c09a9cfcf89993a9386f9">  177</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS           0x00000004 </span><span class="comment">/**&lt; SSIRXINTR masked state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga3cc503e0fe07bef97ba821a1770c7682">  178</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS           0x00000002 </span><span class="comment">/**&lt; SSIRTINTR masked state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga169d9731c6f86b5eeb4cfadc9cdc6ad8">  179</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS          0x00000001 </span><span class="comment">/**&lt; SSIRORINTR masked state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gab08a821d41f3c5491b33d81e51389db2">  180</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC            0x00000002 </span><span class="comment">/**&lt; Receive time-out interrupt clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gac3e8a8e0bb173b6d757377c4c94379ad">  181</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC           0x00000001 </span><span class="comment">/**&lt; Receive overrun interrupt clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#gab8b200e1fd3933a38e600075b6016fac">  182</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_TXDMAE       0x00000002 </span><span class="comment">/**&lt; Transmit DMA enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__cc2538-spi.html#ga8220a9b5a0cddf55cf93a685989b1161">  183</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_RXDMAE       0x00000001 </span><span class="comment">/**&lt; Receive DMA enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Apr 28 2018 13:00:39 for Contiki-NG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
