<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.51</td>
<td class="s2 cl rt"><a href="mod422.html#Line" > 26.36</a></td>
<td class="s1 cl rt"><a href="mod422.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod422.html#Toggle" >  0.20</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod422.html#Branch" >  2.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod422.html#inst_tag_32046"  onclick="showContent('inst_tag_32046')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.dig_misc_reg_inst</a></td>
<td class="s1 cl rt"> 11.51</td>
<td class="s2 cl rt"><a href="mod422.html#Line" > 26.36</a></td>
<td class="s1 cl rt"><a href="mod422.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod422.html#Toggle" >  0.20</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod422.html#Branch" >  2.82</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_32046"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_32046" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.dig_misc_reg_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.51</td>
<td class="s2 cl rt"><a href="mod422.html#Line" > 26.36</a></td>
<td class="s1 cl rt"><a href="mod422.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod422.html#Toggle" >  0.20</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod422.html#Branch" >  2.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.51</td>
<td class="s2 cl rt"> 26.36</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s0 cl rt">  0.20</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.82</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 26.06</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 11.11</td>
<td class="s0 cl rt">  0.25</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td><a href="mod1380.html#inst_tag_170293" >c_test_regs</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod422.html" >dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>349</td><td>92</td><td>26.36</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>15432</td><td>202</td><td>90</td><td>44.55</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>15683</td><td>147</td><td>2</td><td>1.36</td></tr>
</table>
<pre class="code"><br clear=all>
15431                   begin
15432      1/1          if(!PRESETn)
15433                     begin
15434      1/1              CALIB_REG0_calib_clk               &lt;= CALIB_REG0_calib_clk_BIT_RESET;
15435      1/1              CALIB_REG0_calib_clk_en            &lt;= CALIB_REG0_calib_clk_en_BIT_RESET;
15436      1/1              CALIB_REG0_comp_out                &lt;= CALIB_REG0_comp_out_BIT_RESET;
15437      1/1              CALIB_REG0_init_wait_ovr           &lt;= CALIB_REG0_init_wait_ovr_BIT_RESET;
15438      1/1              CALIB_REG0_init_wait_ovr_en        &lt;= CALIB_REG0_init_wait_ovr_en_BIT_RESET;
15439      1/1              CALIB_REG1_unused                  &lt;= CALIB_REG1_unused_BIT_RESET;
15440      1/1              CALIB_REG1_calib_code              &lt;= CALIB_REG1_calib_code_BIT_RESET;
15441      1/1              CALIB_REG1_calib_code_en           &lt;= CALIB_REG1_calib_code_en_BIT_RESET;
15442      1/1              BC_REG0_unused                     &lt;= BC_REG0_unused_BIT_RESET;
15443      1/1              BC_REG0_adp_en                     &lt;= BC_REG0_adp_en_BIT_RESET;
15444      1/1              BC_REG0_adp_en_en                  &lt;= BC_REG0_adp_en_en_BIT_RESET;
15445      1/1              BC_REG0_id_pullup                  &lt;= BC_REG0_id_pullup_BIT_RESET;
15446      1/1              BC_REG0_id_pullup_en               &lt;= BC_REG0_id_pullup_en_BIT_RESET;
15447      1/1              BC_REG1_ADP_source_I_en            &lt;= BC_REG1_ADP_source_I_en_BIT_RESET;
15448      1/1              BC_REG1_ADP_source_I_en_ctrl       &lt;= BC_REG1_ADP_source_I_en_ctrl_BIT_RESET;
15449      1/1              BC_REG1_ADP_sink_I_en              &lt;= BC_REG1_ADP_sink_I_en_BIT_RESET;
15450      1/1              BC_REG1_ADP_sink_I_en_ctrl         &lt;= BC_REG1_ADP_sink_I_en_ctrl_BIT_RESET;
15451      1/1              BC_REG1_ADP_sense_en               &lt;= BC_REG1_ADP_sense_en_BIT_RESET;
15452      1/1              BC_REG1_ADP_sense_en_ctrl          &lt;= BC_REG1_ADP_sense_en_ctrl_BIT_RESET;
15453      1/1              BC_REG1_ADP_probe_en               &lt;= BC_REG1_ADP_probe_en_BIT_RESET;
15454      1/1              BC_REG1_ADP_probe_en_ctrl          &lt;= BC_REG1_ADP_probe_en_ctrl_BIT_RESET;
15455      1/1              BC_REG2_idm_sink_en_value          &lt;= BC_REG2_idm_sink_en_value_BIT_RESET;
15456      1/1              BC_REG2_idm_sink_en_cntrl          &lt;= BC_REG2_idm_sink_en_cntrl_BIT_RESET;
15457      1/1              BC_REG2_idp_sink_en_value          &lt;= BC_REG2_idp_sink_en_value_BIT_RESET;
15458      1/1              BC_REG2_idp_sink_en_cntrl          &lt;= BC_REG2_idp_sink_en_cntrl_BIT_RESET;
15459      1/1              BC_REG2_idp_src_en_value           &lt;= BC_REG2_idp_src_en_value_BIT_RESET;
15460      1/1              BC_REG2_idp_src_en_cntrl           &lt;= BC_REG2_idp_src_en_cntrl_BIT_RESET;
15461      1/1              BC_REG2_bc_en_value                &lt;= BC_REG2_bc_en_value_BIT_RESET;
15462      1/1              BC_REG2_bc_en_cntrl                &lt;= BC_REG2_bc_en_cntrl_BIT_RESET;
15463      1/1              BC_REG3_dm_vdat_ref_comp_en_value  &lt;= BC_REG3_dm_vdat_ref_comp_en_value_BIT_RESET;
15464      1/1              BC_REG3_dm_vdat_ref_comp_en_cntrl  &lt;= BC_REG3_dm_vdat_ref_comp_en_cntrl_BIT_RESET;
15465      1/1              BC_REG3_dp_vdat_ref_comp_en_value  &lt;= BC_REG3_dp_vdat_ref_comp_en_value_BIT_RESET;
15466      1/1              BC_REG3_dp_vdat_ref_comp_en_cntrl  &lt;= BC_REG3_dp_vdat_ref_comp_en_cntrl_BIT_RESET;
15467      1/1              BC_REG3_vdp_src_en_value           &lt;= BC_REG3_vdp_src_en_value_BIT_RESET;
15468      1/1              BC_REG3_vdp_src_en_cntrl           &lt;= BC_REG3_vdp_src_en_cntrl_BIT_RESET;
15469      1/1              BC_REG3_vdm_src_en_value           &lt;= BC_REG3_vdm_src_en_value_BIT_RESET;
15470      1/1              BC_REG3_vdm_src_en_cntrl           &lt;= BC_REG3_vdm_src_en_cntrl_BIT_RESET;
15471      1/1              BC_REG4_rid_a_ref_en_value         &lt;= BC_REG4_rid_a_ref_en_value_BIT_RESET;
15472      1/1              BC_REG4_rid_a_ref_en_cntrl         &lt;= BC_REG4_rid_a_ref_en_cntrl_BIT_RESET;
15473      1/1              BC_REG4_rid_float_ref_en_value     &lt;= BC_REG4_rid_float_ref_en_value_BIT_RESET;
15474      1/1              BC_REG4_rid_float_ref_en_cntrl     &lt;= BC_REG4_rid_float_ref_en_cntrl_BIT_RESET;
15475      1/1              BC_REG4_rid_nonfloat_comp_en_value &lt;= BC_REG4_rid_nonfloat_comp_en_value_BIT_RESET;
15476      1/1              BC_REG4_rid_nonfloat_comp_en_cntrl &lt;= BC_REG4_rid_nonfloat_comp_en_cntrl_BIT_RESET;
15477      1/1              BC_REG4_rid_float_comp_en_value    &lt;= BC_REG4_rid_float_comp_en_value_BIT_RESET;
15478      1/1              BC_REG4_rid_float_comp_en_cntrl    &lt;= BC_REG4_rid_float_comp_en_cntrl_BIT_RESET;
15479      1/1              BC_REG5_rid_b_c_comp_en_value      &lt;= BC_REG5_rid_b_c_comp_en_value_BIT_RESET;
15480      1/1              BC_REG5_rid_b_c_comp_en_cntrl      &lt;= BC_REG5_rid_b_c_comp_en_cntrl_BIT_RESET;
15481      1/1              BC_REG5_rid_a_comp_en_value        &lt;= BC_REG5_rid_a_comp_en_value_BIT_RESET;
15482      1/1              BC_REG5_rid_a_comp_en_cntrl        &lt;= BC_REG5_rid_a_comp_en_cntrl_BIT_RESET;
15483      1/1              BC_REG5_rid_c_ref_en_value         &lt;= BC_REG5_rid_c_ref_en_value_BIT_RESET;
15484      1/1              BC_REG5_rid_c_ref_en_cntrl         &lt;= BC_REG5_rid_c_ref_en_cntrl_BIT_RESET;
15485      1/1              BC_REG5_rid_b_ref_en_value         &lt;= BC_REG5_rid_b_ref_en_value_BIT_RESET;
15486      1/1              BC_REG5_rid_b_ref_en_cntrl         &lt;= BC_REG5_rid_b_ref_en_cntrl_BIT_RESET;
15487      1/1              BC_REG6_bc_delay_value             &lt;= BC_REG6_bc_delay_value_BIT_RESET;
15488      1/1              BC_REG6_bc_delay_en                &lt;= BC_REG6_bc_delay_en_BIT_RESET;
15489      1/1              BC_REG6_DM_vlgc_comp_en_value      &lt;= BC_REG6_DM_vlgc_comp_en_value_BIT_RESET;
15490      1/1              BC_REG6_DM_vlgc_comp_en_cntrl      &lt;= BC_REG6_DM_vlgc_comp_en_cntrl_BIT_RESET;
15491      1/1              BC_REG7_rid_nonfloat_src_en_value  &lt;= BC_REG7_rid_nonfloat_src_en_value_BIT_RESET;
15492      1/1              BC_REG7_rid_nonfloat_src_en_cntrl  &lt;= BC_REG7_rid_nonfloat_src_en_cntrl_BIT_RESET;
15493      1/1              BC_REG7_rid_float_src_en_value     &lt;= BC_REG7_rid_float_src_en_value_BIT_RESET;
15494      1/1              BC_REG7_rid_float_src_en_cntrl     &lt;= BC_REG7_rid_float_src_en_cntrl_BIT_RESET;
15495      1/1              BC_REG7_reset_cntrl                &lt;= BC_REG7_reset_cntrl_BIT_RESET;
15496      1/1              BC_REG7_DM_current_src_en_value    &lt;= BC_REG7_DM_current_src_en_value_BIT_RESET;
15497      1/1              BC_REG7_DM_current_src_en_cntrl    &lt;= BC_REG7_DM_current_src_en_cntrl_BIT_RESET;
15498      1/1              BC_REG7_unused                     &lt;= BC_REG7_unused_BIT_RESET;
15499      1/1              TED_REG0_calib_code_up_en          &lt;= TED_REG0_calib_code_up_en_BIT_RESET;
15500      1/1              TED_REG0_Delay_value               &lt;= TED_REG0_Delay_value_BIT_RESET;
15501      1/1              TED_REG0_delay_en                  &lt;= TED_REG0_delay_en_BIT_RESET;
15502      1/1              TED_REG0_calib_done                &lt;= TED_REG0_calib_done_BIT_RESET;
15503      1/1              TED_REG0_caliib_done_en            &lt;= TED_REG0_caliib_done_en_BIT_RESET;
15504      1/1              TED_REG0_comp_out_down_inv         &lt;= TED_REG0_comp_out_down_inv_BIT_RESET;
15505      1/1              TED_REG0_comp_out_up_inv           &lt;= TED_REG0_comp_out_up_inv_BIT_RESET;
15506      1/1              TED_REG1_calib_code_down           &lt;= TED_REG1_calib_code_down_BIT_RESET;
15507      1/1              TED_REG1_calib_code_up             &lt;= TED_REG1_calib_code_up_BIT_RESET;
15508      1/1              TED_REG2_unused                    &lt;= TED_REG2_unused_BIT_RESET;
15509      1/1              TED_REG2_calib_mode_dn             &lt;= TED_REG2_calib_mode_dn_BIT_RESET;
15510      1/1              TED_REG2_calib_mode_dn_en          &lt;= TED_REG2_calib_mode_dn_en_BIT_RESET;
15511      1/1              TED_REG2_calib_mode_up             &lt;= TED_REG2_calib_mode_up_BIT_RESET;
15512      1/1              TED_REG2_calib_mode_up_en          &lt;= TED_REG2_calib_mode_up_en_BIT_RESET;
15513      1/1              TED_REG2_calib_code_dn_en          &lt;= TED_REG2_calib_code_dn_en_BIT_RESET;
15514      1/1              DIG_UNUSED_REG0_unused             &lt;= DIG_UNUSED_REG0_unused_BIT_RESET;
15515      1/1              DIG_UNUSED_REG1_unused             &lt;= DIG_UNUSED_REG1_unused_BIT_RESET;
15516      1/1              DIG_UNUSED_REG2_unused             &lt;= DIG_UNUSED_REG2_unused_BIT_RESET;
15517      1/1              DIG_UNUSED_REG3_unused             &lt;= DIG_UNUSED_REG3_unused_BIT_RESET;
15518      1/1              INTERRUPT_REG1_irsr                &lt;= INTERRUPT_REG1_irsr_BIT_RESET;
15519      1/1              INTERRUPT_REG1_isr                 &lt;= INTERRUPT_REG1_isr_BIT_RESET;
15520      1/1              INTERRUPT_REG1_unused              &lt;= INTERRUPT_REG1_unused_BIT_RESET;
15521      1/1              INTERRUPT_REG2_unused              &lt;= INTERRUPT_REG2_unused_BIT_RESET;
15522      1/1              INTERRUPT_REG2_imr                 &lt;= INTERRUPT_REG2_imr_BIT_RESET;
15523                     end
15524                   else  
15525                     begin
15526      <font color = "red">0/1     ==>              INTERRUPT_REG1_isr         &lt;= INTERRUPT_REG1_isr | i_isr_in;</font>
15527      <font color = "red">0/1     ==>                INTERRUPT_REG1_irsr      &lt;= INTERRUPT_REG1_irsr | i_irsr_in;</font>
15528      <font color = "red">0/1     ==>      if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1) )</font>
15529                       begin  
15530      <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
15531                           CALIB_REG0_REG_OFFSET[7:0]:
15532      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15533      <font color = "red">0/1     ==>              CALIB_REG0_calib_clk       &lt;= PWDATA[7];</font>
15534      <font color = "red">0/1     ==>              CALIB_REG0_calib_clk_en    &lt;= PWDATA[6];</font>
15535      <font color = "red">0/1     ==>              CALIB_REG0_comp_out        &lt;= PWDATA[5];</font>
15536      <font color = "red">0/1     ==>              CALIB_REG0_init_wait_ovr[3:0] &lt;= PWDATA[4:1];</font>
15537      <font color = "red">0/1     ==>              CALIB_REG0_init_wait_ovr_en &lt;= PWDATA[0];</font>
15538                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15539                           CALIB_REG1_REG_OFFSET[7:0]:
15540      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15541      <font color = "red">0/1     ==>              CALIB_REG1_unused          &lt;= PWDATA[7];</font>
15542      <font color = "red">0/1     ==>              CALIB_REG1_calib_code[5:0] &lt;= PWDATA[6:1];</font>
15543      <font color = "red">0/1     ==>              CALIB_REG1_calib_code_en   &lt;= PWDATA[0];</font>
15544                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15545                           BC_REG0_REG_OFFSET[7:0]:
15546      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15547      <font color = "red">0/1     ==>              BC_REG0_unused[3:0]        &lt;= PWDATA[7:4];</font>
15548      <font color = "red">0/1     ==>              BC_REG0_adp_en             &lt;= PWDATA[3];</font>
15549      <font color = "red">0/1     ==>              BC_REG0_adp_en_en          &lt;= PWDATA[2];</font>
15550      <font color = "red">0/1     ==>              BC_REG0_id_pullup          &lt;= PWDATA[1];</font>
15551      <font color = "red">0/1     ==>              BC_REG0_id_pullup_en       &lt;= PWDATA[0];</font>
15552                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15553                           BC_REG1_REG_OFFSET[7:0]:
15554      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15555      <font color = "red">0/1     ==>              BC_REG1_ADP_source_I_en    &lt;= PWDATA[7];</font>
15556      <font color = "red">0/1     ==>              BC_REG1_ADP_source_I_en_ctrl &lt;= PWDATA[6];</font>
15557      <font color = "red">0/1     ==>              BC_REG1_ADP_sink_I_en      &lt;= PWDATA[5];</font>
15558      <font color = "red">0/1     ==>              BC_REG1_ADP_sink_I_en_ctrl &lt;= PWDATA[4];</font>
15559      <font color = "red">0/1     ==>              BC_REG1_ADP_sense_en       &lt;= PWDATA[3];</font>
15560      <font color = "red">0/1     ==>              BC_REG1_ADP_sense_en_ctrl  &lt;= PWDATA[2];</font>
15561      <font color = "red">0/1     ==>              BC_REG1_ADP_probe_en       &lt;= PWDATA[1];</font>
15562      <font color = "red">0/1     ==>              BC_REG1_ADP_probe_en_ctrl  &lt;= PWDATA[0];</font>
15563                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15564                           BC_REG2_REG_OFFSET[7:0]:
15565      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15566      <font color = "red">0/1     ==>              BC_REG2_idm_sink_en_value  &lt;= PWDATA[7];</font>
15567      <font color = "red">0/1     ==>              BC_REG2_idm_sink_en_cntrl  &lt;= PWDATA[6];</font>
15568      <font color = "red">0/1     ==>              BC_REG2_idp_sink_en_value  &lt;= PWDATA[5];</font>
15569      <font color = "red">0/1     ==>              BC_REG2_idp_sink_en_cntrl  &lt;= PWDATA[4];</font>
15570      <font color = "red">0/1     ==>              BC_REG2_idp_src_en_value   &lt;= PWDATA[3];</font>
15571      <font color = "red">0/1     ==>              BC_REG2_idp_src_en_cntrl   &lt;= PWDATA[2];</font>
15572      <font color = "red">0/1     ==>              BC_REG2_bc_en_value        &lt;= PWDATA[1];</font>
15573      <font color = "red">0/1     ==>              BC_REG2_bc_en_cntrl        &lt;= PWDATA[0];</font>
15574                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15575                           BC_REG3_REG_OFFSET[7:0]:
15576      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15577      <font color = "red">0/1     ==>              BC_REG3_dm_vdat_ref_comp_en_value &lt;= PWDATA[7];</font>
15578      <font color = "red">0/1     ==>              BC_REG3_dm_vdat_ref_comp_en_cntrl &lt;= PWDATA[6];</font>
15579      <font color = "red">0/1     ==>              BC_REG3_dp_vdat_ref_comp_en_value &lt;= PWDATA[5];</font>
15580      <font color = "red">0/1     ==>              BC_REG3_dp_vdat_ref_comp_en_cntrl &lt;= PWDATA[4];</font>
15581      <font color = "red">0/1     ==>              BC_REG3_vdp_src_en_value   &lt;= PWDATA[3];</font>
15582      <font color = "red">0/1     ==>              BC_REG3_vdp_src_en_cntrl   &lt;= PWDATA[2];</font>
15583      <font color = "red">0/1     ==>              BC_REG3_vdm_src_en_value   &lt;= PWDATA[1];</font>
15584      <font color = "red">0/1     ==>              BC_REG3_vdm_src_en_cntrl   &lt;= PWDATA[0];</font>
15585                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15586                           BC_REG4_REG_OFFSET[7:0]:
15587      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15588      <font color = "red">0/1     ==>              BC_REG4_rid_a_ref_en_value &lt;= PWDATA[7];</font>
15589      <font color = "red">0/1     ==>              BC_REG4_rid_a_ref_en_cntrl &lt;= PWDATA[6];</font>
15590      <font color = "red">0/1     ==>              BC_REG4_rid_float_ref_en_value &lt;= PWDATA[5];</font>
15591      <font color = "red">0/1     ==>              BC_REG4_rid_float_ref_en_cntrl &lt;= PWDATA[4];</font>
15592      <font color = "red">0/1     ==>              BC_REG4_rid_nonfloat_comp_en_value &lt;= PWDATA[3];</font>
15593      <font color = "red">0/1     ==>              BC_REG4_rid_nonfloat_comp_en_cntrl &lt;= PWDATA[2];</font>
15594      <font color = "red">0/1     ==>              BC_REG4_rid_float_comp_en_value &lt;= PWDATA[1];</font>
15595      <font color = "red">0/1     ==>              BC_REG4_rid_float_comp_en_cntrl &lt;= PWDATA[0];</font>
15596                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15597                           BC_REG5_REG_OFFSET[7:0]:
15598      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15599      <font color = "red">0/1     ==>              BC_REG5_rid_b_c_comp_en_value &lt;= PWDATA[7];</font>
15600      <font color = "red">0/1     ==>              BC_REG5_rid_b_c_comp_en_cntrl &lt;= PWDATA[6];</font>
15601      <font color = "red">0/1     ==>              BC_REG5_rid_a_comp_en_value &lt;= PWDATA[5];</font>
15602      <font color = "red">0/1     ==>              BC_REG5_rid_a_comp_en_cntrl &lt;= PWDATA[4];</font>
15603      <font color = "red">0/1     ==>              BC_REG5_rid_c_ref_en_value &lt;= PWDATA[3];</font>
15604      <font color = "red">0/1     ==>              BC_REG5_rid_c_ref_en_cntrl &lt;= PWDATA[2];</font>
15605      <font color = "red">0/1     ==>              BC_REG5_rid_b_ref_en_value &lt;= PWDATA[1];</font>
15606      <font color = "red">0/1     ==>              BC_REG5_rid_b_ref_en_cntrl &lt;= PWDATA[0];</font>
15607                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15608                           BC_REG6_REG_OFFSET[7:0]:
15609      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15610      <font color = "red">0/1     ==>              BC_REG6_bc_delay_value[4:0] &lt;= PWDATA[7:3];</font>
15611      <font color = "red">0/1     ==>              BC_REG6_bc_delay_en        &lt;= PWDATA[2];</font>
15612      <font color = "red">0/1     ==>              BC_REG6_DM_vlgc_comp_en_value &lt;= PWDATA[1];</font>
15613      <font color = "red">0/1     ==>              BC_REG6_DM_vlgc_comp_en_cntrl &lt;= PWDATA[0];</font>
15614                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15615                           BC_REG7_REG_OFFSET[7:0]:
15616      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15617      <font color = "red">0/1     ==>              BC_REG7_rid_nonfloat_src_en_value &lt;= PWDATA[7];</font>
15618      <font color = "red">0/1     ==>              BC_REG7_rid_nonfloat_src_en_cntrl &lt;= PWDATA[6];</font>
15619      <font color = "red">0/1     ==>              BC_REG7_rid_float_src_en_value &lt;= PWDATA[5];</font>
15620      <font color = "red">0/1     ==>              BC_REG7_rid_float_src_en_cntrl &lt;= PWDATA[4];</font>
15621      <font color = "red">0/1     ==>              BC_REG7_reset_cntrl        &lt;= PWDATA[3];</font>
15622      <font color = "red">0/1     ==>              BC_REG7_DM_current_src_en_value &lt;= PWDATA[2];</font>
15623      <font color = "red">0/1     ==>              BC_REG7_DM_current_src_en_cntrl &lt;= PWDATA[1];</font>
15624      <font color = "red">0/1     ==>              BC_REG7_unused             &lt;= PWDATA[0];</font>
15625                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15626                           TED_REG0_REG_OFFSET[7:0]:
15627      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15628      <font color = "red">0/1     ==>              TED_REG0_calib_code_up_en  &lt;= PWDATA[7];</font>
15629      <font color = "red">0/1     ==>              TED_REG0_Delay_value[1:0]  &lt;= PWDATA[6:5];</font>
15630      <font color = "red">0/1     ==>              TED_REG0_delay_en          &lt;= PWDATA[4];</font>
15631      <font color = "red">0/1     ==>              TED_REG0_calib_done        &lt;= PWDATA[3];</font>
15632      <font color = "red">0/1     ==>              TED_REG0_caliib_done_en    &lt;= PWDATA[2];</font>
15633      <font color = "red">0/1     ==>              TED_REG0_comp_out_down_inv &lt;= PWDATA[1];</font>
15634      <font color = "red">0/1     ==>              TED_REG0_comp_out_up_inv   &lt;= PWDATA[0];</font>
15635                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15636                           TED_REG1_REG_OFFSET[7:0]:
15637      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15638      <font color = "red">0/1     ==>              TED_REG1_calib_code_down[3:0] &lt;= PWDATA[7:4];</font>
15639      <font color = "red">0/1     ==>              TED_REG1_calib_code_up[3:0] &lt;= PWDATA[3:0];</font>
15640                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15641                           TED_REG2_REG_OFFSET[7:0]:
15642      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15643      <font color = "red">0/1     ==>              TED_REG2_unused[2:0]       &lt;= PWDATA[7:5];</font>
15644      <font color = "red">0/1     ==>              TED_REG2_calib_mode_dn     &lt;= PWDATA[4];</font>
15645      <font color = "red">0/1     ==>              TED_REG2_calib_mode_dn_en  &lt;= PWDATA[3];</font>
15646      <font color = "red">0/1     ==>              TED_REG2_calib_mode_up     &lt;= PWDATA[2];</font>
15647      <font color = "red">0/1     ==>              TED_REG2_calib_mode_up_en  &lt;= PWDATA[1];</font>
15648      <font color = "red">0/1     ==>              TED_REG2_calib_code_dn_en  &lt;= PWDATA[0];</font>
15649                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15650                           DIG_UNUSED_REG0_REG_OFFSET[7:0]:
15651      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15652      <font color = "red">0/1     ==>              DIG_UNUSED_REG0_unused[7:0] &lt;= PWDATA[7:0];</font>
15653                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15654                           DIG_UNUSED_REG1_REG_OFFSET[7:0]:
15655      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15656      <font color = "red">0/1     ==>              DIG_UNUSED_REG1_unused[7:0] &lt;= PWDATA[7:0];</font>
15657                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15658                           DIG_UNUSED_REG2_REG_OFFSET[7:0]:
15659      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15660      <font color = "red">0/1     ==>              DIG_UNUSED_REG2_unused[7:0] &lt;= PWDATA[7:0];</font>
15661                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15662                           DIG_UNUSED_REG3_REG_OFFSET[7:0]:
15663      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15664      <font color = "red">0/1     ==>              DIG_UNUSED_REG3_unused[7:0] &lt;= PWDATA[7:0];</font>
15665                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15666                           INTERRUPT_REG1_REG_OFFSET[7:0]:
15667      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15668      <font color = "red">0/1     ==>              INTERRUPT_REG1_isr         &lt;= (INTERRUPT_REG1_isr | i_isr_in) &amp; (~PWDATA[6]);</font>
15669      <font color = "red">0/1     ==>                INTERRUPT_REG1_irsr      &lt;= (INTERRUPT_REG1_irsr | i_irsr_in) &amp; (~PWDATA[7]);</font>
15670      <font color = "red">0/1     ==>              INTERRUPT_REG1_unused      &lt;= PWDATA[5:0];</font>
15671                             end
                   <font color = "red">==>  MISSING_ELSE</font>
15672                           INTERRUPT_REG2_REG_OFFSET[7:0]:
15673      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
15674      <font color = "red">0/1     ==>              INTERRUPT_REG2_unused[6:0] &lt;= PWDATA[7:1];</font>
15675      <font color = "red">0/1     ==>              INTERRUPT_REG2_imr         &lt;= PWDATA[0];</font>
15676                             end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
15677                           endcase
15678                       end  
                   <font color = "red">==>  MISSING_ELSE</font>
15679                     end  
15680                   end  
15681                   always @(*)
15682                   begin
15683      1/1            PRDATA[7:0] = 8'h0;
15684      1/1              if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
15685                       begin
15686      <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
15687                           CALIB_REG0_REG_OFFSET[7:0]: begin
15688      <font color = "red">0/1     ==>            PRDATA[7] = CALIB_REG0_calib_clk;</font>
15689      <font color = "red">0/1     ==>            PRDATA[6] = CALIB_REG0_calib_clk_en;</font>
15690      <font color = "red">0/1     ==>            PRDATA[5] = CALIB_REG0_comp_out;</font>
15691      <font color = "red">0/1     ==>            PRDATA[4:1] = CALIB_REG0_init_wait_ovr[3:0];</font>
15692      <font color = "red">0/1     ==>            PRDATA[0] = CALIB_REG0_init_wait_ovr_en;</font>
15693                           end
15694                           CALIB_REG1_REG_OFFSET[7:0]: begin
15695      <font color = "red">0/1     ==>            PRDATA[7] = CALIB_REG1_unused;</font>
15696      <font color = "red">0/1     ==>            PRDATA[6:1] = CALIB_REG1_calib_code[5:0];</font>
15697      <font color = "red">0/1     ==>            PRDATA[0] = CALIB_REG1_calib_code_en;</font>
15698                           end
15699                           BC_REG0_REG_OFFSET[7:0]: begin
15700      <font color = "red">0/1     ==>            PRDATA[7:4] = BC_REG0_unused[3:0];</font>
15701      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG0_adp_en;</font>
15702      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG0_adp_en_en;</font>
15703      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG0_id_pullup;</font>
15704      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG0_id_pullup_en;</font>
15705                           end
15706                           BC_REG1_REG_OFFSET[7:0]: begin
15707      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG1_ADP_source_I_en;</font>
15708      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG1_ADP_source_I_en_ctrl;</font>
15709      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG1_ADP_sink_I_en;</font>
15710      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG1_ADP_sink_I_en_ctrl;</font>
15711      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG1_ADP_sense_en;</font>
15712      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG1_ADP_sense_en_ctrl;</font>
15713      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG1_ADP_probe_en;</font>
15714      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG1_ADP_probe_en_ctrl;</font>
15715                           end
15716                           BC_REG2_REG_OFFSET[7:0]: begin
15717      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG2_idm_sink_en_value;</font>
15718      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG2_idm_sink_en_cntrl;</font>
15719      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG2_idp_sink_en_value;</font>
15720      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG2_idp_sink_en_cntrl;</font>
15721      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG2_idp_src_en_value;</font>
15722      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG2_idp_src_en_cntrl;</font>
15723      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG2_bc_en_value;</font>
15724      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG2_bc_en_cntrl;</font>
15725                           end
15726                           BC_REG3_REG_OFFSET[7:0]: begin
15727      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG3_dm_vdat_ref_comp_en_value;</font>
15728      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG3_dm_vdat_ref_comp_en_cntrl;</font>
15729      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG3_dp_vdat_ref_comp_en_value;</font>
15730      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG3_dp_vdat_ref_comp_en_cntrl;</font>
15731      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG3_vdp_src_en_value;</font>
15732      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG3_vdp_src_en_cntrl;</font>
15733      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG3_vdm_src_en_value;</font>
15734      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG3_vdm_src_en_cntrl;</font>
15735                           end
15736                           BC_REG4_REG_OFFSET[7:0]: begin
15737      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG4_rid_a_ref_en_value;</font>
15738      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG4_rid_a_ref_en_cntrl;</font>
15739      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG4_rid_float_ref_en_value;</font>
15740      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG4_rid_float_ref_en_cntrl;</font>
15741      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG4_rid_nonfloat_comp_en_value;</font>
15742      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG4_rid_nonfloat_comp_en_cntrl;</font>
15743      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG4_rid_float_comp_en_value;</font>
15744      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG4_rid_float_comp_en_cntrl;</font>
15745                           end
15746                           BC_REG5_REG_OFFSET[7:0]: begin
15747      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG5_rid_b_c_comp_en_value;</font>
15748      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG5_rid_b_c_comp_en_cntrl;</font>
15749      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG5_rid_a_comp_en_value;</font>
15750      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG5_rid_a_comp_en_cntrl;</font>
15751      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG5_rid_c_ref_en_value;</font>
15752      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG5_rid_c_ref_en_cntrl;</font>
15753      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG5_rid_b_ref_en_value;</font>
15754      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG5_rid_b_ref_en_cntrl;</font>
15755                           end
15756                           BC_REG6_REG_OFFSET[7:0]: begin
15757      <font color = "red">0/1     ==>            PRDATA[7:3] = BC_REG6_bc_delay_value[4:0];</font>
15758      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG6_bc_delay_en;</font>
15759      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG6_DM_vlgc_comp_en_value;</font>
15760      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG6_DM_vlgc_comp_en_cntrl;</font>
15761                           end
15762                           BC_REG7_REG_OFFSET[7:0]: begin
15763      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG7_rid_nonfloat_src_en_value;</font>
15764      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG7_rid_nonfloat_src_en_cntrl;</font>
15765      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG7_rid_float_src_en_value;</font>
15766      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG7_rid_float_src_en_cntrl;</font>
15767      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG7_reset_cntrl;</font>
15768      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG7_DM_current_src_en_value;</font>
15769      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG7_DM_current_src_en_cntrl;</font>
15770      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG7_unused;</font>
15771                           end
15772                           TED_REG0_REG_OFFSET[7:0]: begin
15773      <font color = "red">0/1     ==>            PRDATA[7] = TED_REG0_calib_code_up_en;</font>
15774      <font color = "red">0/1     ==>            PRDATA[6:5] = TED_REG0_Delay_value[1:0];</font>
15775      <font color = "red">0/1     ==>            PRDATA[4] = TED_REG0_delay_en;</font>
15776      <font color = "red">0/1     ==>            PRDATA[3] = TED_REG0_calib_done;</font>
15777      <font color = "red">0/1     ==>            PRDATA[2] = TED_REG0_caliib_done_en;</font>
15778      <font color = "red">0/1     ==>            PRDATA[1] = TED_REG0_comp_out_down_inv;</font>
15779      <font color = "red">0/1     ==>            PRDATA[0] = TED_REG0_comp_out_up_inv;</font>
15780                           end
15781                           TED_REG1_REG_OFFSET[7:0]: begin
15782      <font color = "red">0/1     ==>            PRDATA[7:4] = TED_REG1_calib_code_down[3:0];</font>
15783      <font color = "red">0/1     ==>            PRDATA[3:0] = TED_REG1_calib_code_up[3:0];</font>
15784                           end
15785                           TED_REG2_REG_OFFSET[7:0]: begin
15786      <font color = "red">0/1     ==>            PRDATA[7:5] = TED_REG2_unused[2:0];</font>
15787      <font color = "red">0/1     ==>            PRDATA[4] = TED_REG2_calib_mode_dn;</font>
15788      <font color = "red">0/1     ==>            PRDATA[3] = TED_REG2_calib_mode_dn_en;</font>
15789      <font color = "red">0/1     ==>            PRDATA[2] = TED_REG2_calib_mode_up;</font>
15790      <font color = "red">0/1     ==>            PRDATA[1] = TED_REG2_calib_mode_up_en;</font>
15791      <font color = "red">0/1     ==>            PRDATA[0] = TED_REG2_calib_code_dn_en;</font>
15792                           end
15793                           CALIB_REG2_REG_OFFSET[7:0]: begin
15794      <font color = "red">0/1     ==>            PRDATA[7:4] = CALIB_REG2_unused_IN[3:0];</font>
15795      <font color = "red">0/1     ==>            PRDATA[3] = CALIB_REG2_calib_cmp_IN;</font>
15796      <font color = "red">0/1     ==>            PRDATA[2] = CALIB_REG2_calib_pd_IN;</font>
15797      <font color = "red">0/1     ==>            PRDATA[1] = CALIB_REG2_calib_clock_IN;</font>
15798      <font color = "red">0/1     ==>            PRDATA[0] = CALIB_REG2_calib_done_IN;</font>
15799                           end
15800                           CALIB_REG3_REG_OFFSET[7:0]: begin
15801      <font color = "red">0/1     ==>            PRDATA[7:5] = CALIB_REG3_unused_IN[2:0];</font>
15802      <font color = "red">0/1     ==>            PRDATA[4:0] = CALIB_REG3_bg_unit_res_calib_IN[4:0];</font>
15803                           end
15804                           BC_REG8_REG_OFFSET[7:0]: begin
15805      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG8_dcd_comp_IN;</font>
15806      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG8_adp_sense_IN;</font>
15807      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG8_adp_probe_IN;</font>
15808      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG8_bvalid_IN;</font>
15809      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG8_vbusvalid_IN;</font>
15810      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG8_iddig_IN;</font>
15811      <font color = "red">0/1     ==>            PRDATA[1:0] = BC_REG8_unused_IN[1:0];</font>
15812                           end
15813                           BC_REG9_REG_OFFSET[7:0]: begin
15814      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG9_o_dm_vdat_ref_comp_en_IN;</font>
15815      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG9_o_dp_vdat_ref_comp_en_IN;</font>
15816      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG9_o_vdm_src_en_IN;</font>
15817      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG9_o_vdp_src_en_IN;</font>
15818      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG9_o_idm_sink_en_IN;</font>
15819      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG9_o_idp_sink_en_IN;</font>
15820      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG9_o_idp_src_en_IN;</font>
15821      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG9_o_bc_en_IN;</font>
15822                           end
15823                           BC_REG10_REG_OFFSET[7:0]: begin
15824      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG10_o_rid_b_c_comp_en_IN;</font>
15825      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG10_o_rid_a_comp_en_IN;</font>
15826      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG10_o_rid_c_ref_en_IN;</font>
15827      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG10_o_rid_b_ref_en_IN;</font>
15828      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG10_o_rid_a_ref_en_IN;</font>
15829      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG10_o_rid_float_ref_en_IN;</font>
15830      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG10_o_rid_nonfloat_src_en_IN;</font>
15831      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG10_o_rid_float_src_en_IN;</font>
15832                           end
15833                           BC_REG11_REG_OFFSET[7:0]: begin
15834      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG11_o_idm_src_en_IN;</font>
15835      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG11_i_afe_rxdp_ana_IN;</font>
15836      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG11_i_afe_rxdm_ana_IN;</font>
15837      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG11_i_rid_b_c_comp_sts_IN;</font>
15838      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG11_i_rid_a_comp_sts_IN;</font>
15839      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG11_i_dm_vdat_ref_comp_sts_IN;</font>
15840      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG11_i_dp_vdat_ref_comp_sts_IN;</font>
15841      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG11_o_dm_vlgc_comp_en_IN;</font>
15842                           end
15843                           BC_REG12_REG_OFFSET[7:0]: begin
15844      <font color = "red">0/1     ==>            PRDATA[7] = BC_REG12_rid_gnd_comp_sts_IN;</font>
15845      <font color = "red">0/1     ==>            PRDATA[6] = BC_REG12_rid_float_comp_sts_IN;</font>
15846      <font color = "red">0/1     ==>            PRDATA[5] = BC_REG12_rid_c_comp_sts_IN;</font>
15847      <font color = "red">0/1     ==>            PRDATA[4] = BC_REG12_rid_b_comp_sts_IN;</font>
15848      <font color = "red">0/1     ==>            PRDATA[3] = BC_REG12_rid_a_comp_sts_IN;</font>
15849      <font color = "red">0/1     ==>            PRDATA[2] = BC_REG12_dm_vlgc_comp_sts_IN;</font>
15850      <font color = "red">0/1     ==>            PRDATA[1] = BC_REG12_dm_vdat_ref_comp_sts_IN;</font>
15851      <font color = "red">0/1     ==>            PRDATA[0] = BC_REG12_dp_vdat_ref_comp_sts_IN;</font>
15852                           end
15853                           TED_REG3_REG_OFFSET[7:0]: begin
15854      <font color = "red">0/1     ==>            PRDATA[7:4] = TED_REG3_calib_code_down_IN[3:0];</font>
15855      <font color = "red">0/1     ==>            PRDATA[3] = TED_REG3_comparator_down_IN;</font>
15856      <font color = "red">0/1     ==>            PRDATA[2] = TED_REG3_calib_done_down_IN;</font>
15857      <font color = "red">0/1     ==>            PRDATA[1:0] = TED_REG3_unused_IN[1:0];</font>
15858                           end
15859                           TED_REG4_REG_OFFSET[7:0]: begin
15860      <font color = "red">0/1     ==>            PRDATA[7:4] = TED_REG4_calib_code_up_IN[3:0];</font>
15861      <font color = "red">0/1     ==>            PRDATA[3] = TED_REG4_comparator_up_IN;</font>
15862      <font color = "red">0/1     ==>            PRDATA[2] = TED_REG4_calib_done_up_IN;</font>
15863      <font color = "red">0/1     ==>            PRDATA[1:0] = TED_REG4_unused_IN[1:0];</font>
15864                           end
15865                           DIG_UNUSED_REG0_REG_OFFSET[7:0]: begin
15866      <font color = "red">0/1     ==>            PRDATA[7:0] = DIG_UNUSED_REG0_unused[7:0];</font>
15867                           end
15868                           DIG_UNUSED_REG1_REG_OFFSET[7:0]: begin
15869      <font color = "red">0/1     ==>            PRDATA[7:0] = DIG_UNUSED_REG1_unused[7:0];</font>
15870                           end
15871                           DIG_UNUSED_REG2_REG_OFFSET[7:0]: begin
15872      <font color = "red">0/1     ==>            PRDATA[7:0] = DIG_UNUSED_REG2_unused[7:0];</font>
15873                           end
15874                           DIG_UNUSED_REG3_REG_OFFSET[7:0]: begin
15875      <font color = "red">0/1     ==>            PRDATA[7:0] = DIG_UNUSED_REG3_unused[7:0];</font>
15876                           end
15877                           INTERRUPT_REG1_REG_OFFSET[7:0]: begin
15878      <font color = "red">0/1     ==>            PRDATA[7]   = INTERRUPT_REG1_irsr;</font>
15879      <font color = "red">0/1     ==>            PRDATA[6]   = INTERRUPT_REG1_isr;</font>
15880      <font color = "red">0/1     ==>            PRDATA[5:0] = INTERRUPT_REG1_unused;</font>
15881                           end
15882                           INTERRUPT_REG2_REG_OFFSET[7:0]: begin
15883      <font color = "red">0/1     ==>            PRDATA[7:1] = INTERRUPT_REG2_unused[6:0];</font>
15884      <font color = "red">0/1     ==>            PRDATA[0] = INTERRUPT_REG2_imr;</font>
15885                           end
15886                          default:
15887      <font color = "red">0/1     ==>            PRDATA = 8'h0;</font>
15888                         endcase
15889                       end  
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod422.html" >dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       15528
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       15684
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod422.html" >dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">153</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">510</td>
<td class="rt">1</td>
<td class="rt">0.20  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">255</td>
<td class="rt">1</td>
<td class="rt">0.39  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">255</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">153</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">510</td>
<td class="rt">1</td>
<td class="rt">0.20  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">255</td>
<td class="rt">1</td>
<td class="rt">0.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">255</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>PRDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PADDR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWRITE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PSELx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PENABLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PCLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PRESETn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CALIB_REG0_calib_clk_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CALIB_REG0_calib_clk_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CALIB_REG0_comp_out_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CALIB_REG0_init_wait_ovr_OUT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CALIB_REG0_init_wait_ovr_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CALIB_REG1_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CALIB_REG1_calib_code_OUT[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CALIB_REG1_calib_code_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG0_unused_OUT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG0_adp_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG0_adp_en_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG0_id_pullup_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG0_id_pullup_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG1_ADP_source_I_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG1_ADP_source_I_en_ctrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG1_ADP_sink_I_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG1_ADP_sink_I_en_ctrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG1_ADP_sense_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG1_ADP_sense_en_ctrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG1_ADP_probe_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG1_ADP_probe_en_ctrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG2_idm_sink_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG2_idm_sink_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG2_idp_sink_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG2_idp_sink_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG2_idp_src_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG2_idp_src_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG2_bc_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG2_bc_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG3_dm_vdat_ref_comp_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG3_dm_vdat_ref_comp_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG3_dp_vdat_ref_comp_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG3_dp_vdat_ref_comp_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG3_vdp_src_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG3_vdp_src_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG3_vdm_src_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG3_vdm_src_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG4_rid_a_ref_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG4_rid_a_ref_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG4_rid_float_ref_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG4_rid_float_ref_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG4_rid_nonfloat_comp_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG4_rid_nonfloat_comp_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG4_rid_float_comp_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG4_rid_float_comp_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG5_rid_b_c_comp_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG5_rid_b_c_comp_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG5_rid_a_comp_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG5_rid_a_comp_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG5_rid_c_ref_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG5_rid_c_ref_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG5_rid_b_ref_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG5_rid_b_ref_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG6_bc_delay_value_OUT[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG6_bc_delay_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG6_DM_vlgc_comp_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG6_DM_vlgc_comp_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG7_rid_nonfloat_src_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG7_rid_nonfloat_src_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG7_rid_float_src_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG7_rid_float_src_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG7_reset_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG7_DM_current_src_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG7_DM_current_src_en_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BC_REG7_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG0_calib_code_up_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG0_Delay_value_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG0_delay_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG0_calib_done_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG0_caliib_done_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG0_comp_out_down_inv_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG0_comp_out_up_inv_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG1_calib_code_down_OUT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG1_calib_code_up_OUT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG2_unused_OUT[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG2_calib_mode_dn_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG2_calib_mode_dn_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG2_calib_mode_up_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG2_calib_mode_up_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TED_REG2_calib_code_dn_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CALIB_REG2_unused_IN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CALIB_REG2_calib_cmp_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CALIB_REG2_calib_pd_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CALIB_REG2_calib_clock_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CALIB_REG2_calib_done_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CALIB_REG3_unused_IN[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CALIB_REG3_bg_unit_res_calib_IN[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG8_dcd_comp_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG8_adp_sense_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG8_adp_probe_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG8_bvalid_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG8_vbusvalid_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG8_iddig_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG8_unused_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG9_o_dm_vdat_ref_comp_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG9_o_dp_vdat_ref_comp_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG9_o_vdm_src_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG9_o_vdp_src_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG9_o_idm_sink_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG9_o_idp_sink_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG9_o_idp_src_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG9_o_bc_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG10_o_rid_b_c_comp_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG10_o_rid_a_comp_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG10_o_rid_c_ref_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG10_o_rid_b_ref_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG10_o_rid_a_ref_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG10_o_rid_float_ref_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG10_o_rid_nonfloat_src_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG10_o_rid_float_src_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG11_o_idm_src_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG11_i_afe_rxdp_ana_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG11_i_afe_rxdm_ana_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG11_i_rid_b_c_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG11_i_rid_a_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG11_i_dm_vdat_ref_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG11_i_dp_vdat_ref_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG11_o_dm_vlgc_comp_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG12_rid_gnd_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG12_rid_float_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG12_rid_c_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG12_rid_b_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG12_rid_a_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG12_dm_vlgc_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG12_dm_vdat_ref_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BC_REG12_dp_vdat_ref_comp_sts_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TED_REG3_calib_code_down_IN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TED_REG3_comparator_down_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TED_REG3_calib_done_down_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TED_REG3_unused_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TED_REG4_calib_code_up_IN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TED_REG4_comparator_up_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TED_REG4_calib_done_up_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TED_REG4_unused_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DIG_UNUSED_REG0_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DIG_UNUSED_REG1_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DIG_UNUSED_REG2_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DIG_UNUSED_REG3_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>INTERRUPT_REG1_irsr_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>INTERRUPT_REG1_isr_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>INTERRUPT_REG1_unused_OUT[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>INTERRUPT_REG2_unused_OUT[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>INTERRUPT_REG2_imr_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_irsr_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_isr_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod422.html" >dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">71</td>
<td class="rt">2</td>
<td class="rt">2.82  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">15432</td>
<td class="rt">41</td>
<td class="rt">1</td>
<td class="rt">2.44  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">15684</td>
<td class="rt">30</td>
<td class="rt">1</td>
<td class="rt">3.33  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15432      if(!PRESETn)
           <font color = "red">-1-</font>  
15433        begin
15434          CALIB_REG0_calib_clk               <= CALIB_REG0_calib_clk_BIT_RESET;
           <font color = "green">    ==></font>
15435          CALIB_REG0_calib_clk_en            <= CALIB_REG0_calib_clk_en_BIT_RESET;
15436          CALIB_REG0_comp_out                <= CALIB_REG0_comp_out_BIT_RESET;
15437          CALIB_REG0_init_wait_ovr           <= CALIB_REG0_init_wait_ovr_BIT_RESET;
15438          CALIB_REG0_init_wait_ovr_en        <= CALIB_REG0_init_wait_ovr_en_BIT_RESET;
15439          CALIB_REG1_unused                  <= CALIB_REG1_unused_BIT_RESET;
15440          CALIB_REG1_calib_code              <= CALIB_REG1_calib_code_BIT_RESET;
15441          CALIB_REG1_calib_code_en           <= CALIB_REG1_calib_code_en_BIT_RESET;
15442          BC_REG0_unused                     <= BC_REG0_unused_BIT_RESET;
15443          BC_REG0_adp_en                     <= BC_REG0_adp_en_BIT_RESET;
15444          BC_REG0_adp_en_en                  <= BC_REG0_adp_en_en_BIT_RESET;
15445          BC_REG0_id_pullup                  <= BC_REG0_id_pullup_BIT_RESET;
15446          BC_REG0_id_pullup_en               <= BC_REG0_id_pullup_en_BIT_RESET;
15447          BC_REG1_ADP_source_I_en            <= BC_REG1_ADP_source_I_en_BIT_RESET;
15448          BC_REG1_ADP_source_I_en_ctrl       <= BC_REG1_ADP_source_I_en_ctrl_BIT_RESET;
15449          BC_REG1_ADP_sink_I_en              <= BC_REG1_ADP_sink_I_en_BIT_RESET;
15450          BC_REG1_ADP_sink_I_en_ctrl         <= BC_REG1_ADP_sink_I_en_ctrl_BIT_RESET;
15451          BC_REG1_ADP_sense_en               <= BC_REG1_ADP_sense_en_BIT_RESET;
15452          BC_REG1_ADP_sense_en_ctrl          <= BC_REG1_ADP_sense_en_ctrl_BIT_RESET;
15453          BC_REG1_ADP_probe_en               <= BC_REG1_ADP_probe_en_BIT_RESET;
15454          BC_REG1_ADP_probe_en_ctrl          <= BC_REG1_ADP_probe_en_ctrl_BIT_RESET;
15455          BC_REG2_idm_sink_en_value          <= BC_REG2_idm_sink_en_value_BIT_RESET;
15456          BC_REG2_idm_sink_en_cntrl          <= BC_REG2_idm_sink_en_cntrl_BIT_RESET;
15457          BC_REG2_idp_sink_en_value          <= BC_REG2_idp_sink_en_value_BIT_RESET;
15458          BC_REG2_idp_sink_en_cntrl          <= BC_REG2_idp_sink_en_cntrl_BIT_RESET;
15459          BC_REG2_idp_src_en_value           <= BC_REG2_idp_src_en_value_BIT_RESET;
15460          BC_REG2_idp_src_en_cntrl           <= BC_REG2_idp_src_en_cntrl_BIT_RESET;
15461          BC_REG2_bc_en_value                <= BC_REG2_bc_en_value_BIT_RESET;
15462          BC_REG2_bc_en_cntrl                <= BC_REG2_bc_en_cntrl_BIT_RESET;
15463          BC_REG3_dm_vdat_ref_comp_en_value  <= BC_REG3_dm_vdat_ref_comp_en_value_BIT_RESET;
15464          BC_REG3_dm_vdat_ref_comp_en_cntrl  <= BC_REG3_dm_vdat_ref_comp_en_cntrl_BIT_RESET;
15465          BC_REG3_dp_vdat_ref_comp_en_value  <= BC_REG3_dp_vdat_ref_comp_en_value_BIT_RESET;
15466          BC_REG3_dp_vdat_ref_comp_en_cntrl  <= BC_REG3_dp_vdat_ref_comp_en_cntrl_BIT_RESET;
15467          BC_REG3_vdp_src_en_value           <= BC_REG3_vdp_src_en_value_BIT_RESET;
15468          BC_REG3_vdp_src_en_cntrl           <= BC_REG3_vdp_src_en_cntrl_BIT_RESET;
15469          BC_REG3_vdm_src_en_value           <= BC_REG3_vdm_src_en_value_BIT_RESET;
15470          BC_REG3_vdm_src_en_cntrl           <= BC_REG3_vdm_src_en_cntrl_BIT_RESET;
15471          BC_REG4_rid_a_ref_en_value         <= BC_REG4_rid_a_ref_en_value_BIT_RESET;
15472          BC_REG4_rid_a_ref_en_cntrl         <= BC_REG4_rid_a_ref_en_cntrl_BIT_RESET;
15473          BC_REG4_rid_float_ref_en_value     <= BC_REG4_rid_float_ref_en_value_BIT_RESET;
15474          BC_REG4_rid_float_ref_en_cntrl     <= BC_REG4_rid_float_ref_en_cntrl_BIT_RESET;
15475          BC_REG4_rid_nonfloat_comp_en_value <= BC_REG4_rid_nonfloat_comp_en_value_BIT_RESET;
15476          BC_REG4_rid_nonfloat_comp_en_cntrl <= BC_REG4_rid_nonfloat_comp_en_cntrl_BIT_RESET;
15477          BC_REG4_rid_float_comp_en_value    <= BC_REG4_rid_float_comp_en_value_BIT_RESET;
15478          BC_REG4_rid_float_comp_en_cntrl    <= BC_REG4_rid_float_comp_en_cntrl_BIT_RESET;
15479          BC_REG5_rid_b_c_comp_en_value      <= BC_REG5_rid_b_c_comp_en_value_BIT_RESET;
15480          BC_REG5_rid_b_c_comp_en_cntrl      <= BC_REG5_rid_b_c_comp_en_cntrl_BIT_RESET;
15481          BC_REG5_rid_a_comp_en_value        <= BC_REG5_rid_a_comp_en_value_BIT_RESET;
15482          BC_REG5_rid_a_comp_en_cntrl        <= BC_REG5_rid_a_comp_en_cntrl_BIT_RESET;
15483          BC_REG5_rid_c_ref_en_value         <= BC_REG5_rid_c_ref_en_value_BIT_RESET;
15484          BC_REG5_rid_c_ref_en_cntrl         <= BC_REG5_rid_c_ref_en_cntrl_BIT_RESET;
15485          BC_REG5_rid_b_ref_en_value         <= BC_REG5_rid_b_ref_en_value_BIT_RESET;
15486          BC_REG5_rid_b_ref_en_cntrl         <= BC_REG5_rid_b_ref_en_cntrl_BIT_RESET;
15487          BC_REG6_bc_delay_value             <= BC_REG6_bc_delay_value_BIT_RESET;
15488          BC_REG6_bc_delay_en                <= BC_REG6_bc_delay_en_BIT_RESET;
15489          BC_REG6_DM_vlgc_comp_en_value      <= BC_REG6_DM_vlgc_comp_en_value_BIT_RESET;
15490          BC_REG6_DM_vlgc_comp_en_cntrl      <= BC_REG6_DM_vlgc_comp_en_cntrl_BIT_RESET;
15491          BC_REG7_rid_nonfloat_src_en_value  <= BC_REG7_rid_nonfloat_src_en_value_BIT_RESET;
15492          BC_REG7_rid_nonfloat_src_en_cntrl  <= BC_REG7_rid_nonfloat_src_en_cntrl_BIT_RESET;
15493          BC_REG7_rid_float_src_en_value     <= BC_REG7_rid_float_src_en_value_BIT_RESET;
15494          BC_REG7_rid_float_src_en_cntrl     <= BC_REG7_rid_float_src_en_cntrl_BIT_RESET;
15495          BC_REG7_reset_cntrl                <= BC_REG7_reset_cntrl_BIT_RESET;
15496          BC_REG7_DM_current_src_en_value    <= BC_REG7_DM_current_src_en_value_BIT_RESET;
15497          BC_REG7_DM_current_src_en_cntrl    <= BC_REG7_DM_current_src_en_cntrl_BIT_RESET;
15498          BC_REG7_unused                     <= BC_REG7_unused_BIT_RESET;
15499          TED_REG0_calib_code_up_en          <= TED_REG0_calib_code_up_en_BIT_RESET;
15500          TED_REG0_Delay_value               <= TED_REG0_Delay_value_BIT_RESET;
15501          TED_REG0_delay_en                  <= TED_REG0_delay_en_BIT_RESET;
15502          TED_REG0_calib_done                <= TED_REG0_calib_done_BIT_RESET;
15503          TED_REG0_caliib_done_en            <= TED_REG0_caliib_done_en_BIT_RESET;
15504          TED_REG0_comp_out_down_inv         <= TED_REG0_comp_out_down_inv_BIT_RESET;
15505          TED_REG0_comp_out_up_inv           <= TED_REG0_comp_out_up_inv_BIT_RESET;
15506          TED_REG1_calib_code_down           <= TED_REG1_calib_code_down_BIT_RESET;
15507          TED_REG1_calib_code_up             <= TED_REG1_calib_code_up_BIT_RESET;
15508          TED_REG2_unused                    <= TED_REG2_unused_BIT_RESET;
15509          TED_REG2_calib_mode_dn             <= TED_REG2_calib_mode_dn_BIT_RESET;
15510          TED_REG2_calib_mode_dn_en          <= TED_REG2_calib_mode_dn_en_BIT_RESET;
15511          TED_REG2_calib_mode_up             <= TED_REG2_calib_mode_up_BIT_RESET;
15512          TED_REG2_calib_mode_up_en          <= TED_REG2_calib_mode_up_en_BIT_RESET;
15513          TED_REG2_calib_code_dn_en          <= TED_REG2_calib_code_dn_en_BIT_RESET;
15514          DIG_UNUSED_REG0_unused             <= DIG_UNUSED_REG0_unused_BIT_RESET;
15515          DIG_UNUSED_REG1_unused             <= DIG_UNUSED_REG1_unused_BIT_RESET;
15516          DIG_UNUSED_REG2_unused             <= DIG_UNUSED_REG2_unused_BIT_RESET;
15517          DIG_UNUSED_REG3_unused             <= DIG_UNUSED_REG3_unused_BIT_RESET;
15518          INTERRUPT_REG1_irsr                <= INTERRUPT_REG1_irsr_BIT_RESET;
15519          INTERRUPT_REG1_isr                 <= INTERRUPT_REG1_isr_BIT_RESET;
15520          INTERRUPT_REG1_unused              <= INTERRUPT_REG1_unused_BIT_RESET;
15521          INTERRUPT_REG2_unused              <= INTERRUPT_REG2_unused_BIT_RESET;
15522          INTERRUPT_REG2_imr                 <= INTERRUPT_REG2_imr_BIT_RESET;
15523        end
15524      else  
15525        begin
15526                  INTERRUPT_REG1_isr         <= INTERRUPT_REG1_isr | i_isr_in;
15527                    INTERRUPT_REG1_irsr      <= INTERRUPT_REG1_irsr | i_irsr_in;
15528          if ((PSELx == 1'b1) && (PWRITE == 1'b1) )
               <font color = "red">-2-</font>  
15529          begin  
15530            case (PADDR[7:0])
                 <font color = "red">-3-</font>  
15531              CALIB_REG0_REG_OFFSET[7:0]:
15532                if (PENABLE == 1'b1) begin
                     <font color = "red">-4-</font>  
15533                  CALIB_REG0_calib_clk       <= PWDATA[7];
           <font color = "red">            ==></font>
15534                  CALIB_REG0_calib_clk_en    <= PWDATA[6];
15535                  CALIB_REG0_comp_out        <= PWDATA[5];
15536                  CALIB_REG0_init_wait_ovr[3:0] <= PWDATA[4:1];
15537                  CALIB_REG0_init_wait_ovr_en <= PWDATA[0];
15538                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15539              CALIB_REG1_REG_OFFSET[7:0]:
15540                if (PENABLE == 1'b1) begin
                     <font color = "red">-5-</font>  
15541                  CALIB_REG1_unused          <= PWDATA[7];
           <font color = "red">            ==></font>
15542                  CALIB_REG1_calib_code[5:0] <= PWDATA[6:1];
15543                  CALIB_REG1_calib_code_en   <= PWDATA[0];
15544                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15545              BC_REG0_REG_OFFSET[7:0]:
15546                if (PENABLE == 1'b1) begin
                     <font color = "red">-6-</font>  
15547                  BC_REG0_unused[3:0]        <= PWDATA[7:4];
           <font color = "red">            ==></font>
15548                  BC_REG0_adp_en             <= PWDATA[3];
15549                  BC_REG0_adp_en_en          <= PWDATA[2];
15550                  BC_REG0_id_pullup          <= PWDATA[1];
15551                  BC_REG0_id_pullup_en       <= PWDATA[0];
15552                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15553              BC_REG1_REG_OFFSET[7:0]:
15554                if (PENABLE == 1'b1) begin
                     <font color = "red">-7-</font>  
15555                  BC_REG1_ADP_source_I_en    <= PWDATA[7];
           <font color = "red">            ==></font>
15556                  BC_REG1_ADP_source_I_en_ctrl <= PWDATA[6];
15557                  BC_REG1_ADP_sink_I_en      <= PWDATA[5];
15558                  BC_REG1_ADP_sink_I_en_ctrl <= PWDATA[4];
15559                  BC_REG1_ADP_sense_en       <= PWDATA[3];
15560                  BC_REG1_ADP_sense_en_ctrl  <= PWDATA[2];
15561                  BC_REG1_ADP_probe_en       <= PWDATA[1];
15562                  BC_REG1_ADP_probe_en_ctrl  <= PWDATA[0];
15563                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15564              BC_REG2_REG_OFFSET[7:0]:
15565                if (PENABLE == 1'b1) begin
                     <font color = "red">-8-</font>  
15566                  BC_REG2_idm_sink_en_value  <= PWDATA[7];
           <font color = "red">            ==></font>
15567                  BC_REG2_idm_sink_en_cntrl  <= PWDATA[6];
15568                  BC_REG2_idp_sink_en_value  <= PWDATA[5];
15569                  BC_REG2_idp_sink_en_cntrl  <= PWDATA[4];
15570                  BC_REG2_idp_src_en_value   <= PWDATA[3];
15571                  BC_REG2_idp_src_en_cntrl   <= PWDATA[2];
15572                  BC_REG2_bc_en_value        <= PWDATA[1];
15573                  BC_REG2_bc_en_cntrl        <= PWDATA[0];
15574                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15575              BC_REG3_REG_OFFSET[7:0]:
15576                if (PENABLE == 1'b1) begin
                     <font color = "red">-9-</font>  
15577                  BC_REG3_dm_vdat_ref_comp_en_value <= PWDATA[7];
           <font color = "red">            ==></font>
15578                  BC_REG3_dm_vdat_ref_comp_en_cntrl <= PWDATA[6];
15579                  BC_REG3_dp_vdat_ref_comp_en_value <= PWDATA[5];
15580                  BC_REG3_dp_vdat_ref_comp_en_cntrl <= PWDATA[4];
15581                  BC_REG3_vdp_src_en_value   <= PWDATA[3];
15582                  BC_REG3_vdp_src_en_cntrl   <= PWDATA[2];
15583                  BC_REG3_vdm_src_en_value   <= PWDATA[1];
15584                  BC_REG3_vdm_src_en_cntrl   <= PWDATA[0];
15585                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15586              BC_REG4_REG_OFFSET[7:0]:
15587                if (PENABLE == 1'b1) begin
                     <font color = "red">-10-</font>  
15588                  BC_REG4_rid_a_ref_en_value <= PWDATA[7];
           <font color = "red">            ==></font>
15589                  BC_REG4_rid_a_ref_en_cntrl <= PWDATA[6];
15590                  BC_REG4_rid_float_ref_en_value <= PWDATA[5];
15591                  BC_REG4_rid_float_ref_en_cntrl <= PWDATA[4];
15592                  BC_REG4_rid_nonfloat_comp_en_value <= PWDATA[3];
15593                  BC_REG4_rid_nonfloat_comp_en_cntrl <= PWDATA[2];
15594                  BC_REG4_rid_float_comp_en_value <= PWDATA[1];
15595                  BC_REG4_rid_float_comp_en_cntrl <= PWDATA[0];
15596                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15597              BC_REG5_REG_OFFSET[7:0]:
15598                if (PENABLE == 1'b1) begin
                     <font color = "red">-11-</font>  
15599                  BC_REG5_rid_b_c_comp_en_value <= PWDATA[7];
           <font color = "red">            ==></font>
15600                  BC_REG5_rid_b_c_comp_en_cntrl <= PWDATA[6];
15601                  BC_REG5_rid_a_comp_en_value <= PWDATA[5];
15602                  BC_REG5_rid_a_comp_en_cntrl <= PWDATA[4];
15603                  BC_REG5_rid_c_ref_en_value <= PWDATA[3];
15604                  BC_REG5_rid_c_ref_en_cntrl <= PWDATA[2];
15605                  BC_REG5_rid_b_ref_en_value <= PWDATA[1];
15606                  BC_REG5_rid_b_ref_en_cntrl <= PWDATA[0];
15607                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15608              BC_REG6_REG_OFFSET[7:0]:
15609                if (PENABLE == 1'b1) begin
                     <font color = "red">-12-</font>  
15610                  BC_REG6_bc_delay_value[4:0] <= PWDATA[7:3];
           <font color = "red">            ==></font>
15611                  BC_REG6_bc_delay_en        <= PWDATA[2];
15612                  BC_REG6_DM_vlgc_comp_en_value <= PWDATA[1];
15613                  BC_REG6_DM_vlgc_comp_en_cntrl <= PWDATA[0];
15614                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15615              BC_REG7_REG_OFFSET[7:0]:
15616                if (PENABLE == 1'b1) begin
                     <font color = "red">-13-</font>  
15617                  BC_REG7_rid_nonfloat_src_en_value <= PWDATA[7];
           <font color = "red">            ==></font>
15618                  BC_REG7_rid_nonfloat_src_en_cntrl <= PWDATA[6];
15619                  BC_REG7_rid_float_src_en_value <= PWDATA[5];
15620                  BC_REG7_rid_float_src_en_cntrl <= PWDATA[4];
15621                  BC_REG7_reset_cntrl        <= PWDATA[3];
15622                  BC_REG7_DM_current_src_en_value <= PWDATA[2];
15623                  BC_REG7_DM_current_src_en_cntrl <= PWDATA[1];
15624                  BC_REG7_unused             <= PWDATA[0];
15625                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15626              TED_REG0_REG_OFFSET[7:0]:
15627                if (PENABLE == 1'b1) begin
                     <font color = "red">-14-</font>  
15628                  TED_REG0_calib_code_up_en  <= PWDATA[7];
           <font color = "red">            ==></font>
15629                  TED_REG0_Delay_value[1:0]  <= PWDATA[6:5];
15630                  TED_REG0_delay_en          <= PWDATA[4];
15631                  TED_REG0_calib_done        <= PWDATA[3];
15632                  TED_REG0_caliib_done_en    <= PWDATA[2];
15633                  TED_REG0_comp_out_down_inv <= PWDATA[1];
15634                  TED_REG0_comp_out_up_inv   <= PWDATA[0];
15635                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15636              TED_REG1_REG_OFFSET[7:0]:
15637                if (PENABLE == 1'b1) begin
                     <font color = "red">-15-</font>  
15638                  TED_REG1_calib_code_down[3:0] <= PWDATA[7:4];
           <font color = "red">            ==></font>
15639                  TED_REG1_calib_code_up[3:0] <= PWDATA[3:0];
15640                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15641              TED_REG2_REG_OFFSET[7:0]:
15642                if (PENABLE == 1'b1) begin
                     <font color = "red">-16-</font>  
15643                  TED_REG2_unused[2:0]       <= PWDATA[7:5];
           <font color = "red">            ==></font>
15644                  TED_REG2_calib_mode_dn     <= PWDATA[4];
15645                  TED_REG2_calib_mode_dn_en  <= PWDATA[3];
15646                  TED_REG2_calib_mode_up     <= PWDATA[2];
15647                  TED_REG2_calib_mode_up_en  <= PWDATA[1];
15648                  TED_REG2_calib_code_dn_en  <= PWDATA[0];
15649                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15650              DIG_UNUSED_REG0_REG_OFFSET[7:0]:
15651                if (PENABLE == 1'b1) begin
                     <font color = "red">-17-</font>  
15652                  DIG_UNUSED_REG0_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
15653                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15654              DIG_UNUSED_REG1_REG_OFFSET[7:0]:
15655                if (PENABLE == 1'b1) begin
                     <font color = "red">-18-</font>  
15656                  DIG_UNUSED_REG1_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
15657                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15658              DIG_UNUSED_REG2_REG_OFFSET[7:0]:
15659                if (PENABLE == 1'b1) begin
                     <font color = "red">-19-</font>  
15660                  DIG_UNUSED_REG2_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
15661                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15662              DIG_UNUSED_REG3_REG_OFFSET[7:0]:
15663                if (PENABLE == 1'b1) begin
                     <font color = "red">-20-</font>  
15664                  DIG_UNUSED_REG3_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
15665                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15666              INTERRUPT_REG1_REG_OFFSET[7:0]:
15667                if (PENABLE == 1'b1) begin
                     <font color = "red">-21-</font>  
15668                  INTERRUPT_REG1_isr         <= (INTERRUPT_REG1_isr | i_isr_in) & (~PWDATA[6]);
           <font color = "red">            ==></font>
15669                    INTERRUPT_REG1_irsr      <= (INTERRUPT_REG1_irsr | i_irsr_in) & (~PWDATA[7]);
15670                  INTERRUPT_REG1_unused      <= PWDATA[5:0];
15671                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
15672              INTERRUPT_REG2_REG_OFFSET[7:0]:
15673                if (PENABLE == 1'b1) begin
                     <font color = "red">-22-</font>  
15674                  INTERRUPT_REG2_unused[6:0] <= PWDATA[7:1];
           <font color = "red">            ==></font>
15675                  INTERRUPT_REG2_imr         <= PWDATA[0];
15676                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
                     MISSING_DEFAULT
           <font color = "red">          ==></font>
15677              endcase
15678          end  
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>-22-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CALIB_REG0_REG_OFFSET[7:0] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CALIB_REG0_REG_OFFSET[7:0] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CALIB_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>CALIB_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG7_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>BC_REG7_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>TED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>TED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>TED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>TED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>TED_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>TED_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>INTERRUPT_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>INTERRUPT_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>INTERRUPT_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>INTERRUPT_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15684          if ((PSELx == 1'b1) && (PWRITE == 1'b0))
               <font color = "red">-1-</font>  
15685          begin
15686            case (PADDR[7:0])
                 <font color = "red">-2-</font>  
15687              CALIB_REG0_REG_OFFSET[7:0]: begin
15688                PRDATA[7] = CALIB_REG0_calib_clk;
           <font color = "red">          ==></font>
15689                PRDATA[6] = CALIB_REG0_calib_clk_en;
15690                PRDATA[5] = CALIB_REG0_comp_out;
15691                PRDATA[4:1] = CALIB_REG0_init_wait_ovr[3:0];
15692                PRDATA[0] = CALIB_REG0_init_wait_ovr_en;
15693              end
15694              CALIB_REG1_REG_OFFSET[7:0]: begin
15695                PRDATA[7] = CALIB_REG1_unused;
           <font color = "red">          ==></font>
15696                PRDATA[6:1] = CALIB_REG1_calib_code[5:0];
15697                PRDATA[0] = CALIB_REG1_calib_code_en;
15698              end
15699              BC_REG0_REG_OFFSET[7:0]: begin
15700                PRDATA[7:4] = BC_REG0_unused[3:0];
           <font color = "red">          ==></font>
15701                PRDATA[3] = BC_REG0_adp_en;
15702                PRDATA[2] = BC_REG0_adp_en_en;
15703                PRDATA[1] = BC_REG0_id_pullup;
15704                PRDATA[0] = BC_REG0_id_pullup_en;
15705              end
15706              BC_REG1_REG_OFFSET[7:0]: begin
15707                PRDATA[7] = BC_REG1_ADP_source_I_en;
           <font color = "red">          ==></font>
15708                PRDATA[6] = BC_REG1_ADP_source_I_en_ctrl;
15709                PRDATA[5] = BC_REG1_ADP_sink_I_en;
15710                PRDATA[4] = BC_REG1_ADP_sink_I_en_ctrl;
15711                PRDATA[3] = BC_REG1_ADP_sense_en;
15712                PRDATA[2] = BC_REG1_ADP_sense_en_ctrl;
15713                PRDATA[1] = BC_REG1_ADP_probe_en;
15714                PRDATA[0] = BC_REG1_ADP_probe_en_ctrl;
15715              end
15716              BC_REG2_REG_OFFSET[7:0]: begin
15717                PRDATA[7] = BC_REG2_idm_sink_en_value;
           <font color = "red">          ==></font>
15718                PRDATA[6] = BC_REG2_idm_sink_en_cntrl;
15719                PRDATA[5] = BC_REG2_idp_sink_en_value;
15720                PRDATA[4] = BC_REG2_idp_sink_en_cntrl;
15721                PRDATA[3] = BC_REG2_idp_src_en_value;
15722                PRDATA[2] = BC_REG2_idp_src_en_cntrl;
15723                PRDATA[1] = BC_REG2_bc_en_value;
15724                PRDATA[0] = BC_REG2_bc_en_cntrl;
15725              end
15726              BC_REG3_REG_OFFSET[7:0]: begin
15727                PRDATA[7] = BC_REG3_dm_vdat_ref_comp_en_value;
           <font color = "red">          ==></font>
15728                PRDATA[6] = BC_REG3_dm_vdat_ref_comp_en_cntrl;
15729                PRDATA[5] = BC_REG3_dp_vdat_ref_comp_en_value;
15730                PRDATA[4] = BC_REG3_dp_vdat_ref_comp_en_cntrl;
15731                PRDATA[3] = BC_REG3_vdp_src_en_value;
15732                PRDATA[2] = BC_REG3_vdp_src_en_cntrl;
15733                PRDATA[1] = BC_REG3_vdm_src_en_value;
15734                PRDATA[0] = BC_REG3_vdm_src_en_cntrl;
15735              end
15736              BC_REG4_REG_OFFSET[7:0]: begin
15737                PRDATA[7] = BC_REG4_rid_a_ref_en_value;
           <font color = "red">          ==></font>
15738                PRDATA[6] = BC_REG4_rid_a_ref_en_cntrl;
15739                PRDATA[5] = BC_REG4_rid_float_ref_en_value;
15740                PRDATA[4] = BC_REG4_rid_float_ref_en_cntrl;
15741                PRDATA[3] = BC_REG4_rid_nonfloat_comp_en_value;
15742                PRDATA[2] = BC_REG4_rid_nonfloat_comp_en_cntrl;
15743                PRDATA[1] = BC_REG4_rid_float_comp_en_value;
15744                PRDATA[0] = BC_REG4_rid_float_comp_en_cntrl;
15745              end
15746              BC_REG5_REG_OFFSET[7:0]: begin
15747                PRDATA[7] = BC_REG5_rid_b_c_comp_en_value;
           <font color = "red">          ==></font>
15748                PRDATA[6] = BC_REG5_rid_b_c_comp_en_cntrl;
15749                PRDATA[5] = BC_REG5_rid_a_comp_en_value;
15750                PRDATA[4] = BC_REG5_rid_a_comp_en_cntrl;
15751                PRDATA[3] = BC_REG5_rid_c_ref_en_value;
15752                PRDATA[2] = BC_REG5_rid_c_ref_en_cntrl;
15753                PRDATA[1] = BC_REG5_rid_b_ref_en_value;
15754                PRDATA[0] = BC_REG5_rid_b_ref_en_cntrl;
15755              end
15756              BC_REG6_REG_OFFSET[7:0]: begin
15757                PRDATA[7:3] = BC_REG6_bc_delay_value[4:0];
           <font color = "red">          ==></font>
15758                PRDATA[2] = BC_REG6_bc_delay_en;
15759                PRDATA[1] = BC_REG6_DM_vlgc_comp_en_value;
15760                PRDATA[0] = BC_REG6_DM_vlgc_comp_en_cntrl;
15761              end
15762              BC_REG7_REG_OFFSET[7:0]: begin
15763                PRDATA[7] = BC_REG7_rid_nonfloat_src_en_value;
           <font color = "red">          ==></font>
15764                PRDATA[6] = BC_REG7_rid_nonfloat_src_en_cntrl;
15765                PRDATA[5] = BC_REG7_rid_float_src_en_value;
15766                PRDATA[4] = BC_REG7_rid_float_src_en_cntrl;
15767                PRDATA[3] = BC_REG7_reset_cntrl;
15768                PRDATA[2] = BC_REG7_DM_current_src_en_value;
15769                PRDATA[1] = BC_REG7_DM_current_src_en_cntrl;
15770                PRDATA[0] = BC_REG7_unused;
15771              end
15772              TED_REG0_REG_OFFSET[7:0]: begin
15773                PRDATA[7] = TED_REG0_calib_code_up_en;
           <font color = "red">          ==></font>
15774                PRDATA[6:5] = TED_REG0_Delay_value[1:0];
15775                PRDATA[4] = TED_REG0_delay_en;
15776                PRDATA[3] = TED_REG0_calib_done;
15777                PRDATA[2] = TED_REG0_caliib_done_en;
15778                PRDATA[1] = TED_REG0_comp_out_down_inv;
15779                PRDATA[0] = TED_REG0_comp_out_up_inv;
15780              end
15781              TED_REG1_REG_OFFSET[7:0]: begin
15782                PRDATA[7:4] = TED_REG1_calib_code_down[3:0];
           <font color = "red">          ==></font>
15783                PRDATA[3:0] = TED_REG1_calib_code_up[3:0];
15784              end
15785              TED_REG2_REG_OFFSET[7:0]: begin
15786                PRDATA[7:5] = TED_REG2_unused[2:0];
           <font color = "red">          ==></font>
15787                PRDATA[4] = TED_REG2_calib_mode_dn;
15788                PRDATA[3] = TED_REG2_calib_mode_dn_en;
15789                PRDATA[2] = TED_REG2_calib_mode_up;
15790                PRDATA[1] = TED_REG2_calib_mode_up_en;
15791                PRDATA[0] = TED_REG2_calib_code_dn_en;
15792              end
15793              CALIB_REG2_REG_OFFSET[7:0]: begin
15794                PRDATA[7:4] = CALIB_REG2_unused_IN[3:0];
           <font color = "red">          ==></font>
15795                PRDATA[3] = CALIB_REG2_calib_cmp_IN;
15796                PRDATA[2] = CALIB_REG2_calib_pd_IN;
15797                PRDATA[1] = CALIB_REG2_calib_clock_IN;
15798                PRDATA[0] = CALIB_REG2_calib_done_IN;
15799              end
15800              CALIB_REG3_REG_OFFSET[7:0]: begin
15801                PRDATA[7:5] = CALIB_REG3_unused_IN[2:0];
           <font color = "red">          ==></font>
15802                PRDATA[4:0] = CALIB_REG3_bg_unit_res_calib_IN[4:0];
15803              end
15804              BC_REG8_REG_OFFSET[7:0]: begin
15805                PRDATA[7] = BC_REG8_dcd_comp_IN;
           <font color = "red">          ==></font>
15806                PRDATA[6] = BC_REG8_adp_sense_IN;
15807                PRDATA[5] = BC_REG8_adp_probe_IN;
15808                PRDATA[4] = BC_REG8_bvalid_IN;
15809                PRDATA[3] = BC_REG8_vbusvalid_IN;
15810                PRDATA[2] = BC_REG8_iddig_IN;
15811                PRDATA[1:0] = BC_REG8_unused_IN[1:0];
15812              end
15813              BC_REG9_REG_OFFSET[7:0]: begin
15814                PRDATA[7] = BC_REG9_o_dm_vdat_ref_comp_en_IN;
           <font color = "red">          ==></font>
15815                PRDATA[6] = BC_REG9_o_dp_vdat_ref_comp_en_IN;
15816                PRDATA[5] = BC_REG9_o_vdm_src_en_IN;
15817                PRDATA[4] = BC_REG9_o_vdp_src_en_IN;
15818                PRDATA[3] = BC_REG9_o_idm_sink_en_IN;
15819                PRDATA[2] = BC_REG9_o_idp_sink_en_IN;
15820                PRDATA[1] = BC_REG9_o_idp_src_en_IN;
15821                PRDATA[0] = BC_REG9_o_bc_en_IN;
15822              end
15823              BC_REG10_REG_OFFSET[7:0]: begin
15824                PRDATA[7] = BC_REG10_o_rid_b_c_comp_en_IN;
           <font color = "red">          ==></font>
15825                PRDATA[6] = BC_REG10_o_rid_a_comp_en_IN;
15826                PRDATA[5] = BC_REG10_o_rid_c_ref_en_IN;
15827                PRDATA[4] = BC_REG10_o_rid_b_ref_en_IN;
15828                PRDATA[3] = BC_REG10_o_rid_a_ref_en_IN;
15829                PRDATA[2] = BC_REG10_o_rid_float_ref_en_IN;
15830                PRDATA[1] = BC_REG10_o_rid_nonfloat_src_en_IN;
15831                PRDATA[0] = BC_REG10_o_rid_float_src_en_IN;
15832              end
15833              BC_REG11_REG_OFFSET[7:0]: begin
15834                PRDATA[7] = BC_REG11_o_idm_src_en_IN;
           <font color = "red">          ==></font>
15835                PRDATA[6] = BC_REG11_i_afe_rxdp_ana_IN;
15836                PRDATA[5] = BC_REG11_i_afe_rxdm_ana_IN;
15837                PRDATA[4] = BC_REG11_i_rid_b_c_comp_sts_IN;
15838                PRDATA[3] = BC_REG11_i_rid_a_comp_sts_IN;
15839                PRDATA[2] = BC_REG11_i_dm_vdat_ref_comp_sts_IN;
15840                PRDATA[1] = BC_REG11_i_dp_vdat_ref_comp_sts_IN;
15841                PRDATA[0] = BC_REG11_o_dm_vlgc_comp_en_IN;
15842              end
15843              BC_REG12_REG_OFFSET[7:0]: begin
15844                PRDATA[7] = BC_REG12_rid_gnd_comp_sts_IN;
           <font color = "red">          ==></font>
15845                PRDATA[6] = BC_REG12_rid_float_comp_sts_IN;
15846                PRDATA[5] = BC_REG12_rid_c_comp_sts_IN;
15847                PRDATA[4] = BC_REG12_rid_b_comp_sts_IN;
15848                PRDATA[3] = BC_REG12_rid_a_comp_sts_IN;
15849                PRDATA[2] = BC_REG12_dm_vlgc_comp_sts_IN;
15850                PRDATA[1] = BC_REG12_dm_vdat_ref_comp_sts_IN;
15851                PRDATA[0] = BC_REG12_dp_vdat_ref_comp_sts_IN;
15852              end
15853              TED_REG3_REG_OFFSET[7:0]: begin
15854                PRDATA[7:4] = TED_REG3_calib_code_down_IN[3:0];
           <font color = "red">          ==></font>
15855                PRDATA[3] = TED_REG3_comparator_down_IN;
15856                PRDATA[2] = TED_REG3_calib_done_down_IN;
15857                PRDATA[1:0] = TED_REG3_unused_IN[1:0];
15858              end
15859              TED_REG4_REG_OFFSET[7:0]: begin
15860                PRDATA[7:4] = TED_REG4_calib_code_up_IN[3:0];
           <font color = "red">          ==></font>
15861                PRDATA[3] = TED_REG4_comparator_up_IN;
15862                PRDATA[2] = TED_REG4_calib_done_up_IN;
15863                PRDATA[1:0] = TED_REG4_unused_IN[1:0];
15864              end
15865              DIG_UNUSED_REG0_REG_OFFSET[7:0]: begin
15866                PRDATA[7:0] = DIG_UNUSED_REG0_unused[7:0];
           <font color = "red">          ==></font>
15867              end
15868              DIG_UNUSED_REG1_REG_OFFSET[7:0]: begin
15869                PRDATA[7:0] = DIG_UNUSED_REG1_unused[7:0];
           <font color = "red">          ==></font>
15870              end
15871              DIG_UNUSED_REG2_REG_OFFSET[7:0]: begin
15872                PRDATA[7:0] = DIG_UNUSED_REG2_unused[7:0];
           <font color = "red">          ==></font>
15873              end
15874              DIG_UNUSED_REG3_REG_OFFSET[7:0]: begin
15875                PRDATA[7:0] = DIG_UNUSED_REG3_unused[7:0];
           <font color = "red">          ==></font>
15876              end
15877              INTERRUPT_REG1_REG_OFFSET[7:0]: begin
15878                PRDATA[7]   = INTERRUPT_REG1_irsr;
           <font color = "red">          ==></font>
15879                PRDATA[6]   = INTERRUPT_REG1_isr;
15880                PRDATA[5:0] = INTERRUPT_REG1_unused;
15881              end
15882              INTERRUPT_REG2_REG_OFFSET[7:0]: begin
15883                PRDATA[7:1] = INTERRUPT_REG2_unused[6:0];
           <font color = "red">          ==></font>
15884                PRDATA[0] = INTERRUPT_REG2_imr;
15885              end
15886             default:
15887                PRDATA = 8'h0;
           <font color = "red">          ==></font>
15888            endcase
15889          end  
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CALIB_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CALIB_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG5_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG6_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG7_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>TED_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>TED_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>TED_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CALIB_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>CALIB_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG8_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG9_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG10_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG11_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>BC_REG12_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>TED_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>TED_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>DIG_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>INTERRUPT_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>INTERRUPT_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_32046">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_dig_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
