{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709139993679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709139993683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 17:06:33 2024 " "Processing started: Wed Feb 28 17:06:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709139993683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139993683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_code -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_code -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139993683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709139994258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709139994258 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "platform.qsys " "Elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140000278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:42 Progress: Loading fpga/platform.qsys " "2024.02.28.17:06:42 Progress: Loading fpga/platform.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140002586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:43 Progress: Reading input file " "2024.02.28.17:06:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140003040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:43 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2024.02.28.17:06:43 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140003097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:43 Progress: Parameterizing module accelerometer_spi " "2024.02.28.17:06:43 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140003814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:43 Progress: Adding buttons \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:43 Progress: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140003815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:43 Progress: Parameterizing module buttons " "2024.02.28.17:06:43 Progress: Parameterizing module buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140003833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:43 Progress: Adding clk \[clock_source 18.1\] " "2024.02.28.17:06:43 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140003835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:43 Progress: Parameterizing module clk " "2024.02.28.17:06:43 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140003897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:43 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.02.28.17:06:43 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140003897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:43 Progress: Parameterizing module cpu " "2024.02.28.17:06:43 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140003997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:43 Progress: Adding filter_x \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:43 Progress: Adding filter_x \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140003999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module filter_x " "2024.02.28.17:06:44 Progress: Parameterizing module filter_x" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding filter_y \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:44 Progress: Adding filter_y \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module filter_y " "2024.02.28.17:06:44 Progress: Parameterizing module filter_y" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding filter_z \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:44 Progress: Adding filter_z \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module filter_z " "2024.02.28.17:06:44 Progress: Parameterizing module filter_z" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding hex0 \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:44 Progress: Adding hex0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module hex0 " "2024.02.28.17:06:44 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding hex1 \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:44 Progress: Adding hex1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module hex1 " "2024.02.28.17:06:44 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding hex2 \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:44 Progress: Adding hex2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module hex2 " "2024.02.28.17:06:44 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding hex3 \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:44 Progress: Adding hex3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module hex3 " "2024.02.28.17:06:44 Progress: Parameterizing module hex3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding hex4 \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:44 Progress: Adding hex4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module hex4 " "2024.02.28.17:06:44 Progress: Parameterizing module hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding hex5 \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:44 Progress: Adding hex5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module hex5 " "2024.02.28.17:06:44 Progress: Parameterizing module hex5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.02.28.17:06:44 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module jtag_uart " "2024.02.28.17:06:44 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding leds \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:44 Progress: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module leds " "2024.02.28.17:06:44 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\] " "2024.02.28.17:06:44 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module memory " "2024.02.28.17:06:44 Progress: Parameterizing module memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2024.02.28.17:06:44 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing module switches " "2024.02.28.17:06:44 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Building connections " "2024.02.28.17:06:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Parameterizing connections " "2024.02.28.17:06:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Validating " "2024.02.28.17:06:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:06:44 Progress: Done reading input file " "2024.02.28.17:06:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140004678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140005420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.filter_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.filter_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140005421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.filter_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.filter_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140005421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.filter_z: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.filter_z: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140005421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140005421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140005421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Generating platform \"platform\" for QUARTUS_SYNTH " "Platform: Generating platform \"platform\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140005871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Starting RTL generation for module 'platform_buttons' " "Buttons: Starting RTL generation for module 'platform_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_buttons --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0002_buttons_gen//platform_buttons_component_configuration.pl  --do_build_sim=0  \] " "Buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_buttons --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0002_buttons_gen//platform_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Done RTL generation for module 'platform_buttons' " "Buttons: Done RTL generation for module 'platform_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: \"platform\" instantiated altera_avalon_pio \"buttons\" " "Buttons: \"platform\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"platform\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"platform\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Filter_x: Starting RTL generation for module 'platform_filter_x' " "Filter_x: Starting RTL generation for module 'platform_filter_x'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Filter_x:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_filter_x --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0003_filter_x_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0003_filter_x_gen//platform_filter_x_component_configuration.pl  --do_build_sim=0  \] " "Filter_x:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_filter_x --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0003_filter_x_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0003_filter_x_gen//platform_filter_x_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Filter_x: Done RTL generation for module 'platform_filter_x' " "Filter_x: Done RTL generation for module 'platform_filter_x'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Filter_x: \"platform\" instantiated altera_avalon_pio \"filter_x\" " "Filter_x: \"platform\" instantiated altera_avalon_pio \"filter_x\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'platform_hex0' " "Hex0: Starting RTL generation for module 'platform_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_hex0 --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0004_hex0_gen//platform_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_hex0 --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0004_hex0_gen//platform_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140010988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'platform_hex0' " "Hex0: Done RTL generation for module 'platform_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"platform\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"platform\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'platform_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'platform_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=platform_jtag_uart --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0005_jtag_uart_gen//platform_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=platform_jtag_uart --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0005_jtag_uart_gen//platform_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'platform_jtag_uart' " "Jtag_uart: Done RTL generation for module 'platform_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"platform\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"platform\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'platform_leds' " "Leds: Starting RTL generation for module 'platform_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_leds --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0006_leds_gen//platform_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_leds --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0006_leds_gen//platform_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'platform_leds' " "Leds: Done RTL generation for module 'platform_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"platform\" instantiated altera_avalon_pio \"leds\" " "Leds: \"platform\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Starting RTL generation for module 'platform_memory' " "Memory: Starting RTL generation for module 'platform_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_memory --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0007_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0007_memory_gen//platform_memory_component_configuration.pl  --do_build_sim=0  \] " "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_memory --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0007_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0007_memory_gen//platform_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Done RTL generation for module 'platform_memory' " "Memory: Done RTL generation for module 'platform_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: \"platform\" instantiated altera_avalon_onchip_memory2 \"memory\" " "Memory: \"platform\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'platform_switches' " "Switches: Starting RTL generation for module 'platform_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_switches --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0008_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0008_switches_gen//platform_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_switches --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0008_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0008_switches_gen//platform_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'platform_switches' " "Switches: Done RTL generation for module 'platform_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"platform\" instantiated altera_avalon_pio \"switches\" " "Switches: \"platform\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140011656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140017110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140017371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140017630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140017891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140018159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140018417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140018678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140018932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140019193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140019468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140019728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140019996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140020255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140020516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140020778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140025015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"platform\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"platform\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140025020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140025023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'platform_cpu_cpu' " "Cpu: Starting RTL generation for module 'platform_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140025034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=platform_cpu_cpu --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0011_cpu_gen//platform_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=platform_cpu_cpu --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_7512358127134638694.dir/0011_cpu_gen//platform_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140025034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:05 (*) Starting Nios II generation " "Cpu: # 2024.02.28 17:07:05 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:05 (*)   Checking for plaintext license. " "Cpu: # 2024.02.28 17:07:05 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.02.28 17:07:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.02.28 17:07:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:05 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.02.28 17:07:05 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:05 (*)   Plaintext license not found. " "Cpu: # 2024.02.28 17:07:05 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:05 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.02.28 17:07:05 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:05 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.02.28 17:07:05 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:05 (*)   Creating all objects for CPU " "Cpu: # 2024.02.28 17:07:05 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:06 (*)   Generating RTL from CPU objects " "Cpu: # 2024.02.28 17:07:06 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:06 (*)   Creating plain-text RTL " "Cpu: # 2024.02.28 17:07:06 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:07:06 (*) Done Nios II generation " "Cpu: # 2024.02.28 17:07:06 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'platform_cpu_cpu' " "Cpu: Done RTL generation for module 'platform_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140026640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140027196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140027198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Done \"platform\" with 31 modules, 43 files " "Platform: Done \"platform\" with 31 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140027199 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "platform.qsys " "Finished elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140028067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/platform.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "platform/synthesis/platform.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_irq_mapper " "Found entity 1: platform_irq_mapper" {  } { { "platform/synthesis/submodules/platform_irq_mapper.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0 " "Found entity 1: platform_mm_interconnect_0" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux_001 " "Found entity 1: platform_mm_interconnect_0_rsp_mux_001" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028289 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux " "Found entity 1: platform_mm_interconnect_0_rsp_mux" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux " "Found entity 1: platform_mm_interconnect_0_rsp_demux" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_mux_001" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux " "Found entity 1: platform_mm_interconnect_0_cmd_mux" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_demux_001" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux " "Found entity 1: platform_mm_interconnect_0_cmd_demux" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709140028305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709140028305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_003_default_decode " "Found entity 1: platform_mm_interconnect_0_router_003_default_decode" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028306 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_003 " "Found entity 2: platform_mm_interconnect_0_router_003" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709140028308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709140028308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: platform_mm_interconnect_0_router_002_default_decode" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028309 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_002 " "Found entity 2: platform_mm_interconnect_0_router_002" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709140028310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709140028311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_mm_interconnect_0_router_001_default_decode" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028312 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_001 " "Found entity 2: platform_mm_interconnect_0_router_001" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709140028313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709140028313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_default_decode " "Found entity 1: platform_mm_interconnect_0_router_default_decode" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028314 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router " "Found entity 2: platform_mm_interconnect_0_router" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_switches " "Found entity 1: platform_switches" {  } { { "platform/synthesis/submodules/platform_switches.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_memory " "Found entity 1: platform_memory" {  } { { "platform/synthesis/submodules/platform_memory.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_leds " "Found entity 1: platform_leds" {  } { { "platform/synthesis/submodules/platform_leds.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file platform/synthesis/submodules/platform_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_uart_sim_scfifo_w " "Found entity 1: platform_jtag_uart_sim_scfifo_w" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028345 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_jtag_uart_scfifo_w " "Found entity 2: platform_jtag_uart_scfifo_w" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028345 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_jtag_uart_sim_scfifo_r " "Found entity 3: platform_jtag_uart_sim_scfifo_r" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028345 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_jtag_uart_scfifo_r " "Found entity 4: platform_jtag_uart_scfifo_r" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028345 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_jtag_uart " "Found entity 5: platform_jtag_uart" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_hex0 " "Found entity 1: platform_hex0" {  } { { "platform/synthesis/submodules/platform_hex0.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_filter_x.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_filter_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_filter_x " "Found entity 1: platform_filter_x" {  } { { "platform/synthesis/submodules/platform_filter_x.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_filter_x.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu " "Found entity 1: platform_cpu" {  } { { "platform/synthesis/submodules/platform_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file platform/synthesis/submodules/platform_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_register_bank_a_module " "Found entity 1: platform_cpu_cpu_register_bank_a_module" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_cpu_cpu_register_bank_b_module " "Found entity 2: platform_cpu_cpu_register_bank_b_module" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_cpu_cpu_nios2_oci_debug " "Found entity 3: platform_cpu_cpu_nios2_oci_debug" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_cpu_cpu_nios2_oci_break " "Found entity 4: platform_cpu_cpu_nios2_oci_break" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_cpu_cpu_nios2_oci_xbrk " "Found entity 5: platform_cpu_cpu_nios2_oci_xbrk" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "6 platform_cpu_cpu_nios2_oci_dbrk " "Found entity 6: platform_cpu_cpu_nios2_oci_dbrk" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "7 platform_cpu_cpu_nios2_oci_itrace " "Found entity 7: platform_cpu_cpu_nios2_oci_itrace" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "8 platform_cpu_cpu_nios2_oci_td_mode " "Found entity 8: platform_cpu_cpu_nios2_oci_td_mode" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "9 platform_cpu_cpu_nios2_oci_dtrace " "Found entity 9: platform_cpu_cpu_nios2_oci_dtrace" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "10 platform_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: platform_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "11 platform_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: platform_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "12 platform_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: platform_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "13 platform_cpu_cpu_nios2_oci_fifo " "Found entity 13: platform_cpu_cpu_nios2_oci_fifo" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "14 platform_cpu_cpu_nios2_oci_pib " "Found entity 14: platform_cpu_cpu_nios2_oci_pib" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "15 platform_cpu_cpu_nios2_oci_im " "Found entity 15: platform_cpu_cpu_nios2_oci_im" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "16 platform_cpu_cpu_nios2_performance_monitors " "Found entity 16: platform_cpu_cpu_nios2_performance_monitors" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "17 platform_cpu_cpu_nios2_avalon_reg " "Found entity 17: platform_cpu_cpu_nios2_avalon_reg" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "18 platform_cpu_cpu_ociram_sp_ram_module " "Found entity 18: platform_cpu_cpu_ociram_sp_ram_module" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "19 platform_cpu_cpu_nios2_ocimem " "Found entity 19: platform_cpu_cpu_nios2_ocimem" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "20 platform_cpu_cpu_nios2_oci " "Found entity 20: platform_cpu_cpu_nios2_oci" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""} { "Info" "ISGN_ENTITY_NAME" "21 platform_cpu_cpu " "Found entity 21: platform_cpu_cpu" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_sysclk " "Found entity 1: platform_cpu_cpu_debug_slave_sysclk" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_tck " "Found entity 1: platform_cpu_cpu_debug_slave_tck" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_wrapper " "Found entity 1: platform_cpu_cpu_debug_slave_wrapper" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_test_bench " "Found entity 1: platform_cpu_cpu_test_bench" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_buttons " "Found entity 1: platform_buttons" {  } { { "platform/synthesis/submodules/platform_buttons.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140028402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028402 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/platform.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/platform.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/platform.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/platform.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028412 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_avalon_sc_fifo.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028422 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028423 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028431 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_master_agent.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028438 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_master_translator.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028445 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_slave_agent.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028449 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_slave_translator.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028456 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_reset_controller.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028462 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_reset_synchronizer.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028464 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_buttons.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_buttons.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_buttons.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_buttons.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_buttons.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_buttons.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028466 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028468 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028474 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_sysclk.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028476 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_tck.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028486 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_wrapper.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028496 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_test_bench.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028507 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_filter_x.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_filter_x.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_filter_x.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_filter_x.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_filter_x.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_filter_x.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_hex0.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_hex0.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_hex0.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_hex0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_hex0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_hex0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028512 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_irq_mapper.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_irq_mapper.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028514 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_jtag_uart.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028521 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_leds.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_leds.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_leds.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_leds.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028523 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_memory.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_memory.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_memory.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028525 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028544 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028546 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028555 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028557 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028559 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028566 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028575 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028576 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028579 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028580 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028582 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028591 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_switches.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_switches.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_switches.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709140028602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709140028649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter filter:filter0 " "Elaborating entity \"filter\" for hierarchy \"filter:filter0\"" {  } { { "top.v" "filter0" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140028657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filter.v(20) " "Verilog HDL assignment warning at filter.v(20): truncated value with size 32 to match size of target (1)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709140028657 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 filter.v(26) " "Verilog HDL assignment warning at filter.v(26): truncated value with size 32 to match size of target (6)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709140028657 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "filter.v(48) " "Verilog HDL Case Statement warning at filter.v(48): incomplete case statement has no default case item" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1709140028658 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_val filter.v(48) " "Verilog HDL Always Construct warning at filter.v(48): inferring latch(es) for variable \"write_val\", which holds its previous value in one or more paths through the always construct" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709140028658 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 filter.v(65) " "Verilog HDL assignment warning at filter.v(65): truncated value with size 32 to match size of target (11)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709140028658 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filter.v(69) " "Verilog HDL assignment warning at filter.v(69): truncated value with size 32 to match size of target (1)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709140028658 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 filter.v(76) " "Verilog HDL assignment warning at filter.v(76): truncated value with size 32 to match size of target (11)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709140028658 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filter.v(82) " "Verilog HDL assignment warning at filter.v(82): truncated value with size 32 to match size of target (1)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709140028658 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 filter.v(83) " "Verilog HDL assignment warning at filter.v(83): truncated value with size 32 to match size of target (3)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709140028658 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 filter.v(115) " "Verilog HDL assignment warning at filter.v(115): truncated value with size 18 to match size of target (16)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709140028659 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 filter.v(116) " "Verilog HDL assignment warning at filter.v(116): truncated value with size 18 to match size of target (16)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709140028659 "|top|filter:filter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 filter.v(117) " "Verilog HDL assignment warning at filter.v(117): truncated value with size 18 to match size of target (16)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709140028659 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[0\] filter.v(48) " "Inferred latch for \"write_val\[0\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[1\] filter.v(48) " "Inferred latch for \"write_val\[1\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[2\] filter.v(48) " "Inferred latch for \"write_val\[2\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[3\] filter.v(48) " "Inferred latch for \"write_val\[3\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[4\] filter.v(48) " "Inferred latch for \"write_val\[4\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[5\] filter.v(48) " "Inferred latch for \"write_val\[5\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[6\] filter.v(48) " "Inferred latch for \"write_val\[6\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[7\] filter.v(48) " "Inferred latch for \"write_val\[7\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[8\] filter.v(48) " "Inferred latch for \"write_val\[8\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[9\] filter.v(48) " "Inferred latch for \"write_val\[9\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[10\] filter.v(48) " "Inferred latch for \"write_val\[10\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[11\] filter.v(48) " "Inferred latch for \"write_val\[11\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[12\] filter.v(48) " "Inferred latch for \"write_val\[12\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[13\] filter.v(48) " "Inferred latch for \"write_val\[13\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[14\] filter.v(48) " "Inferred latch for \"write_val\[14\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028663 "|top|filter:filter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_val\[15\] filter.v(48) " "Inferred latch for \"write_val\[15\]\" at filter.v(48)" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140028664 "|top|filter:filter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform platform:platform0 " "Elaborating entity \"platform\" for hierarchy \"platform:platform0\"" {  } { { "top.v" "platform0" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140028678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_buttons platform:platform0\|platform_buttons:buttons " "Elaborating entity \"platform_buttons\" for hierarchy \"platform:platform0\|platform_buttons:buttons\"" {  } { { "platform/synthesis/platform.v" "buttons" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140028700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu platform:platform0\|platform_cpu:cpu " "Elaborating entity \"platform_cpu\" for hierarchy \"platform:platform0\|platform_cpu:cpu\"" {  } { { "platform/synthesis/platform.v" "cpu" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140028708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu " "Elaborating entity \"platform_cpu_cpu\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\"" {  } { { "platform/synthesis/submodules/platform_cpu.v" "cpu" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140028717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_test_bench platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_test_bench:the_platform_cpu_cpu_test_bench " "Elaborating entity \"platform_cpu_cpu_test_bench\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_test_bench:the_platform_cpu_cpu_test_bench\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_test_bench" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140028775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_register_bank_a_module platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a " "Elaborating entity \"platform_cpu_cpu_register_bank_a_module\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_register_bank_a" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140028787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140028997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029005 ""}  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709140029005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140029068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140029068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_register_bank_b_module platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_b_module:platform_cpu_cpu_register_bank_b " "Elaborating entity \"platform_cpu_cpu_register_bank_b_module\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_b_module:platform_cpu_cpu_register_bank_b\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_register_bank_b" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci " "Elaborating entity \"platform_cpu_cpu_nios2_oci\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_debug platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug " "Elaborating entity \"platform_cpu_cpu_nios2_oci_debug\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_debug" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029198 ""}  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709140029198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_break platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_break:the_platform_cpu_cpu_nios2_oci_break " "Elaborating entity \"platform_cpu_cpu_nios2_oci_break\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_break:the_platform_cpu_cpu_nios2_oci_break\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_break" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_xbrk platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_xbrk:the_platform_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"platform_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_xbrk:the_platform_cpu_cpu_nios2_oci_xbrk\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_dbrk platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dbrk:the_platform_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"platform_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dbrk:the_platform_cpu_cpu_nios2_oci_dbrk\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_itrace platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_itrace:the_platform_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"platform_cpu_cpu_nios2_oci_itrace\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_itrace:the_platform_cpu_cpu_nios2_oci_itrace\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_dtrace platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"platform_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_td_mode platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace\|platform_cpu_cpu_nios2_oci_td_mode:platform_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"platform_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace\|platform_cpu_cpu_nios2_oci_td_mode:platform_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_fifo platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"platform_cpu_cpu_nios2_oci_fifo\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_compute_input_tm_cnt platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_platform_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"platform_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_platform_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_fifo_wrptr_inc platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_platform_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"platform_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_platform_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_fifo_cnt_inc platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_cnt_inc:the_platform_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"platform_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_cnt_inc:the_platform_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_pib platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_pib:the_platform_cpu_cpu_nios2_oci_pib " "Elaborating entity \"platform_cpu_cpu_nios2_oci_pib\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_pib:the_platform_cpu_cpu_nios2_oci_pib\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_pib" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_im platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_im:the_platform_cpu_cpu_nios2_oci_im " "Elaborating entity \"platform_cpu_cpu_nios2_oci_im\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_im:the_platform_cpu_cpu_nios2_oci_im\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_im" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_avalon_reg platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_avalon_reg:the_platform_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"platform_cpu_cpu_nios2_avalon_reg\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_avalon_reg:the_platform_cpu_cpu_nios2_avalon_reg\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_ocimem platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem " "Elaborating entity \"platform_cpu_cpu_nios2_ocimem\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_ocimem" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_ociram_sp_ram_module platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram " "Elaborating entity \"platform_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_ociram_sp_ram" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029440 ""}  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709140029440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140029478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140029478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_debug_slave_wrapper platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"platform_cpu_cpu_debug_slave_wrapper\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_debug_slave_tck platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_tck:the_platform_cpu_cpu_debug_slave_tck " "Elaborating entity \"platform_cpu_cpu_debug_slave_tck\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_tck:the_platform_cpu_cpu_debug_slave_tck\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "the_platform_cpu_cpu_debug_slave_tck" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_debug_slave_sysclk platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_sysclk:the_platform_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"platform_cpu_cpu_debug_slave_sysclk\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_sysclk:the_platform_cpu_cpu_debug_slave_sysclk\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "the_platform_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "platform_cpu_cpu_debug_slave_phy" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\"" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140029627 ""}  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709140029627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140029637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"platform:platform0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_filter_x platform:platform0\|platform_filter_x:filter_x " "Elaborating entity \"platform_filter_x\" for hierarchy \"platform:platform0\|platform_filter_x:filter_x\"" {  } { { "platform/synthesis/platform.v" "filter_x" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_hex0 platform:platform0\|platform_hex0:hex0 " "Elaborating entity \"platform_hex0\" for hierarchy \"platform:platform0\|platform_hex0:hex0\"" {  } { { "platform/synthesis/platform.v" "hex0" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_uart platform:platform0\|platform_jtag_uart:jtag_uart " "Elaborating entity \"platform_jtag_uart\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\"" {  } { { "platform/synthesis/platform.v" "jtag_uart" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_uart_scfifo_w platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w " "Elaborating entity \"platform_jtag_uart_scfifo_w\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\"" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "the_platform_jtag_uart_scfifo_w" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "wfifo" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140030752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140030752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140030752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140030752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140030752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140030752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140030752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140030752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140030752 ""}  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709140030752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140030794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140030794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140030819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140030819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140030843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140030843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140030893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140030893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140030946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140030946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140030951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140031000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140031000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_uart_scfifo_r platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_r:the_platform_jtag_uart_scfifo_r " "Elaborating entity \"platform_jtag_uart_scfifo_r\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_r:the_platform_jtag_uart_scfifo_r\"" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "the_platform_jtag_uart_scfifo_r" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic platform:platform0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\"" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "platform_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:platform0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platform:platform0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\"" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:platform0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"platform:platform0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031324 ""}  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709140031324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter platform:platform0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl platform:platform0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"platform:platform0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_leds platform:platform0\|platform_leds:leds " "Elaborating entity \"platform_leds\" for hierarchy \"platform:platform0\|platform_leds:leds\"" {  } { { "platform/synthesis/platform.v" "leds" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_memory platform:platform0\|platform_memory:memory " "Elaborating entity \"platform_memory\" for hierarchy \"platform:platform0\|platform_memory:memory\"" {  } { { "platform/synthesis/platform.v" "memory" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "platform/synthesis/submodules/platform_memory.v" "the_altsyncram" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "platform/synthesis/submodules/platform_memory.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140031415 ""}  } { { "platform/synthesis/submodules/platform_memory.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709140031415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/altsyncram_uoc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140031456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140031456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140031511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140031511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_uoc1.tdf" "decode3" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/altsyncram_uoc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140031560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140031560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"platform:platform0\|platform_memory:memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_uoc1.tdf" "mux2" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/altsyncram_uoc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_switches platform:platform0\|platform_switches:switches " "Elaborating entity \"platform_switches\" for hierarchy \"platform:platform0\|platform_switches:switches\"" {  } { { "platform/synthesis/platform.v" "switches" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0 platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"platform_mm_interconnect_0\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "platform/synthesis/platform.v" "mm_interconnect_0" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:filter_x_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:filter_x_s1_translator\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "filter_x_s1_translator" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140031957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router " "Elaborating entity \"platform_mm_interconnect_0_router\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "router" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_default_decode platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_default_decode\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001 platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_0_router_001\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_001" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001_default_decode platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_001_default_decode\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_002 platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"platform_mm_interconnect_0_router_002\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_002" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_002_default_decode platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\|platform_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_002_default_decode\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\|platform_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_003 platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"platform_mm_interconnect_0_router_003\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_003" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_003_default_decode platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\|platform_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_003_default_decode\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\|platform_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux_001 platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux_001\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux_001 platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux_001\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_demux platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"platform_mm_interconnect_0_rsp_demux\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux_001 platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux_001\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"platform:platform0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_irq_mapper platform:platform0\|platform_irq_mapper:irq_mapper " "Elaborating entity \"platform_irq_mapper\" for hierarchy \"platform:platform0\|platform_irq_mapper:irq_mapper\"" {  } { { "platform/synthesis/platform.v" "irq_mapper" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform:platform0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform:platform0\|altera_reset_controller:rst_controller\"" {  } { { "platform/synthesis/platform.v" "rst_controller" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:platform0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:platform0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:platform0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:platform0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140032479 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1709140033633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.28.17:07:15 Progress: Loading sld9b100f76/alt_sld_fab_wrapper_hw.tcl " "2024.02.28.17:07:15 Progress: Loading sld9b100f76/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140035977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140037971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140038108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140040339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140040417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140040496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140040588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140040599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140040599 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1709140041299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b100f76/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b100f76/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9b100f76/alt_sld_fab.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/sld9b100f76/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140041488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140041488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140041564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140041564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140041580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140041580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140041634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140041634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140041703 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140041703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140041703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/sld9b100f76/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709140041760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140041760 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709140044342 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/top.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1709140044420 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1709140044420 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "top.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/top.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709140044421 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1709140044421 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter:filter0\|write_val\[9\] filter:filter0\|write_val\[15\] " "Duplicate LATCH primitive \"filter:filter0\|write_val\[9\]\" merged with LATCH primitive \"filter:filter0\|write_val\[15\]\"" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140044425 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter:filter0\|write_val\[14\] filter:filter0\|write_val\[15\] " "Duplicate LATCH primitive \"filter:filter0\|write_val\[14\]\" merged with LATCH primitive \"filter:filter0\|write_val\[15\]\"" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140044425 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter:filter0\|write_val\[1\] filter:filter0\|write_val\[10\] " "Duplicate LATCH primitive \"filter:filter0\|write_val\[1\]\" merged with LATCH primitive \"filter:filter0\|write_val\[10\]\"" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140044425 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter:filter0\|write_val\[2\] filter:filter0\|write_val\[10\] " "Duplicate LATCH primitive \"filter:filter0\|write_val\[2\]\" merged with LATCH primitive \"filter:filter0\|write_val\[10\]\"" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140044425 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter:filter0\|write_val\[3\] filter:filter0\|write_val\[10\] " "Duplicate LATCH primitive \"filter:filter0\|write_val\[3\]\" merged with LATCH primitive \"filter:filter0\|write_val\[10\]\"" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140044425 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter:filter0\|write_val\[11\] filter:filter0\|write_val\[10\] " "Duplicate LATCH primitive \"filter:filter0\|write_val\[11\]\" merged with LATCH primitive \"filter:filter0\|write_val\[10\]\"" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140044425 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter:filter0\|write_val\[0\] filter:filter0\|write_val\[10\] " "Duplicate LATCH primitive \"filter:filter0\|write_val\[0\]\" merged with LATCH primitive \"filter:filter0\|write_val\[10\]\"" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709140044425 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1709140044425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "filter:filter0\|write_val\[15\] " "Latch filter:filter0\|write_val\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA filter:filter0\|initial_instr\[1\] " "Ports D and ENA on the latch are fed by the same signal filter:filter0\|initial_instr\[1\]" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709140044426 ""}  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709140044426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "filter:filter0\|write_val\[12\] " "Latch filter:filter0\|write_val\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA filter:filter0\|initial_instr\[0\] " "Ports D and ENA on the latch are fed by the same signal filter:filter0\|initial_instr\[0\]" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709140044426 ""}  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709140044426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "filter:filter0\|write_val\[10\] " "Latch filter:filter0\|write_val\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA filter:filter0\|initial_instr\[0\] " "Ports D and ENA on the latch are fed by the same signal filter:filter0\|initial_instr\[0\]" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709140044426 ""}  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709140044426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "filter:filter0\|write_val\[8\] " "Latch filter:filter0\|write_val\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA filter:filter0\|initial_instr\[0\] " "Ports D and ENA on the latch are fed by the same signal filter:filter0\|initial_instr\[0\]" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709140044426 ""}  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709140044426 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2878 -1 0 } } { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 3878 -1 0 } } { "platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 3500 -1 0 } } { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 398 -1 0 } } { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1709140044431 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1709140044432 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "top.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/top.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709140044951 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709140044951 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140045073 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "124 " "124 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1709140046004 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1709140046133 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1709140046133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140046241 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140046949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709140048102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709140048102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2842 " "Implemented 2842 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709140048387 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709140048387 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1709140048387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2592 " "Implemented 2592 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709140048387 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1709140048387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709140048387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709140048431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 17:07:28 2024 " "Processing ended: Wed Feb 28 17:07:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709140048431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709140048431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709140048431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709140048431 ""}
