`timescale 1ps / 1 ps
module module_0 (
    id_1,
    input id_2,
    input logic [1 : 1] id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  assign id_6[1] = id_3;
  id_8 id_9 (
      .id_2(id_4),
      .id_2(1),
      .id_8(id_6)
  );
  assign id_3 = 1 | 1;
  assign id_8 = id_4[1] ? 1'b0 : id_5;
  always @(posedge 1'd0) begin
    id_4 <= 1;
  end
endmodule
