// Seed: 1558038258
module module_0 (
    output supply1 id_0
);
  always @(negedge id_2) begin
    id_2 = id_2;
    id_2 <= id_2;
  end
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wire id_4,
    input supply0 id_5
);
  assign id_1 = id_2;
  module_0(
      id_3
  );
  assign id_3 = 1;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
endmodule
