Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Reading design: TopModule_6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule_6.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule_6"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : TopModule_6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\Reg16.v" into library work
Parsing module <reg16>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\decoder3_to_8.v" into library work
Parsing module <decoder3_to_8>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\S_MUX.v" into library work
Parsing module <S_MUX>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\Register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\pixel_controller.v" into library work
Parsing module <pixel_controller>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\pixel_clk.v" into library work
Parsing module <pixel_clk>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\Hex_to_7Seg.v" into library work
Parsing module <hex_to_7seg>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\alu16.v" into library work
Parsing module <alu16>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\ad_mux.v" into library work
Parsing module <ad_mux>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\Integer_Datapath.v" into library work
Parsing module <Integer_Datapath>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\display_controller.v" into library work
Parsing module <display_controller>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\clk_500Hz.v" into library work
Parsing module <clk_500Hz>.
Analyzing Verilog file "C:\Users\Vinh\Documents\Vu_301\Lab6\TopModule_6.v" into library work
Parsing module <TopModule_6>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopModule_6>.

Elaborating module <clk_500Hz>.

Elaborating module <debounce>.

Elaborating module <Integer_Datapath>.

Elaborating module <register_file>.

Elaborating module <decoder3_to_8>.

Elaborating module <reg16>.

Elaborating module <S_MUX>.

Elaborating module <alu16>.
WARNING:HDLCompiler:413 - "C:\Users\Vinh\Documents\Vu_301\Lab6\alu16.v" Line 32: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Vinh\Documents\Vu_301\Lab6\alu16.v" Line 47: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Vinh\Documents\Vu_301\Lab6\TopModule_6.v" Line 54: Assignment to C ignored, since the identifier is never used

Elaborating module <display_controller>.

Elaborating module <pixel_clk>.

Elaborating module <pixel_controller>.

Elaborating module <ad_mux>.

Elaborating module <hex_to_7seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule_6>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\TopModule_6.v".
INFO:Xst:3210 - "C:\Users\Vinh\Documents\Vu_301\Lab6\TopModule_6.v" line 46: Output port <C> of the instance <IDP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Vinh\Documents\Vu_301\Lab6\TopModule_6.v" line 46: Output port <N> of the instance <IDP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Vinh\Documents\Vu_301\Lab6\TopModule_6.v" line 46: Output port <Z> of the instance <IDP> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TopModule_6> synthesized.

Synthesizing Unit <clk_500Hz>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\clk_500Hz.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_2_o_add_1_OUT> created at line 45.
    Found 32-bit comparator greater for signal <n0002> created at line 46
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_500Hz> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\debounce.v".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q6>.
    Found 1-bit register for signal <q7>.
    Found 1-bit register for signal <q8>.
    Found 1-bit register for signal <q9>.
    Found 1-bit register for signal <q0>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <Integer_Datapath>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\Integer_Datapath.v".
    Summary:
	no macro.
Unit <Integer_Datapath> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\Register_file.v".
    Summary:
	no macro.
Unit <register_file> synthesized.

Synthesizing Unit <decoder3_to_8>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\decoder3_to_8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <decoder3_to_8> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\Reg16.v".
    Found 16-bit register for signal <Dout>.
    Found 1-bit tristate buffer for signal <DA<15>> created at line 40
    Found 1-bit tristate buffer for signal <DA<14>> created at line 40
    Found 1-bit tristate buffer for signal <DA<13>> created at line 40
    Found 1-bit tristate buffer for signal <DA<12>> created at line 40
    Found 1-bit tristate buffer for signal <DA<11>> created at line 40
    Found 1-bit tristate buffer for signal <DA<10>> created at line 40
    Found 1-bit tristate buffer for signal <DA<9>> created at line 40
    Found 1-bit tristate buffer for signal <DA<8>> created at line 40
    Found 1-bit tristate buffer for signal <DA<7>> created at line 40
    Found 1-bit tristate buffer for signal <DA<6>> created at line 40
    Found 1-bit tristate buffer for signal <DA<5>> created at line 40
    Found 1-bit tristate buffer for signal <DA<4>> created at line 40
    Found 1-bit tristate buffer for signal <DA<3>> created at line 40
    Found 1-bit tristate buffer for signal <DA<2>> created at line 40
    Found 1-bit tristate buffer for signal <DA<1>> created at line 40
    Found 1-bit tristate buffer for signal <DA<0>> created at line 40
    Found 1-bit tristate buffer for signal <DB<15>> created at line 41
    Found 1-bit tristate buffer for signal <DB<14>> created at line 41
    Found 1-bit tristate buffer for signal <DB<13>> created at line 41
    Found 1-bit tristate buffer for signal <DB<12>> created at line 41
    Found 1-bit tristate buffer for signal <DB<11>> created at line 41
    Found 1-bit tristate buffer for signal <DB<10>> created at line 41
    Found 1-bit tristate buffer for signal <DB<9>> created at line 41
    Found 1-bit tristate buffer for signal <DB<8>> created at line 41
    Found 1-bit tristate buffer for signal <DB<7>> created at line 41
    Found 1-bit tristate buffer for signal <DB<6>> created at line 41
    Found 1-bit tristate buffer for signal <DB<5>> created at line 41
    Found 1-bit tristate buffer for signal <DB<4>> created at line 41
    Found 1-bit tristate buffer for signal <DB<3>> created at line 41
    Found 1-bit tristate buffer for signal <DB<2>> created at line 41
    Found 1-bit tristate buffer for signal <DB<1>> created at line 41
    Found 1-bit tristate buffer for signal <DB<0>> created at line 41
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <reg16> synthesized.

Synthesizing Unit <S_MUX>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\S_MUX.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <S_MUX> synthesized.

Synthesizing Unit <alu16>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\alu16.v".
    Found 17-bit subtractor for signal <GND_41_o_GND_41_o_sub_2_OUT> created at line 32.
    Found 17-bit subtractor for signal <GND_41_o_GND_41_o_sub_4_OUT> created at line 34.
    Found 17-bit adder for signal <n0033> created at line 31.
    Found 17-bit adder for signal <n0036> created at line 33.
    Found 17-bit subtractor for signal <GND_41_o_GND_41_o_sub_9_OUT> created at line 47.
    Found 16-bit 15-to-1 multiplexer for signal <Y> created at line 28.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <alu16> synthesized.

Synthesizing Unit <display_controller>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\display_controller.v".
    Summary:
	no macro.
Unit <display_controller> synthesized.

Synthesizing Unit <pixel_clk>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\pixel_clk.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_43_o_add_1_OUT> created at line 45.
    Found 32-bit comparator greater for signal <n0002> created at line 46
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pixel_clk> synthesized.

Synthesizing Unit <pixel_controller>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\pixel_controller.v".
    Found 3-bit register for signal <pState>.
    Found finite state machine <FSM_0> for signal <pState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <pixel_controller> synthesized.

Synthesizing Unit <ad_mux>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\ad_mux.v".
    Found 4-bit 8-to-1 multiplexer for signal <ad_out> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ad_mux> synthesized.

Synthesizing Unit <hex_to_7seg>.
    Related source file is "C:\Users\Vinh\Documents\Vu_301\Lab6\Hex_to_7Seg.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to_7seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 7
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 2
# Registers                                            : 22
 1-bit register                                        : 12
 16-bit register                                       : 8
 32-bit register                                       : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hex_to_7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex_to_7seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 7
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 2
# Registers                                            : 204
 Flip-Flops                                            : 204
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pState[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------
WARNING:Xst:2040 - Unit register_file: 32 multi-source signals are replaced by logic (pull-up yes): R<0>, R<10>, R<11>, R<12>, R<13>, R<14>, R<15>, R<1>, R<2>, R<3>, R<4>, R<5>, R<6>, R<7>, R<8>, R<9>, S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>.

Optimizing unit <TopModule_6> ...

Optimizing unit <register_file> ...

Optimizing unit <alu16> ...

Optimizing unit <clk_500Hz> ...

Optimizing unit <pixel_clk> ...

Optimizing unit <debounce> ...
WARNING:Xst:1710 - FF/Latch <display0/clk0/i_17> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_18> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_19> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_20> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_21> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_22> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_23> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_24> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_25> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_26> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_27> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_28> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_29> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_30> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display0/clk0/i_31> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_17> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_18> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_19> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_20> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_21> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_22> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_23> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_24> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_25> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_26> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_27> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_28> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_29> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_30> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_31> (without init value) has a constant value of 0 in block <TopModule_6>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk0/i_0> in Unit <TopModule_6> is equivalent to the following FF/Latch, which will be removed : <display0/clk0/i_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule_6, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 181
 Flip-Flops                                            : 181

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule_6.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 620
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 32
#      LUT2                        : 34
#      LUT3                        : 24
#      LUT4                        : 119
#      LUT5                        : 13
#      LUT6                        : 142
#      MUXCY                       : 122
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 115
# FlipFlops/Latches                : 181
#      FDC                         : 50
#      FDCE                        : 130
#      FDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 16
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             181  out of  126800     0%  
 Number of Slice LUTs:                  376  out of  63400     0%  
    Number used as Logic:               376  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    480
   Number with an unused Flip Flop:     299  out of    480    62%  
   Number with an unused LUT:           104  out of    480    21%  
   Number of fully used LUT-FF pairs:    77  out of    480    16%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    210    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                     | Load  |
-----------------------------------+-------------------------------------------+-------+
display0/clk0/clk_out              | NONE(display0/controller0/pState_FSM_FFd7)| 8     |
shot_out(shot0/D_out:O)            | BUFG(*)(IDP/reg0/reg0/Dout_0)             | 128   |
clk                                | BUFGP                                     | 35    |
clk0/clk_out                       | NONE(shot0/q9)                            | 10    |
-----------------------------------+-------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.851ns (Maximum Frequency: 259.646MHz)
   Minimum input arrival time before clock: 3.725ns
   Maximum output required time after clock: 5.977ns
   Maximum combinational path delay: 5.851ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'display0/clk0/clk_out'
  Clock period: 0.671ns (frequency: 1489.425MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.671ns (Levels of Logic = 0)
  Source:            display0/controller0/pState_FSM_FFd8 (FF)
  Destination:       display0/controller0/pState_FSM_FFd7 (FF)
  Source Clock:      display0/clk0/clk_out rising
  Destination Clock: display0/clk0/clk_out rising

  Data Path: display0/controller0/pState_FSM_FFd8 to display0/controller0/pState_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.361   0.302  display0/controller0/pState_FSM_FFd8 (display0/controller0/pState_FSM_FFd8)
     FDC:D                     0.008          display0/controller0/pState_FSM_FFd7
    ----------------------------------------
    Total                      0.671ns (0.369ns logic, 0.302ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'shot_out'
  Clock period: 3.851ns (frequency: 259.646MHz)
  Total number of paths / destination ports: 83328 / 128
-------------------------------------------------------------------------
Delay:               3.851ns (Levels of Logic = 21)
  Source:            IDP/reg0/reg2/Dout_0 (FF)
  Destination:       IDP/reg0/reg0/Dout_15 (FF)
  Source Clock:      shot_out rising
  Destination Clock: shot_out rising

  Data Path: IDP/reg0/reg2/Dout_0 to IDP/reg0/reg0/Dout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.566  IDP/reg0/reg2/Dout_0 (IDP/reg0/reg2/Dout_0)
     LUT6:I2->O            4   0.097   0.393  IDP/mux0/Mmux_S_Out11 (IDP/mux0/Mmux_S_Out1)
     LUT4:I2->O            6   0.097   0.318  IDP/mux0/Mmux_S_Out13 (IDP/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  IDP/alu0/Madd_n0036_lut<0>1 (IDP/alu0/Madd_n0036_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  IDP/alu0/Madd_n0036_cy<0> (IDP/alu0/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<1> (IDP/alu0/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<2> (IDP/alu0/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<3> (IDP/alu0/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<4> (IDP/alu0/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<5> (IDP/alu0/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<6> (IDP/alu0/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<7> (IDP/alu0/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<8> (IDP/alu0/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<9> (IDP/alu0/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<10> (IDP/alu0/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<11> (IDP/alu0/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<12> (IDP/alu0/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<13> (IDP/alu0/Madd_n0036_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  IDP/alu0/Madd_n0036_cy<14> (IDP/alu0/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.370   0.379  IDP/alu0/Madd_n0036_xor<15> (IDP/alu0/n0036<15>)
     LUT5:I3->O            1   0.097   0.295  IDP/alu0/Alu_Op<3>_710 (IDP/alu0/Alu_Op<3>_710)
     LUT6:I5->O            9   0.097   0.000  IDP/alu0/Alu_Op<3>61 (Alu_Out<15>)
     FDCE:D                    0.008          IDP/reg0/reg7/Dout_15
    ----------------------------------------
    Total                      3.851ns (1.899ns logic, 1.952ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.735ns (frequency: 267.730MHz)
  Total number of paths / destination ports: 10104 / 37
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 24)
  Source:            clk0/i_0 (FF)
  Destination:       display0/clk0/i_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk0/i_0 to display0/clk0/i_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  clk0/i_0 (clk0/i_0)
     INV:I->O              1   0.113   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_lut<0>_INV_0 (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<0> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<1> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<2> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<3> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<4> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<5> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<6> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<7> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<8> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<9> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<10> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<11> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<12> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<13> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<14> (display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_cy<14>)
     XORCY:CI->O           3   0.370   0.693  display0/clk0/Madd_i[31]_GND_43_o_add_1_OUT_xor<15> (display0/clk0/i[31]_GND_43_o_add_1_OUT<15>)
     LUT5:I0->O            0   0.097   0.000  display0/clk0/Mcompar_n0002_lutdi2 (display0/clk0/Mcompar_n0002_lutdi2)
     MUXCY:DI->O           1   0.337   0.000  display0/clk0/Mcompar_n0002_cy<2> (display0/clk0/Mcompar_n0002_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Mcompar_n0002_cy<3> (display0/clk0/Mcompar_n0002_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Mcompar_n0002_cy<4> (display0/clk0/Mcompar_n0002_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  display0/clk0/Mcompar_n0002_cy<5> (display0/clk0/Mcompar_n0002_cy<5>)
     MUXCY:CI->O          17   0.262   0.369  display0/clk0/Mcompar_n0002_cy<6> (display0/clk0/Mcompar_n0002_cy<6>)
     LUT2:I1->O            1   0.097   0.000  display0/clk0/Mmux_i[31]_GND_43_o_mux_3_OUT21 (display0/clk0/i[31]_GND_43_o_mux_3_OUT<10>)
     FDC:D                     0.008          display0/clk0/i_10
    ----------------------------------------
    Total                      3.735ns (2.389ns logic, 1.346ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clk_out'
  Clock period: 0.653ns (frequency: 1532.567MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               0.653ns (Levels of Logic = 0)
  Source:            shot0/q8 (FF)
  Destination:       shot0/q9 (FF)
  Source Clock:      clk0/clk_out rising
  Destination Clock: clk0/clk_out rising

  Data Path: shot0/q8 to shot0/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  shot0/q8 (shot0/q8)
     FDC:D                     0.008          shot0/q9
    ----------------------------------------
    Total                      0.653ns (0.369ns logic, 0.283ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'display0/clk0/clk_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.759ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       display0/controller0/pState_FSM_FFd7 (FF)
  Destination Clock: display0/clk0/clk_out rising

  Data Path: reset to display0/controller0/pState_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           181   0.001   0.409  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          display0/controller0/pState_FSM_FFd7
    ----------------------------------------
    Total                      0.759ns (0.350ns logic, 0.409ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'shot_out'
  Total number of paths / destination ports: 59944 / 384
-------------------------------------------------------------------------
Offset:              3.725ns (Levels of Logic = 22)
  Source:            S_Adr<1> (PAD)
  Destination:       IDP/reg0/reg0/Dout_15 (FF)
  Destination Clock: shot_out rising

  Data Path: S_Adr<1> to IDP/reg0/reg0/Dout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.800  S_Adr_1_IBUF (S_Adr_1_IBUF)
     LUT6:I0->O            4   0.097   0.393  IDP/mux0/Mmux_S_Out11 (IDP/mux0/Mmux_S_Out1)
     LUT4:I2->O            6   0.097   0.318  IDP/mux0/Mmux_S_Out13 (IDP/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  IDP/alu0/Madd_n0036_lut<0>1 (IDP/alu0/Madd_n0036_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  IDP/alu0/Madd_n0036_cy<0> (IDP/alu0/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<1> (IDP/alu0/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<2> (IDP/alu0/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<3> (IDP/alu0/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<4> (IDP/alu0/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<5> (IDP/alu0/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<6> (IDP/alu0/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<7> (IDP/alu0/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<8> (IDP/alu0/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<9> (IDP/alu0/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<10> (IDP/alu0/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<11> (IDP/alu0/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<12> (IDP/alu0/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Madd_n0036_cy<13> (IDP/alu0/Madd_n0036_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  IDP/alu0/Madd_n0036_cy<14> (IDP/alu0/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.370   0.379  IDP/alu0/Madd_n0036_xor<15> (IDP/alu0/n0036<15>)
     LUT5:I3->O            1   0.097   0.295  IDP/alu0/Alu_Op<3>_710 (IDP/alu0/Alu_Op<3>_710)
     LUT6:I5->O            9   0.097   0.000  IDP/alu0/Alu_Op<3>61 (Alu_Out<15>)
     FDCE:D                    0.008          IDP/reg0/reg7/Dout_15
    ----------------------------------------
    Total                      3.725ns (1.539ns logic, 2.186ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              0.759ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       clk0/clk_out (FF)
  Destination Clock: clk rising

  Data Path: reset to clk0/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           181   0.001   0.409  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          clk0/i_0
    ----------------------------------------
    Total                      0.759ns (0.350ns logic, 0.409ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk0/clk_out'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.759ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       shot0/q9 (FF)
  Destination Clock: clk0/clk_out rising

  Data Path: reset to shot0/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           181   0.001   0.409  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          shot0/q0
    ----------------------------------------
    Total                      0.759ns (0.350ns logic, 0.409ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'display0/clk0/clk_out'
  Total number of paths / destination ports: 232 / 15
-------------------------------------------------------------------------
Offset:              4.078ns (Levels of Logic = 6)
  Source:            display0/controller0/pState_FSM_FFd1 (FF)
  Destination:       a (PAD)
  Source Clock:      display0/clk0/clk_out rising

  Data Path: display0/controller0/pState_FSM_FFd1 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.706  display0/controller0/pState_FSM_FFd1 (display0/controller0/pState_FSM_FFd1)
     LUT6:I1->O            1   0.097   0.683  display0/mux0/Mmux_ad_out<0>1 (display0/mux0/Mmux_ad_out<0>)
     LUT5:I0->O            1   0.097   0.295  display0/mux0/Mmux_ad_out<0>2 (display0/mux0/Mmux_ad_out<0>1)
     LUT3:I2->O            1   0.097   0.683  display0/mux0/Mmux_ad_out<0>3 (display0/mux0/Mmux_ad_out<0>2)
     LUT5:I0->O            7   0.097   0.584  display0/mux0/Mmux_ad_out<0>4 (display0/mux_wire<0>)
     LUT4:I0->O            1   0.097   0.279  display0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      4.078ns (0.846ns logic, 3.232ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'shot_out'
  Total number of paths / destination ports: 73808 / 7
-------------------------------------------------------------------------
Offset:              5.977ns (Levels of Logic = 14)
  Source:            IDP/reg0/reg2/Dout_0 (FF)
  Destination:       a (PAD)
  Source Clock:      shot_out rising

  Data Path: IDP/reg0/reg2/Dout_0 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.566  IDP/reg0/reg2/Dout_0 (IDP/reg0/reg2/Dout_0)
     LUT6:I2->O            4   0.097   0.393  IDP/mux0/Mmux_S_Out11 (IDP/mux0/Mmux_S_Out1)
     LUT4:I2->O            6   0.097   0.318  IDP/mux0/Mmux_S_Out13 (IDP/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_lut<0> (IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<0> (IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<1> (IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<2> (IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<3> (IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<3>)
     XORCY:CI->O           1   0.370   0.379  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_xor<4> (IDP/alu0/GND_41_o_GND_41_o_sub_4_OUT<4>)
     LUT6:I4->O            1   0.097   0.295  IDP/alu0/Alu_Op<3>_718 (IDP/alu0/Alu_Op<3>_718)
     LUT6:I5->O            9   0.097   0.548  IDP/alu0/Alu_Op<3>101 (Alu_Out<4>)
     LUT3:I0->O            1   0.097   0.683  display0/mux0/Mmux_ad_out<0>3 (display0/mux0/Mmux_ad_out<0>2)
     LUT5:I0->O            7   0.097   0.584  display0/mux0/Mmux_ad_out<0>4 (display0/mux_wire<0>)
     LUT4:I0->O            1   0.097   0.279  display0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      5.977ns (1.929ns logic, 4.048ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 52563 / 7
-------------------------------------------------------------------------
Delay:               5.851ns (Levels of Logic = 15)
  Source:            S_Adr<1> (PAD)
  Destination:       a (PAD)

  Data Path: S_Adr<1> to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.800  S_Adr_1_IBUF (S_Adr_1_IBUF)
     LUT6:I0->O            4   0.097   0.393  IDP/mux0/Mmux_S_Out11 (IDP/mux0/Mmux_S_Out1)
     LUT4:I2->O            6   0.097   0.318  IDP/mux0/Mmux_S_Out13 (IDP/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_lut<0> (IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<0> (IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<1> (IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<2> (IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<3> (IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<3>)
     XORCY:CI->O           1   0.370   0.379  IDP/alu0/Msub_GND_41_o_GND_41_o_sub_4_OUT_xor<4> (IDP/alu0/GND_41_o_GND_41_o_sub_4_OUT<4>)
     LUT6:I4->O            1   0.097   0.295  IDP/alu0/Alu_Op<3>_718 (IDP/alu0/Alu_Op<3>_718)
     LUT6:I5->O            9   0.097   0.548  IDP/alu0/Alu_Op<3>101 (Alu_Out<4>)
     LUT3:I0->O            1   0.097   0.683  display0/mux0/Mmux_ad_out<0>3 (display0/mux0/Mmux_ad_out<0>2)
     LUT5:I0->O            7   0.097   0.584  display0/mux0/Mmux_ad_out<0>4 (display0/mux_wire<0>)
     LUT4:I0->O            1   0.097   0.279  display0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      5.851ns (1.569ns logic, 4.282ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.735|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clk_out   |    0.653|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock display0/clk0/clk_out
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
display0/clk0/clk_out|    0.671|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock shot_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
shot_out       |    3.851|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.90 secs
 
--> 

Total memory usage is 495628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    6 (   0 filtered)

