ARM GAS  /tmp/cceV6E5I.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB67:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** 
  21:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/main.c **** #include "main.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
ARM GAS  /tmp/cceV6E5I.s 			page 2


  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****   * @brief  The application entry point.
  63:Core/Src/main.c ****   * @retval int
  64:Core/Src/main.c ****   */
  65:Core/Src/main.c **** int main(void)
  66:Core/Src/main.c **** {
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  68:Core/Src/main.c ****   /* USER CODE END 1 */
  69:Core/Src/main.c ****   
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  74:Core/Src/main.c ****   HAL_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
  88:Core/Src/main.c ****   MX_GPIO_Init();
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  90:Core/Src/main.c **** 
ARM GAS  /tmp/cceV6E5I.s 			page 3


  91:Core/Src/main.c ****   /* USER CODE END 2 */
  92:Core/Src/main.c ****  
  93:Core/Src/main.c ****  
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Infinite loop */
  96:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  97:Core/Src/main.c ****   while (1)
  98:Core/Src/main.c ****   {
  99:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 100:Core/Src/main.c ****     HAL_Delay(100);
 101:Core/Src/main.c ****     /* USER CODE END WHILE */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 104:Core/Src/main.c ****   }
 105:Core/Src/main.c ****   /* USER CODE END 3 */
 106:Core/Src/main.c **** }
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /**
 109:Core/Src/main.c ****   * @brief System Clock Configuration
 110:Core/Src/main.c ****   * @retval None
 111:Core/Src/main.c ****   */
 112:Core/Src/main.c **** void SystemClock_Config(void)
 113:Core/Src/main.c **** {
 114:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 115:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 125:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 126:Core/Src/main.c ****   {
 127:Core/Src/main.c ****     Error_Handler();
 128:Core/Src/main.c ****   }
 129:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 132:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 139:Core/Src/main.c ****   {
 140:Core/Src/main.c ****     Error_Handler();
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c **** }
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** /**
 145:Core/Src/main.c ****   * @brief GPIO Initialization Function
 146:Core/Src/main.c ****   * @param None
 147:Core/Src/main.c ****   * @retval None
ARM GAS  /tmp/cceV6E5I.s 			page 4


 148:Core/Src/main.c ****   */
 149:Core/Src/main.c **** static void MX_GPIO_Init(void)
 150:Core/Src/main.c **** {
  26              		.loc 1 150 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 151:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 151 3 view .LVU1
  40              		.loc 1 151 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0294     		str	r4, [sp, #8]
  43 0008 0394     		str	r4, [sp, #12]
  44 000a 0494     		str	r4, [sp, #16]
  45 000c 0594     		str	r4, [sp, #20]
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 154:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 154 3 is_stmt 1 view .LVU3
  47              	.LBB2:
  48              		.loc 1 154 3 view .LVU4
  49              		.loc 1 154 3 view .LVU5
  50 000e 144B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F01002 		orr	r2, r2, #16
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 154 3 view .LVU6
  55 0018 9A69     		ldr	r2, [r3, #24]
  56 001a 02F01002 		and	r2, r2, #16
  57 001e 0092     		str	r2, [sp]
  58              		.loc 1 154 3 view .LVU7
  59 0020 009A     		ldr	r2, [sp]
  60              	.LBE2:
  61              		.loc 1 154 3 view .LVU8
 155:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  62              		.loc 1 155 3 view .LVU9
  63              	.LBB3:
  64              		.loc 1 155 3 view .LVU10
  65              		.loc 1 155 3 view .LVU11
  66 0022 9A69     		ldr	r2, [r3, #24]
  67 0024 42F00402 		orr	r2, r2, #4
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 155 3 view .LVU12
  70 002a 9B69     		ldr	r3, [r3, #24]
  71 002c 03F00403 		and	r3, r3, #4
  72 0030 0193     		str	r3, [sp, #4]
  73              		.loc 1 155 3 view .LVU13
  74 0032 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/cceV6E5I.s 			page 5


  75              	.LBE3:
  76              		.loc 1 155 3 view .LVU14
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 158:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
  77              		.loc 1 158 3 view .LVU15
  78 0034 0B4D     		ldr	r5, .L3+4
  79 0036 0122     		movs	r2, #1
  80 0038 4FF40051 		mov	r1, #8192
  81 003c 2846     		mov	r0, r5
  82 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
  83              	.LVL0:
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 161:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
  84              		.loc 1 161 3 view .LVU16
  85              		.loc 1 161 23 is_stmt 0 view .LVU17
  86 0042 4FF40053 		mov	r3, #8192
  87 0046 0293     		str	r3, [sp, #8]
 162:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  88              		.loc 1 162 3 is_stmt 1 view .LVU18
  89              		.loc 1 162 24 is_stmt 0 view .LVU19
  90 0048 1123     		movs	r3, #17
  91 004a 0393     		str	r3, [sp, #12]
 163:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  92              		.loc 1 163 3 is_stmt 1 view .LVU20
  93              		.loc 1 163 24 is_stmt 0 view .LVU21
  94 004c 0494     		str	r4, [sp, #16]
 164:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95              		.loc 1 164 3 is_stmt 1 view .LVU22
  96              		.loc 1 164 25 is_stmt 0 view .LVU23
  97 004e 0223     		movs	r3, #2
  98 0050 0593     		str	r3, [sp, #20]
 165:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  99              		.loc 1 165 3 is_stmt 1 view .LVU24
 100 0052 02A9     		add	r1, sp, #8
 101 0054 2846     		mov	r0, r5
 102 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 103              	.LVL1:
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** }
 104              		.loc 1 167 1 is_stmt 0 view .LVU25
 105 005a 07B0     		add	sp, sp, #28
 106              	.LCFI2:
 107              		.cfi_def_cfa_offset 12
 108              		@ sp needed
 109 005c 30BD     		pop	{r4, r5, pc}
 110              	.L4:
 111 005e 00BF     		.align	2
 112              	.L3:
 113 0060 00100240 		.word	1073876992
 114 0064 00100140 		.word	1073811456
 115              		.cfi_endproc
 116              	.LFE67:
 118              		.section	.text.SystemClock_Config,"ax",%progbits
 119              		.align	1
 120              		.global	SystemClock_Config
ARM GAS  /tmp/cceV6E5I.s 			page 6


 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu softvfp
 126              	SystemClock_Config:
 127              	.LFB66:
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 128              		.loc 1 113 1 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 64
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132 0000 30B5     		push	{r4, r5, lr}
 133              	.LCFI3:
 134              		.cfi_def_cfa_offset 12
 135              		.cfi_offset 4, -12
 136              		.cfi_offset 5, -8
 137              		.cfi_offset 14, -4
 138 0002 91B0     		sub	sp, sp, #68
 139              	.LCFI4:
 140              		.cfi_def_cfa_offset 80
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 141              		.loc 1 114 3 view .LVU27
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 142              		.loc 1 114 22 is_stmt 0 view .LVU28
 143 0004 0024     		movs	r4, #0
 144 0006 0794     		str	r4, [sp, #28]
 145 0008 0894     		str	r4, [sp, #32]
 146 000a 0994     		str	r4, [sp, #36]
 147 000c 0C94     		str	r4, [sp, #48]
 115:Core/Src/main.c **** 
 148              		.loc 1 115 3 is_stmt 1 view .LVU29
 115:Core/Src/main.c **** 
 149              		.loc 1 115 22 is_stmt 0 view .LVU30
 150 000e 0194     		str	r4, [sp, #4]
 151 0010 0294     		str	r4, [sp, #8]
 152 0012 0394     		str	r4, [sp, #12]
 153 0014 0494     		str	r4, [sp, #16]
 154 0016 0594     		str	r4, [sp, #20]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 155              		.loc 1 119 3 is_stmt 1 view .LVU31
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 156              		.loc 1 119 36 is_stmt 0 view .LVU32
 157 0018 0225     		movs	r5, #2
 158 001a 0695     		str	r5, [sp, #24]
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 159              		.loc 1 120 3 is_stmt 1 view .LVU33
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 160              		.loc 1 120 30 is_stmt 0 view .LVU34
 161 001c 0123     		movs	r3, #1
 162 001e 0A93     		str	r3, [sp, #40]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 163              		.loc 1 121 3 is_stmt 1 view .LVU35
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 164              		.loc 1 121 41 is_stmt 0 view .LVU36
 165 0020 1023     		movs	r3, #16
 166 0022 0B93     		str	r3, [sp, #44]
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
ARM GAS  /tmp/cceV6E5I.s 			page 7


 167              		.loc 1 122 3 is_stmt 1 view .LVU37
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 168              		.loc 1 122 34 is_stmt 0 view .LVU38
 169 0024 0D95     		str	r5, [sp, #52]
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 170              		.loc 1 123 3 is_stmt 1 view .LVU39
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 171              		.loc 1 123 35 is_stmt 0 view .LVU40
 172 0026 0E94     		str	r4, [sp, #56]
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 173              		.loc 1 124 3 is_stmt 1 view .LVU41
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 174              		.loc 1 124 32 is_stmt 0 view .LVU42
 175 0028 4FF46013 		mov	r3, #3670016
 176 002c 0F93     		str	r3, [sp, #60]
 125:Core/Src/main.c ****   {
 177              		.loc 1 125 3 is_stmt 1 view .LVU43
 125:Core/Src/main.c ****   {
 178              		.loc 1 125 7 is_stmt 0 view .LVU44
 179 002e 06A8     		add	r0, sp, #24
 180 0030 FFF7FEFF 		bl	HAL_RCC_OscConfig
 181              	.LVL2:
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 182              		.loc 1 131 3 is_stmt 1 view .LVU45
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 183              		.loc 1 131 31 is_stmt 0 view .LVU46
 184 0034 0F23     		movs	r3, #15
 185 0036 0193     		str	r3, [sp, #4]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 186              		.loc 1 133 3 is_stmt 1 view .LVU47
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 187              		.loc 1 133 34 is_stmt 0 view .LVU48
 188 0038 0295     		str	r5, [sp, #8]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 189              		.loc 1 134 3 is_stmt 1 view .LVU49
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 190              		.loc 1 134 35 is_stmt 0 view .LVU50
 191 003a 0394     		str	r4, [sp, #12]
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 192              		.loc 1 135 3 is_stmt 1 view .LVU51
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 193              		.loc 1 135 36 is_stmt 0 view .LVU52
 194 003c 4FF48063 		mov	r3, #1024
 195 0040 0493     		str	r3, [sp, #16]
 136:Core/Src/main.c **** 
 196              		.loc 1 136 3 is_stmt 1 view .LVU53
 136:Core/Src/main.c **** 
 197              		.loc 1 136 36 is_stmt 0 view .LVU54
 198 0042 0594     		str	r4, [sp, #20]
 138:Core/Src/main.c ****   {
 199              		.loc 1 138 3 is_stmt 1 view .LVU55
 138:Core/Src/main.c ****   {
 200              		.loc 1 138 7 is_stmt 0 view .LVU56
 201 0044 2946     		mov	r1, r5
 202 0046 01A8     		add	r0, sp, #4
 203 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 204              	.LVL3:
ARM GAS  /tmp/cceV6E5I.s 			page 8


 142:Core/Src/main.c **** 
 205              		.loc 1 142 1 view .LVU57
 206 004c 11B0     		add	sp, sp, #68
 207              	.LCFI5:
 208              		.cfi_def_cfa_offset 12
 209              		@ sp needed
 210 004e 30BD     		pop	{r4, r5, pc}
 211              		.cfi_endproc
 212              	.LFE66:
 214              		.section	.text.main,"ax",%progbits
 215              		.align	1
 216              		.global	main
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 220              		.fpu softvfp
 222              	main:
 223              	.LFB65:
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 224              		.loc 1 66 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ Volatile: function does not return.
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229 0000 08B5     		push	{r3, lr}
 230              	.LCFI6:
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 3, -8
 233              		.cfi_offset 14, -4
  74:Core/Src/main.c **** 
 234              		.loc 1 74 3 view .LVU59
 235 0002 FFF7FEFF 		bl	HAL_Init
 236              	.LVL4:
  81:Core/Src/main.c **** 
 237              		.loc 1 81 3 view .LVU60
 238 0006 FFF7FEFF 		bl	SystemClock_Config
 239              	.LVL5:
  88:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 240              		.loc 1 88 3 view .LVU61
 241 000a FFF7FEFF 		bl	MX_GPIO_Init
 242              	.LVL6:
 243              	.L8:
  97:Core/Src/main.c ****   {
 244              		.loc 1 97 3 discriminator 1 view .LVU62
  99:Core/Src/main.c ****     HAL_Delay(100);
 245              		.loc 1 99 5 discriminator 1 view .LVU63
 246 000e 4FF40051 		mov	r1, #8192
 247 0012 0348     		ldr	r0, .L10
 248 0014 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 249              	.LVL7:
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 250              		.loc 1 100 5 discriminator 1 view .LVU64
 251 0018 6420     		movs	r0, #100
 252 001a FFF7FEFF 		bl	HAL_Delay
 253              	.LVL8:
  97:Core/Src/main.c ****   {
 254              		.loc 1 97 9 discriminator 1 view .LVU65
ARM GAS  /tmp/cceV6E5I.s 			page 9


 255 001e F6E7     		b	.L8
 256              	.L11:
 257              		.align	2
 258              	.L10:
 259 0020 00100140 		.word	1073811456
 260              		.cfi_endproc
 261              	.LFE65:
 263              		.section	.text.Error_Handler,"ax",%progbits
 264              		.align	1
 265              		.global	Error_Handler
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu softvfp
 271              	Error_Handler:
 272              	.LFB68:
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /* USER CODE END 4 */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c **** /**
 174:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 175:Core/Src/main.c ****   * @retval None
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c **** void Error_Handler(void)
 178:Core/Src/main.c **** {
 273              		.loc 1 178 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 179:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 180:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 183:Core/Src/main.c **** }
 278              		.loc 1 183 1 view .LVU67
 279 0000 7047     		bx	lr
 280              		.cfi_endproc
 281              	.LFE68:
 283              		.text
 284              	.Letext0:
 285              		.file 2 "/opt/gcc-arm/arm-none-eabi/include/machine/_default_types.h"
 286              		.file 3 "/opt/gcc-arm/arm-none-eabi/include/sys/_stdint.h"
 287              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 288              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 289              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 290              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 291              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 292              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 293              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 294              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/cceV6E5I.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cceV6E5I.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cceV6E5I.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cceV6E5I.s:113    .text.MX_GPIO_Init:0000000000000060 $d
     /tmp/cceV6E5I.s:119    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cceV6E5I.s:126    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cceV6E5I.s:215    .text.main:0000000000000000 $t
     /tmp/cceV6E5I.s:222    .text.main:0000000000000000 main
     /tmp/cceV6E5I.s:259    .text.main:0000000000000020 $d
     /tmp/cceV6E5I.s:264    .text.Error_Handler:0000000000000000 $t
     /tmp/cceV6E5I.s:271    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
