<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="axs_2configs_2103_2target__mem__config_8h" kind="file">
    <compoundname>axs/configs/103/target_mem_config.h</compoundname>
    <includes refid="arc__feature__config_8h" local="yes">arc_feature_config.h</includes>
    <incdepgraph>
      <node id="7905">
        <label>arc_feature_config.h</label>
        <link refid="arc__feature__config_8h"/>
      </node>
      <node id="7904">
        <label>target_mem_config.h</label>
        <link refid="axs/configs/103/target_mem_config.h"/>
        <childnode refid="7905" relation="include">
        </childnode>
      </node>
    </incdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1ab505cac33be1c27f91e5388de8fb68ba" prot="public" static="no">
        <name>SRAM_CPU_START</name>
        <initializer>0x0</initializer>
        <briefdescription>
<para>DO NOT MODIFY THIS PART. </para>        </briefdescription>
        <detaileddescription>
<para>The information of memory devices on the board </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="44" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="44" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1ae6a6130fbd93eca93a6e3542da2b7818" prot="public" static="no">
        <name>SRAM_CPU_LENGTH</name>
        <initializer>0x20000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="45" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="45" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a32823d619f55657f1dc68d4818a2241f" prot="public" static="no">
        <name>SRAM_MB_START</name>
        <initializer>0x20000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="47" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="47" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a7bf31b1f754e646517f6d65980b0ad70" prot="public" static="no">
        <name>SRAM_MB_LENGTH</name>
        <initializer>0x20000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="48" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="48" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a2fc60751a25cbec5b8eb1ef7bc473c9b" prot="public" static="no">
        <name>ROM_CPU_START</name>
        <initializer>0x30000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="50" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="50" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a0d05c9eac7cccdba6b9a39811ef62933" prot="public" static="no">
        <name>ROM_CPU_LENGTH</name>
        <initializer>0x8000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="51" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="51" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a688ac9026e849ed8696e6cf0a4b90120" prot="public" static="no">
        <name>ICCM_SIZE</name>
        <initializer>0x40000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="62" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="62" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a922e3fda161443f08068f1d8fa4715c1" prot="public" static="no">
        <name>ICCM_START</name>
        <initializer>0x10000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="65" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="65" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a3e5ee7d5aebabfd4fc3c7ee0487cff2d" prot="public" static="no">
        <name>DCCM_SIZE</name>
        <initializer>0x40000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="78" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a921559b41125582332ae6cf9d7ba86fb" prot="public" static="no">
        <name>DCCM_START</name>
        <initializer>0xC0000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="81" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a8a0a71f16dd7f61d6e77062b717b09d1" prot="public" static="no">
        <name>EXT_ROM_START</name>
        <initializer>0x80000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="87" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1ac98d4b3ac64eb855b66e52f86f6d2265" prot="public" static="no">
        <name>EXT_ROM_SIZE</name>
        <initializer>0x6000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="91" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="91" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a7341b0b36bbecc4d1e1c921f67316875" prot="public" static="no">
        <name>EXT_RAM_START</name>
        <initializer>0x86000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="95" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a9ee685800a5b27a5c8f4c2da5279fccd" prot="public" static="no">
        <name>EXT_RAM_SIZE</name>
        <initializer>0x2000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="99" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a04425dd2de73472040200ceab7bd337f" prot="public" static="no">
        <name>REGION_ICCM_START</name>
        <initializer>ICCM_START</initializer>
        <briefdescription>
<para>The default regions assigned for application to use, by default, each region will use all the space of each memory device User can config the start address and the size of the regions to limit the application using. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="110" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="110" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1ae5f2d82681b655c7e34d1350bd591188" prot="public" static="no">
        <name>REGION_ICCM_SIZE</name>
        <initializer><ref refid="emsk_2configs_223_2target__mem__config_8h_1a688ac9026e849ed8696e6cf0a4b90120" kindref="member">ICCM_SIZE</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="111" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a4f2400b7cc55df372e76e68732ae899a" prot="public" static="no">
        <name>REGION_DCCM_START</name>
        <initializer>DCCM_START</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="115" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="115" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a06bc21a5c2004e4fc416e58884b7b974" prot="public" static="no">
        <name>REGION_DCCM_SIZE</name>
        <initializer>DCCM_SIZE</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="116" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="116" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1ad8f79238a783051c73e39002442e50f7" prot="public" static="no">
        <name>REGION_EXT_ROM_START</name>
        <initializer>EXT_ROM_START</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="120" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a9e0c1f47ec63f5848126addb90f8f987" prot="public" static="no">
        <name>REGION_EXT_ROM_SIZE</name>
        <initializer>EXT_ROM_SIZE</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="121" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a093d54517b4059771ffd206aaae9df55" prot="public" static="no">
        <name>REGION_EXT_RAM_START</name>
        <initializer>EXT_RAM_START</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="125" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="125" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a3c70fdd8d6a08cdc879b83e414d5ccb6" prot="public" static="no">
        <name>REGION_EXT_RAM_SIZE</name>
        <initializer>EXT_RAM_SIZE</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="126" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a8bb4a874d983174c3683814ad1b508b5" prot="public" static="no">
        <name>IMAGE_HEAD_SIZE</name>
        <initializer>0x0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="129" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="129" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1ac6c6ef548a4f1fa514b7c196d4f82802" prot="public" static="no">
        <name>REGION_ROM</name>
        <initializer>REGION_ICCM</initializer>
        <briefdescription>
<para>The default regions used to generate link script User can select region by configuring REGION_ROM and REGION_RAM For REGION_ROM, REGION_ICCM, REGION_EXT_ROM are available For REGION_RAM, REGION_DCCM and REGION_EXT_RAM are available. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="141" column="10" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="axs_2configs_2103_2target__mem__config_8h_1a53ff4085e00320a3b2bb4a3acd6223fc" prot="public" static="no">
        <name>REGION_RAM</name>
        <initializer>REGION_DCCM</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" line="149" column="10" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h" bodystart="149" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2018,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment">---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>_TARGET_MEM_CONFIG_H_</highlight></codeline>
<codeline lineno="31"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>_TARGET_MEM_CONFIG_H_</highlight></codeline>
<codeline lineno="32"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__feature__config_8h" kindref="compound">arc_feature_config.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34"><highlight class="normal"></highlight></codeline>
<codeline lineno="35"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>USE_APPL_MEM_CONFIG</highlight></codeline>
<codeline lineno="36"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#include<sp/>&quot;appl_mem_config.h&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="38"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="44"><highlight class="preprocessor">#define<sp/>SRAM_CPU_START<sp/><sp/>0x0</highlight></codeline>
<codeline lineno="45"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>SRAM_CPU_LENGTH<sp/>0x20000</highlight></codeline>
<codeline lineno="46"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SRAM_MB_START<sp/><sp/><sp/>0x20000000</highlight></codeline>
<codeline lineno="48"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>SRAM_MB_LENGTH<sp/><sp/>0x20000</highlight></codeline>
<codeline lineno="49"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ROM_CPU_START<sp/><sp/><sp/>0x30000000</highlight></codeline>
<codeline lineno="51"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>ROM_CPU_LENGTH<sp/><sp/>0x8000</highlight></codeline>
<codeline lineno="52"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>ARC_FEATURE_ICCM_PRESENT</highlight></codeline>
<codeline lineno="54"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifndef<sp/>ICCM_SIZE</highlight></codeline>
<codeline lineno="55"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>ICCM_SIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>ARC_FEATURE_ICCM_SIZE</highlight></codeline>
<codeline lineno="56"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="57"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifndef<sp/>ICCM_START</highlight></codeline>
<codeline lineno="58"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>ICCM_START<sp/><sp/><sp/><sp/><sp/><sp/>ARC_FEATURE_ICCM_BASE</highlight></codeline>
<codeline lineno="59"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="60"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#else</highlight></codeline>
<codeline lineno="61"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifndef<sp/>ICCM_SIZE</highlight></codeline>
<codeline lineno="62"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>ICCM_SIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x40000</highlight></codeline>
<codeline lineno="63"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="64"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifndef<sp/>ICCM_START</highlight></codeline>
<codeline lineno="65"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>ICCM_START<sp/><sp/><sp/><sp/><sp/><sp/>0x10000000</highlight></codeline>
<codeline lineno="66"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="67"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="68"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>ARC_FEATURE_DCCM_PRESENT</highlight></codeline>
<codeline lineno="70"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifndef<sp/>DCCM_SIZE</highlight></codeline>
<codeline lineno="71"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DCCM_SIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>ARC_FEATURE_DCCM_SIZE</highlight></codeline>
<codeline lineno="72"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="73"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifndef<sp/>DCCM_START</highlight></codeline>
<codeline lineno="74"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DCCM_START<sp/><sp/><sp/><sp/><sp/><sp/>ARC_FEATURE_DCCM_BASE</highlight></codeline>
<codeline lineno="75"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="76"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#else</highlight></codeline>
<codeline lineno="77"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifndef<sp/>DCCM_SIZE</highlight></codeline>
<codeline lineno="78"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DCCM_SIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x40000</highlight></codeline>
<codeline lineno="79"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="80"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifndef<sp/>DCCM_START</highlight></codeline>
<codeline lineno="81"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DCCM_START<sp/><sp/><sp/><sp/><sp/><sp/>0xC0000000</highlight></codeline>
<codeline lineno="82"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="83"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="84"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>A<sp/>fake<sp/>ROM,<sp/>assigned<sp/>from<sp/>RAM<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="86"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>EXT_ROM_START</highlight></codeline>
<codeline lineno="87"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>EXT_ROM_START<sp/><sp/><sp/>0x80000000</highlight></codeline>
<codeline lineno="88"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="89"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>EXT_ROM_SIZE</highlight></codeline>
<codeline lineno="91"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>EXT_ROM_SIZE<sp/><sp/><sp/><sp/>0x6000000</highlight></codeline>
<codeline lineno="92"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="93"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="94"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>EXT_RAM_START</highlight></codeline>
<codeline lineno="95"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>EXT_RAM_START<sp/><sp/><sp/>0x86000000</highlight></codeline>
<codeline lineno="96"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="97"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="98"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>EXT_RAM_SIZE</highlight></codeline>
<codeline lineno="99"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>EXT_RAM_SIZE<sp/><sp/><sp/><sp/>0x2000000</highlight></codeline>
<codeline lineno="100"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="101"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="109"><highlight class="preprocessor">#ifndef<sp/>REGION_ICCM_START</highlight></codeline>
<codeline lineno="110"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_ICCM_START<sp/><sp/><sp/><sp/><sp/><sp/><sp/>ICCM_START</highlight></codeline>
<codeline lineno="111"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_ICCM_SIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>ICCM_SIZE</highlight></codeline>
<codeline lineno="112"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="113"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>REGION_DCCM_START</highlight></codeline>
<codeline lineno="115"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_DCCM_START<sp/><sp/><sp/><sp/><sp/><sp/><sp/>DCCM_START</highlight></codeline>
<codeline lineno="116"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_DCCM_SIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DCCM_SIZE</highlight></codeline>
<codeline lineno="117"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="118"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="119"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>REGION_EXT_ROM_START</highlight></codeline>
<codeline lineno="120"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_EXT_ROM_START<sp/><sp/><sp/><sp/>EXT_ROM_START</highlight></codeline>
<codeline lineno="121"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_EXT_ROM_SIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>EXT_ROM_SIZE</highlight></codeline>
<codeline lineno="122"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="123"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="124"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>REGION_EXT_RAM_START</highlight></codeline>
<codeline lineno="125"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_EXT_RAM_START<sp/><sp/><sp/><sp/>EXT_RAM_START</highlight></codeline>
<codeline lineno="126"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_EXT_RAM_SIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>EXT_RAM_SIZE</highlight></codeline>
<codeline lineno="127"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="128"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="129"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IMAGE_HEAD_SIZE<sp/>0x0</highlight></codeline>
<codeline lineno="130"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="137"><highlight class="preprocessor">#ifndef<sp/>REGION_ROM</highlight></codeline>
<codeline lineno="138"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifdef<sp/>ARC_FEATURE_ICACHE_PRESENT</highlight></codeline>
<codeline lineno="139"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_ROM<sp/><sp/><sp/><sp/><sp/><sp/>REGION_EXT_ROM</highlight></codeline>
<codeline lineno="140"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#else</highlight></codeline>
<codeline lineno="141"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_ROM<sp/><sp/><sp/><sp/><sp/><sp/>REGION_ICCM</highlight></codeline>
<codeline lineno="142"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="143"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="144"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>REGION_RAM</highlight></codeline>
<codeline lineno="146"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#ifdef<sp/>ARC_FEATURE_DCACHE_PRESENT</highlight></codeline>
<codeline lineno="147"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_RAM<sp/><sp/><sp/><sp/><sp/><sp/>REGION_EXT_RAM</highlight></codeline>
<codeline lineno="148"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#else</highlight></codeline>
<codeline lineno="149"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>REGION_RAM<sp/><sp/><sp/><sp/><sp/><sp/>REGION_DCCM</highlight></codeline>
<codeline lineno="150"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="151"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="152"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="153"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>_TARGET_MEM_CONFIG_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/axs/configs/103/target_mem_config.h"/>
  </compounddef>
</doxygen>
