

================================================================
== Vivado HLS Report for 'Timer'
================================================================
* Date:           Tue May 17 11:43:05 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        Timer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	4  / (!state_load & !PPS_read_1) | (state_load & !tmp_5 & !tmp_7)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: num_clks_assign [1/1] 0.00ns
._crit_edge:9  %num_clks_assign = alloca i32, align 4

ST_1: hop_rate_assign [1/1] 0.00ns
._crit_edge:10  %hop_rate_assign = alloca i32, align 4

ST_1: pps_reg [1/1] 0.00ns
._crit_edge:11  %pps_reg = alloca i1, align 1

ST_1: stg_8 [1/1] 1.57ns
._crit_edge:14  store volatile i1 false, i1* %pps_reg, align 1

ST_1: stg_9 [1/1] 1.57ns
._crit_edge:24  store i32 0, i32* @ticks, align 4


 <State 2>: 1.57ns
ST_2: hop_rate_read [1/1] 0.00ns
._crit_edge:7  %hop_rate_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hop_rate) nounwind

ST_2: stg_11 [1/1] 0.00ns
._crit_edge:13  store volatile i32 %hop_rate_read, i32* %hop_rate_assign, align 4

ST_2: PPS_read [1/1] 0.00ns
._crit_edge:18  %PPS_read = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %PPS) nounwind

ST_2: stg_13 [1/1] 1.57ns
._crit_edge:19  store volatile i1 %PPS_read, i1* %pps_reg, align 1


 <State 3>: 4.96ns
ST_3: stg_14 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %PPS) nounwind, !map !0

ST_3: stg_15 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pps_en) nounwind, !map !6

ST_3: stg_16 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_clks) nounwind, !map !10

ST_3: stg_17 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %hop_rate) nounwind, !map !16

ST_3: stg_18 [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %trigger_out) nounwind, !map !20

ST_3: stg_19 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pps_edge) nounwind, !map !24

ST_3: stg_20 [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @Timer_str) nounwind

ST_3: num_clks_read [1/1] 0.00ns
._crit_edge:8  %num_clks_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_clks) nounwind

ST_3: stg_22 [1/1] 0.00ns
._crit_edge:12  store volatile i32 %num_clks_read, i32* %num_clks_assign, align 4

ST_3: stg_23 [1/1] 0.00ns
._crit_edge:15  call void (...)* @_ssdm_op_SpecReset(i1* @state, i32 1, [1 x i8]* @p_str) nounwind

ST_3: stg_24 [1/1] 0.00ns
._crit_edge:16  call void (...)* @_ssdm_op_SpecReset(i32* @ticks, i32 1, [1 x i8]* @p_str) nounwind

ST_3: stg_25 [1/1] 0.00ns
._crit_edge:17  call void (...)* @_ssdm_op_SpecReset(i32* @trigger_count, i32 1, [1 x i8]* @p_str) nounwind

ST_3: pps_reg_load1 [1/1] 0.00ns
._crit_edge:20  %pps_reg_load1 = load volatile i1* %pps_reg, align 1

ST_3: stg_27 [1/1] 0.00ns
._crit_edge:21  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %pps_edge, i1 false) nounwind

ST_3: state_load [1/1] 0.00ns
._crit_edge:22  %state_load = load i1* @state, align 1

ST_3: stg_29 [1/1] 0.00ns
._crit_edge:23  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %trigger_out, i1 false) nounwind

ST_3: stg_30 [1/1] 0.00ns
._crit_edge:25  br i1 %state_load, label %4, label %0

ST_3: stg_31 [1/1] 1.57ns
:0  store i32 0, i32* @trigger_count, align 4

ST_3: stg_32 [1/1] 0.00ns
:1  br label %1

ST_3: trigger_count_load [1/1] 0.00ns
:0  %trigger_count_load = load i32* @trigger_count, align 4

ST_3: hop_rate_assign_load [1/1] 0.00ns
:1  %hop_rate_assign_load = load volatile i32* %hop_rate_assign, align 4

ST_3: tmp_4 [1/1] 2.44ns
:2  %tmp_4 = add i32 %hop_rate_assign_load, -1

ST_3: tmp_5 [1/1] 2.52ns
:3  %tmp_5 = icmp eq i32 %trigger_count_load, %tmp_4

ST_3: stg_37 [1/1] 0.00ns
:4  br i1 %tmp_5, label %5, label %.preheader

ST_3: stg_38 [1/1] 1.57ns
:0  store i32 0, i32* @trigger_count, align 4

ST_3: stg_39 [1/1] 1.57ns
:1  store i1 false, i1* @state, align 1

ST_3: stg_40 [1/1] 0.00ns
:2  br label %._crit_edge1


 <State 4>: 4.01ns
ST_4: PPS_read_1 [1/1] 0.00ns
:0  %PPS_read_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %PPS) nounwind

ST_4: stg_42 [1/1] 0.00ns
:1  br i1 %PPS_read_1, label %3, label %2

ST_4: stg_43 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: stg_44 [1/1] 0.00ns
:1  br label %1

ST_4: stg_45 [1/1] 1.57ns
:0  store i1 true, i1* @state, align 1

ST_4: stg_46 [1/1] 0.00ns
:1  br label %._crit_edge1

ST_4: ticks_load [1/1] 0.00ns
.preheader:0  %ticks_load = load i32* @ticks, align 4

ST_4: num_clks_assign_load [1/1] 0.00ns
.preheader:1  %num_clks_assign_load = load volatile i32* %num_clks_assign, align 4

ST_4: tmp_7 [1/1] 2.52ns
.preheader:2  %tmp_7 = icmp eq i32 %ticks_load, %num_clks_assign_load

ST_4: stg_50 [1/1] 0.00ns
.preheader:3  br i1 %tmp_7, label %7, label %6

ST_4: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: tmp_9 [1/1] 2.44ns
:1  %tmp_9 = add i32 %ticks_load, 1

ST_4: stg_53 [1/1] 1.57ns
:2  store i32 %tmp_9, i32* @ticks, align 4

ST_4: stg_54 [1/1] 0.00ns
:3  br label %.preheader

ST_4: stg_55 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %trigger_out, i1 true) nounwind

ST_4: tmp_8 [1/1] 2.44ns
:1  %tmp_8 = add i32 %trigger_count_load, 1

ST_4: stg_57 [1/1] 1.57ns
:2  store i32 %tmp_8, i32* @trigger_count, align 4

ST_4: stg_58 [1/1] 0.00ns
:3  br label %._crit_edge1

ST_4: stg_59 [1/1] 0.00ns
._crit_edge1:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ PPS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fb432bf94b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pps_en]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fb432d9f210; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_clks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fb432b7a800; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hop_rate]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fb432d822c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trigger_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fb432e3c3b0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pps_edge]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fb432d94e70; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fb432e5b720; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ticks]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fb432d9f190; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ trigger_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fb432db17d0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_clks_assign      (alloca       ) [ 00111]
hop_rate_assign      (alloca       ) [ 00110]
pps_reg              (alloca       ) [ 01110]
stg_8                (store        ) [ 00000]
stg_9                (store        ) [ 00000]
hop_rate_read        (read         ) [ 00000]
stg_11               (store        ) [ 00000]
PPS_read             (read         ) [ 00000]
stg_13               (store        ) [ 00000]
stg_14               (specbitsmap  ) [ 00000]
stg_15               (specbitsmap  ) [ 00000]
stg_16               (specbitsmap  ) [ 00000]
stg_17               (specbitsmap  ) [ 00000]
stg_18               (specbitsmap  ) [ 00000]
stg_19               (specbitsmap  ) [ 00000]
stg_20               (spectopmodule) [ 00000]
num_clks_read        (read         ) [ 00000]
stg_22               (store        ) [ 00000]
stg_23               (specreset    ) [ 00000]
stg_24               (specreset    ) [ 00000]
stg_25               (specreset    ) [ 00000]
pps_reg_load1        (load         ) [ 00000]
stg_27               (write        ) [ 00000]
state_load           (load         ) [ 00011]
stg_29               (write        ) [ 00000]
stg_30               (br           ) [ 00000]
stg_31               (store        ) [ 00000]
stg_32               (br           ) [ 00000]
trigger_count_load   (load         ) [ 00001]
hop_rate_assign_load (load         ) [ 00000]
tmp_4                (add          ) [ 00000]
tmp_5                (icmp         ) [ 00011]
stg_37               (br           ) [ 00000]
stg_38               (store        ) [ 00000]
stg_39               (store        ) [ 00000]
stg_40               (br           ) [ 00000]
PPS_read_1           (read         ) [ 00001]
stg_42               (br           ) [ 00000]
stg_43               (wait         ) [ 00000]
stg_44               (br           ) [ 00000]
stg_45               (store        ) [ 00000]
stg_46               (br           ) [ 00000]
ticks_load           (load         ) [ 00000]
num_clks_assign_load (load         ) [ 00000]
tmp_7                (icmp         ) [ 00001]
stg_50               (br           ) [ 00000]
stg_51               (wait         ) [ 00000]
tmp_9                (add          ) [ 00000]
stg_53               (store        ) [ 00000]
stg_54               (br           ) [ 00000]
stg_55               (write        ) [ 00000]
tmp_8                (add          ) [ 00000]
stg_57               (store        ) [ 00000]
stg_58               (br           ) [ 00000]
stg_59               (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="PPS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PPS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pps_en">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pps_en"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_clks">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_clks"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hop_rate">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hop_rate"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trigger_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trigger_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pps_edge">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pps_edge"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ticks">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ticks"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="trigger_count">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trigger_count"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Timer_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="num_clks_assign_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_clks_assign/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="hop_rate_assign_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hop_rate_assign/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="pps_reg_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pps_reg/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="hop_rate_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hop_rate_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="PPS_read/2 PPS_read_1/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="num_clks_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_clks_read/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="stg_27_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_27/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_29/3 stg_55/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_31/3 stg_38/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="stg_8_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_8/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="stg_9_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_9/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="stg_11_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_11/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="stg_13_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="1"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_13/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="stg_22_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="pps_reg_load1_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="2"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pps_reg_load1/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="state_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trigger_count_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="trigger_count_load/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="hop_rate_assign_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hop_rate_assign_load/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_4_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_5_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="stg_39_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_39/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="stg_45_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="ticks_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ticks_load/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="num_clks_assign_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="3"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_clks_assign_load/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_7_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_9_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="stg_53_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_8_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="stg_57_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/4 "/>
</bind>
</comp>

<comp id="201" class="1005" name="num_clks_assign_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2"/>
<pin id="203" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_clks_assign "/>
</bind>
</comp>

<comp id="207" class="1005" name="hop_rate_assign_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hop_rate_assign "/>
</bind>
</comp>

<comp id="213" class="1005" name="pps_reg_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="pps_reg "/>
</bind>
</comp>

<comp id="220" class="1005" name="state_load_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="224" class="1005" name="trigger_count_load_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trigger_count_load "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_5_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="60" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="66" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="72" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="134" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="165" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="165" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="48" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="210"><net_src comp="52" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="216"><net_src comp="56" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="223"><net_src comp="130" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="134" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="232"><net_src comp="147" pin="2"/><net_sink comp="229" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: trigger_out | {3 4 }
	Port: pps_edge | {3 }
  - Chain level:
	State 1
		stg_8 : 1
	State 2
	State 3
		stg_30 : 1
		tmp_4 : 1
		tmp_5 : 2
		stg_37 : 3
	State 4
		tmp_7 : 1
		stg_50 : 2
		tmp_9 : 1
		stg_53 : 2
		stg_57 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       tmp_4_fu_141       |    0    |    32   |
|    add   |       tmp_9_fu_178       |    0    |    32   |
|          |       tmp_8_fu_190       |    0    |    32   |
|----------|--------------------------|---------|---------|
|   icmp   |       tmp_5_fu_147       |    0    |    11   |
|          |       tmp_7_fu_172       |    0    |    11   |
|----------|--------------------------|---------|---------|
|          | hop_rate_read_read_fu_60 |    0    |    0    |
|   read   |      grp_read_fu_66      |    0    |    0    |
|          | num_clks_read_read_fu_72 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |    stg_27_write_fu_78    |    0    |    0    |
|          |      grp_write_fu_86     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   118   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  hop_rate_assign_reg_207 |   32   |
|  num_clks_assign_reg_201 |   32   |
|      pps_reg_reg_213     |    1   |
|    state_load_reg_220    |    1   |
|       tmp_5_reg_229      |    1   |
|trigger_count_load_reg_224|   32   |
+--------------------------+--------+
|           Total          |   99   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_86 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  1.571  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   118  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   99   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   99   |   118  |
+-----------+--------+--------+--------+
