AMD_CG_SUPPORT_BIF_MGCG,VAR_0
CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK,VAR_1
CPM_CONTROL__REFCLK_REGS_GATE_ENABLE_MASK,VAR_2
CPM_CONTROL__TXCLK_DYN_GATE_ENABLE_MASK,VAR_3
CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE_MASK,VAR_4
CPM_CONTROL__TXCLK_PERM_GATE_ENABLE_MASK,VAR_5
CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE_MASK,VAR_6
CPM_CONTROL__TXCLK_REGS_GATE_ENABLE_MASK,VAR_7
RREG32_PCIE,FUNC_0
WREG32_PCIE,FUNC_1
smnCPM_CONTROL,VAR_8
nbio_v6_1_update_medium_grain_clock_gating,FUNC_2
adev,VAR_9
enable,VAR_10
def,VAR_11
data,VAR_12
