0.7
2020.2
Nov 14 2025
19:37:27
G:/Xlinix_FPGA/Xlinix_FPGA/FPGA_Class_Project/project_21_half_wave_recitifier/project_21_half_wave_Recitifier.sim/sim_1/behav/xsim/glbl.v,1756381830,verilog,,,,glbl,,,,,,,,
G:/Xlinix_FPGA/Xlinix_FPGA/FPGA_Class_Project/project_21_half_wave_recitifier/project_21_half_wave_Recitifier.srcs/sim_1/new/test.v,1768427680,verilog,,,,tb_HalfWaveROM,,,C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
G:/Xlinix_FPGA/Xlinix_FPGA/FPGA_Class_Project/project_21_half_wave_recitifier/project_21_half_wave_Recitifier.srcs/sources_1/new/top.v,1768428508,verilog,,G:/Xlinix_FPGA/Xlinix_FPGA/FPGA_Class_Project/project_21_half_wave_recitifier/project_21_half_wave_Recitifier.srcs/sim_1/new/test.v,,HalfWaveROM,,,C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
