read -sv run_verilog_mid/adder_32b_16_72_ad6ce1ca4d23220faf8dc1b4fbceb9e3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_72_ad6ce1ca4d23220faf8dc1b4fbceb9e3_yosys.v
