QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 16:31:45 on Aug 17,2025
vlog -mfcu "+define+UVM_NO_DPI" "+cover=bcesft" -suppress 2181 "+acc" -sv -f filelist.f "+define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR" 
-- Compiling module TCOR
-- Compiling module low_level_detector
-- Compiling module clock_select
-- Compiling module wait_state_shift_reg
-- Compiling module TCNT
-- Compiling module TCR
-- Compiling module Timer_register
-- Compiling module priority_encoder
-- Compiling module TCSR
-- Compiling module timer_top
-- Compiling module TCCR
-- Compiling module COMP
-- Compiling module negedge_detector
-- Compiling module apb_master_byte_masking
-- Compiling module pos_det_mode16
-- Compiling module mux_2_to_1
-- Compiling module control_logic
-- Compiling module param_mux
** Warning: ../RTL/param_mux.sv(6): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module high_level_detector
-- Compiling module posedge_detector
-- Compiling module clk_sel_channel
-- Compiling module apb_register
-- Compiling module apb_slave_timer
-- Compiling module comparator
-- Compiling module param_d_ff
** Note: (vlog-2286) ../tb/testbench.sv(2): Using implicit +incdir+/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling interface apb_slave_if
-- Compiling interface apb_if
-- Compiling module testbench
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling package apb_pkg
-- Compiling package common_svh_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package apb_pkg

Top level modules:
	apb_slave_timer
	testbench
End time: 16:31:46 on Aug 17,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
