Running: E:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Xilinx_XIE/Project_final/Main_Test_isim_beh.exe -prj E:/Xilinx_XIE/Project_final/Main_Test_beh.prj work.Main_Test work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Sin.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Cos.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Tan.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Subtract.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Sec.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Or.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Not.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Nor.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Nand.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Multiply.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Modulus.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Log.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/ExOr.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/ExNor.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Divide.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Cot.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Cosec.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/And.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Add.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Main.v" into library work
Analyzing Verilog file "E:/Xilinx_XIE/Project_final/Main_Test.v" into library work
Analyzing Verilog file "E:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/Xilinx_XIE/Project_final/Main.v" Line 29: Port cin is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/Xilinx_XIE/Project_final/Main.v" Line 37: Port out1 is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/Xilinx_XIE/Project_final/Main.v" Line 38: Port out1 is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/Xilinx_XIE/Project_final/Main.v" Line 40: Port out1 is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/Xilinx_XIE/Project_final/Main.v" Line 49: Port clk is not connected to this instance
WARNING:HDLCompiler:189 - "E:/Xilinx_XIE/Project_final/Main.v" Line 30: Size mismatch in connection of port <mult>. Formal port size is 32-bit while actual signal size is 16-bit.
Completed static elaboration
Compiling module Add
Compiling module Subtract
Compiling module Multiply
Compiling module Divide
Compiling module Modulus
Compiling module And
Compiling module Or
Compiling module Not
Compiling module Nand
Compiling module Nor
Compiling module ExOr
Compiling module ExNor
Compiling module Sin
Compiling module Cos
Compiling module Tan
Compiling module Cot
Compiling module Sec
Compiling module Cosec
Compiling module Log
Compiling module Main
Compiling module Main_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable E:/Xilinx_XIE/Project_final/Main_Test_isim_beh.exe
Fuse Memory Usage: 28624 KB
Fuse CPU Usage: 827 ms
