Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Nov  4 19:13:12 2016
| Host         : eecs-digital-10 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 188 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.981        0.000                      0                  393        0.074        0.000                      0                  393        3.000        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          9.981        0.000                      0                  393        0.206        0.000                      0                  393        7.192        0.000                       0                   190  
  clkfbout_clk_wiz_0                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        9.983        0.000                      0                  393        0.206        0.000                      0                  393        7.192        0.000                       0                   190  
  clkfbout_clk_wiz_0_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.981        0.000                      0                  393        0.074        0.000                      0                  393  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.981        0.000                      0                  393        0.074        0.000                      0                  393  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.689ns (50.694%)  route 2.615ns (49.306%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 14.611 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.228    -0.389    Buffer/CLK
    SLICE_X8Y131         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.393     0.004 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.337     0.340    Buffer/pixelOn_reg
    SLICE_X10Y129        LUT1 (Prop_lut1_I0_O)        0.097     0.437 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.232     0.670    Buffer/p_0_in[0]
    SLICE_X9Y129         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.102 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.332 f  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.929     2.261    myCurve/dataScreenLocation[5]
    SLICE_X12Y132        LUT1 (Prop_lut1_I0_O)        0.225     2.486 r  myCurve/pixelOn2_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.486    myCurve/pixelOn2_inferred__0_carry__0_i_4_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.918 r  myCurve/pixelOn2_inferred__0_carry__0/O[2]
                         net (fo=2, routed)           0.590     3.508    myCurve/pixelOn_reg_0[2]
    SLICE_X13Y131        LUT4 (Prop_lut4_I0_O)        0.217     3.725 r  myCurve/pixelOn1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.725    myCurve/pixelOn1_inferred__0_carry_i_5_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.024 r  myCurve/pixelOn1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.024    myCurve/pixelOn1_inferred__0_carry_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.113 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.113    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.202 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.202    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.291 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.527     4.818    myCurve/pixelOn11_in
    SLICE_X14Y133        LUT2 (Prop_lut2_I1_O)        0.097     4.915 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.915    myCurve/pixelOn0
    SLICE_X14Y133        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.130    14.611    myCurve/clk_out1
    SLICE_X14Y133        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346    14.957    
                         clock uncertainty           -0.132    14.824    
    SLICE_X14Y133        FDRE (Setup_fdre_C_D)        0.072    14.896    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             11.391ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.885ns (25.254%)  route 2.619ns (74.746%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.639 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.564     2.781    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.097     2.878 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.235     3.113    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y26         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.158    14.639    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y26         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    14.984    
                         clock uncertainty           -0.132    14.852    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.504    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                 11.391    

Slack (MET) :             11.520ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.885ns (26.268%)  route 2.484ns (73.732%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 14.633 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.430     2.647    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.097     2.744 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.234     2.978    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.152    14.633    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    14.978    
                         clock uncertainty           -0.132    14.846    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.498    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 11.520    

Slack (MET) :             11.718ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.535ns (16.008%)  route 2.807ns (83.992%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 14.603 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.223    -0.394    myXVGA/clk_out1
    SLICE_X13Y127        FDRE                                         r  myXVGA/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.341    -0.053 r  myXVGA/displayX_reg[8]/Q
                         net (fo=12, routed)          1.272     1.218    myXVGA/displayX[8]
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.097     1.315 r  myXVGA/address[10]_i_5/O
                         net (fo=1, routed)           0.761     2.076    myXVGA/address[10]_i_5_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I5_O)        0.097     2.173 r  myXVGA/address[10]_i_1/O
                         net (fo=11, routed)          0.775     2.948    myCurve/E[0]
    SLICE_X11Y125        FDRE                                         r  myCurve/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.122    14.603    myCurve/clk_out1
    SLICE_X11Y125        FDRE                                         r  myCurve/address_reg[3]/C
                         clock pessimism              0.346    14.949    
                         clock uncertainty           -0.132    14.816    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.150    14.666    myCurve/address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                 11.718    

Slack (MET) :             11.751ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/drawStarting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.788ns (22.980%)  route 2.641ns (77.020%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 14.610 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.820     3.038    myCurve/drawStarting0
    SLICE_X9Y132         FDRE                                         r  myCurve/drawStarting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.129    14.610    myCurve/clk_out1
    SLICE_X9Y132         FDRE                                         r  myCurve/drawStarting_reg/C
                         clock pessimism              0.346    14.956    
                         clock uncertainty           -0.132    14.823    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)       -0.034    14.789    myCurve/drawStarting_reg
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 11.751    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.535ns (16.601%)  route 2.688ns (83.399%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 14.603 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.223    -0.394    myXVGA/clk_out1
    SLICE_X13Y127        FDRE                                         r  myXVGA/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.341    -0.053 r  myXVGA/displayX_reg[8]/Q
                         net (fo=12, routed)          1.272     1.218    myXVGA/displayX[8]
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.097     1.315 r  myXVGA/address[10]_i_5/O
                         net (fo=1, routed)           0.761     2.076    myXVGA/address[10]_i_5_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I5_O)        0.097     2.173 r  myXVGA/address[10]_i_1/O
                         net (fo=11, routed)          0.655     2.829    myCurve/E[0]
    SLICE_X10Y125        FDRE                                         r  myCurve/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.122    14.603    myCurve/clk_out1
    SLICE_X10Y125        FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.346    14.949    
                         clock uncertainty           -0.132    14.816    
    SLICE_X10Y125        FDRE (Setup_fdre_C_CE)      -0.119    14.697    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[0]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.132    14.815    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.509    Buffer/trigger_address0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[1]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.132    14.815    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.509    Buffer/trigger_address0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[3]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.132    14.815    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.509    Buffer/trigger_address0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.958ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.684ns (21.963%)  route 2.430ns (78.037%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.097     2.149 r  adcc/trigger_address1[10]_i_1/O
                         net (fo=11, routed)          0.564     2.713    Buffer/trigger_address1_0
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.127    14.608    Buffer/CLK
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[10]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X9Y130         FDRE (Setup_fdre_C_CE)      -0.150    14.671    Buffer/trigger_address1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                 11.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.746%)  route 0.154ns (45.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.557    -0.607    myXVGA/clk_out1
    SLICE_X13Y126        FDRE                                         r  myXVGA/displayX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  myXVGA/displayX_reg[10]/Q
                         net (fo=10, routed)          0.154    -0.312    myXVGA/displayX[10]
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  myXVGA/address[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    myCurve/D[9]
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    myCurve/clk_out1
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[9]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.121    -0.473    myCurve/address_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 myCurve/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.250ns (67.071%)  route 0.123ns (32.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559    -0.605    myCurve/clk_out1
    SLICE_X11Y127        FDRE                                         r  myCurve/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  myCurve/address_reg[7]/Q
                         net (fo=4, routed)           0.123    -0.341    myCurve/ram1_addrb_reg[10][7]
    SLICE_X8Y126         LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myCurve/_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Buffer/address_reg[7][3]
    SLICE_X8Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.232 r  Buffer/_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.232    Buffer/ram0_addrb[7]
    SLICE_X8Y126         FDRE                                         r  Buffer/ram0_addrb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    Buffer/CLK
    SLICE_X8Y126         FDRE                                         r  Buffer/ram0_addrb_reg[7]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X8Y126         FDRE (Hold_fdre_C_D)         0.134    -0.439    Buffer/ram0_addrb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.256ns (70.435%)  route 0.107ns (29.565%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[4]/Q
                         net (fo=1, routed)           0.107    -0.355    myCurve/trigger_address1[4]
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.310 r  myCurve/_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.310    Buffer/address_reg[7]_0[0]
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.240 r  Buffer/_inferred__0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.240    Buffer/ram1_addrb[4]
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    Buffer/CLK
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.134    -0.456    Buffer/ram1_addrb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.273ns (70.995%)  route 0.112ns (29.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X10Y129        FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.329    myCurve/trigger_address1[3]
    SLICE_X8Y128         LUT2 (Prop_lut2_I1_O)        0.045    -0.284 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.284    Buffer/address_reg[3][3]
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.220 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.220    Buffer/ram1_addrb[3]
    SLICE_X8Y128         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.828    -0.845    Buffer/CLK
    SLICE_X8Y128         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.134    -0.436    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.275ns (70.913%)  route 0.113ns (29.087%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X10Y129        FDRE                                         r  Buffer/trigger_address1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/trigger_address1_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.327    myCurve/trigger_address1[5]
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 r  myCurve/_inferred__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.282    Buffer/address_reg[7]_0[1]
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.216 r  Buffer/_inferred__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.216    Buffer/ram1_addrb[5]
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    Buffer/CLK
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[5]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.134    -0.435    Buffer/ram1_addrb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.584%)  route 0.183ns (56.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.553    -0.611    adcc/CLK
    SLICE_X28Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adcc/dataOut_reg[2]/Q
                         net (fo=3, routed)           0.183    -0.288    Trigger/D[0]
    SLICE_X31Y126        FDRE                                         r  Trigger/previousData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.821    -0.852    Trigger/CLK
    SLICE_X31Y126        FDRE                                         r  Trigger/previousData_reg[2]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.070    -0.507    Trigger/previousData_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.170%)  route 0.171ns (47.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.556    -0.608    myXVGA/clk_out1
    SLICE_X13Y125        FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  myXVGA/displayX_reg[7]/Q
                         net (fo=14, routed)          0.171    -0.297    myXVGA/displayX[7]
    SLICE_X12Y125        LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  myXVGA/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.252    myXVGA/hsync_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  myXVGA/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.824    -0.849    myXVGA/clk_out1
    SLICE_X12Y125        FDRE                                         r  myXVGA/hsync_reg/C
                         clock pessimism              0.254    -0.595    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.121    -0.474    myXVGA/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.038%)  route 0.171ns (47.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.557    -0.607    myXVGA/clk_out1
    SLICE_X13Y126        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  myXVGA/displayX_reg[2]/Q
                         net (fo=15, routed)          0.171    -0.295    myXVGA/displayX[2]
    SLICE_X12Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.250 r  myXVGA/address[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    myCurve/D[2]
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    myCurve/clk_out1
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[2]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.120    -0.474    myCurve/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.170%)  route 0.143ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.553    -0.611    adcc/CLK
    SLICE_X28Y125        FDRE                                         r  adcc/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  adcc/dataOut_reg[6]/Q
                         net (fo=3, routed)           0.143    -0.340    Trigger/D[4]
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.821    -0.852    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.010    -0.567    Trigger/previousData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.437%)  route 0.126ns (37.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    myXVGA/clk_out1
    SLICE_X12Y129        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.126    -0.314    myXVGA/displayY[0]
    SLICE_X13Y129        LUT2 (Prop_lut2_I1_O)        0.045    -0.269 r  myXVGA/displayY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    myXVGA/p_0_in__0[1]
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X13Y129        FDRE (Hold_fdre_C_D)         0.092    -0.499    myXVGA/displayY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         15.385      11.385     XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB36_X0Y26     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB36_X0Y26     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB36_X0Y25     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB36_X0Y25     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   ClockDivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y131     Buffer/dataOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y131     Buffer/dataOut_reg[10]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y131     Buffer/dataOut_reg[11]_inv/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[10]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[11]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[1]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[2]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[3]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[4]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[5]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[6]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y126    Buffer/pointer0_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y127    Buffer/ram0_din_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y127    Buffer/ram0_din_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y127    Buffer/ram0_din_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y127    Buffer/ram0_din_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[10]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[10]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[11]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[11]_inv/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.983ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.689ns (50.694%)  route 2.615ns (49.306%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 14.611 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.228    -0.389    Buffer/CLK
    SLICE_X8Y131         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.393     0.004 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.337     0.340    Buffer/pixelOn_reg
    SLICE_X10Y129        LUT1 (Prop_lut1_I0_O)        0.097     0.437 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.232     0.670    Buffer/p_0_in[0]
    SLICE_X9Y129         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.102 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.332 f  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.929     2.261    myCurve/dataScreenLocation[5]
    SLICE_X12Y132        LUT1 (Prop_lut1_I0_O)        0.225     2.486 r  myCurve/pixelOn2_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.486    myCurve/pixelOn2_inferred__0_carry__0_i_4_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.918 r  myCurve/pixelOn2_inferred__0_carry__0/O[2]
                         net (fo=2, routed)           0.590     3.508    myCurve/pixelOn_reg_0[2]
    SLICE_X13Y131        LUT4 (Prop_lut4_I0_O)        0.217     3.725 r  myCurve/pixelOn1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.725    myCurve/pixelOn1_inferred__0_carry_i_5_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.024 r  myCurve/pixelOn1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.024    myCurve/pixelOn1_inferred__0_carry_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.113 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.113    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.202 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.202    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.291 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.527     4.818    myCurve/pixelOn11_in
    SLICE_X14Y133        LUT2 (Prop_lut2_I1_O)        0.097     4.915 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.915    myCurve/pixelOn0
    SLICE_X14Y133        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.130    14.611    myCurve/clk_out1
    SLICE_X14Y133        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346    14.957    
                         clock uncertainty           -0.130    14.826    
    SLICE_X14Y133        FDRE (Setup_fdre_C_D)        0.072    14.898    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  9.983    

Slack (MET) :             11.393ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.885ns (25.254%)  route 2.619ns (74.746%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.639 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.564     2.781    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.097     2.878 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.235     3.113    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y26         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.158    14.639    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y26         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    14.984    
                         clock uncertainty           -0.130    14.854    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.506    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                 11.393    

Slack (MET) :             11.522ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.885ns (26.268%)  route 2.484ns (73.732%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 14.633 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.430     2.647    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.097     2.744 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.234     2.978    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.152    14.633    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    14.978    
                         clock uncertainty           -0.130    14.848    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.500    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 11.522    

Slack (MET) :             11.720ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.535ns (16.008%)  route 2.807ns (83.992%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 14.603 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.223    -0.394    myXVGA/clk_out1
    SLICE_X13Y127        FDRE                                         r  myXVGA/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.341    -0.053 r  myXVGA/displayX_reg[8]/Q
                         net (fo=12, routed)          1.272     1.218    myXVGA/displayX[8]
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.097     1.315 r  myXVGA/address[10]_i_5/O
                         net (fo=1, routed)           0.761     2.076    myXVGA/address[10]_i_5_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I5_O)        0.097     2.173 r  myXVGA/address[10]_i_1/O
                         net (fo=11, routed)          0.775     2.948    myCurve/E[0]
    SLICE_X11Y125        FDRE                                         r  myCurve/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.122    14.603    myCurve/clk_out1
    SLICE_X11Y125        FDRE                                         r  myCurve/address_reg[3]/C
                         clock pessimism              0.346    14.949    
                         clock uncertainty           -0.130    14.818    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.150    14.668    myCurve/address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                 11.720    

Slack (MET) :             11.753ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/drawStarting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.788ns (22.980%)  route 2.641ns (77.020%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 14.610 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.820     3.038    myCurve/drawStarting0
    SLICE_X9Y132         FDRE                                         r  myCurve/drawStarting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.129    14.610    myCurve/clk_out1
    SLICE_X9Y132         FDRE                                         r  myCurve/drawStarting_reg/C
                         clock pessimism              0.346    14.956    
                         clock uncertainty           -0.130    14.825    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)       -0.034    14.791    myCurve/drawStarting_reg
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 11.753    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.535ns (16.601%)  route 2.688ns (83.399%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 14.603 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.223    -0.394    myXVGA/clk_out1
    SLICE_X13Y127        FDRE                                         r  myXVGA/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.341    -0.053 r  myXVGA/displayX_reg[8]/Q
                         net (fo=12, routed)          1.272     1.218    myXVGA/displayX[8]
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.097     1.315 r  myXVGA/address[10]_i_5/O
                         net (fo=1, routed)           0.761     2.076    myXVGA/address[10]_i_5_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I5_O)        0.097     2.173 r  myXVGA/address[10]_i_1/O
                         net (fo=11, routed)          0.655     2.829    myCurve/E[0]
    SLICE_X10Y125        FDRE                                         r  myCurve/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.122    14.603    myCurve/clk_out1
    SLICE_X10Y125        FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.346    14.949    
                         clock uncertainty           -0.130    14.818    
    SLICE_X10Y125        FDRE (Setup_fdre_C_CE)      -0.119    14.699    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[0]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.130    14.817    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.511    Buffer/trigger_address0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[1]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.130    14.817    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.511    Buffer/trigger_address0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[3]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.130    14.817    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.511    Buffer/trigger_address0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.960ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.684ns (21.963%)  route 2.430ns (78.037%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.097     2.149 r  adcc/trigger_address1[10]_i_1/O
                         net (fo=11, routed)          0.564     2.713    Buffer/trigger_address1_0
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.127    14.608    Buffer/CLK
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[10]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.130    14.823    
    SLICE_X9Y130         FDRE (Setup_fdre_C_CE)      -0.150    14.673    Buffer/trigger_address1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                 11.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.746%)  route 0.154ns (45.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.557    -0.607    myXVGA/clk_out1
    SLICE_X13Y126        FDRE                                         r  myXVGA/displayX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  myXVGA/displayX_reg[10]/Q
                         net (fo=10, routed)          0.154    -0.312    myXVGA/displayX[10]
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  myXVGA/address[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    myCurve/D[9]
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    myCurve/clk_out1
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[9]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.121    -0.473    myCurve/address_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 myCurve/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.250ns (67.071%)  route 0.123ns (32.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559    -0.605    myCurve/clk_out1
    SLICE_X11Y127        FDRE                                         r  myCurve/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  myCurve/address_reg[7]/Q
                         net (fo=4, routed)           0.123    -0.341    myCurve/ram1_addrb_reg[10][7]
    SLICE_X8Y126         LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myCurve/_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Buffer/address_reg[7][3]
    SLICE_X8Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.232 r  Buffer/_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.232    Buffer/ram0_addrb[7]
    SLICE_X8Y126         FDRE                                         r  Buffer/ram0_addrb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    Buffer/CLK
    SLICE_X8Y126         FDRE                                         r  Buffer/ram0_addrb_reg[7]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X8Y126         FDRE (Hold_fdre_C_D)         0.134    -0.439    Buffer/ram0_addrb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.256ns (70.435%)  route 0.107ns (29.565%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[4]/Q
                         net (fo=1, routed)           0.107    -0.355    myCurve/trigger_address1[4]
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.310 r  myCurve/_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.310    Buffer/address_reg[7]_0[0]
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.240 r  Buffer/_inferred__0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.240    Buffer/ram1_addrb[4]
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    Buffer/CLK
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.134    -0.456    Buffer/ram1_addrb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.273ns (70.995%)  route 0.112ns (29.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X10Y129        FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.329    myCurve/trigger_address1[3]
    SLICE_X8Y128         LUT2 (Prop_lut2_I1_O)        0.045    -0.284 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.284    Buffer/address_reg[3][3]
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.220 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.220    Buffer/ram1_addrb[3]
    SLICE_X8Y128         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.828    -0.845    Buffer/CLK
    SLICE_X8Y128         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.134    -0.436    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.275ns (70.913%)  route 0.113ns (29.087%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X10Y129        FDRE                                         r  Buffer/trigger_address1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/trigger_address1_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.327    myCurve/trigger_address1[5]
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 r  myCurve/_inferred__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.282    Buffer/address_reg[7]_0[1]
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.216 r  Buffer/_inferred__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.216    Buffer/ram1_addrb[5]
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    Buffer/CLK
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[5]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.134    -0.435    Buffer/ram1_addrb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.584%)  route 0.183ns (56.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.553    -0.611    adcc/CLK
    SLICE_X28Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adcc/dataOut_reg[2]/Q
                         net (fo=3, routed)           0.183    -0.288    Trigger/D[0]
    SLICE_X31Y126        FDRE                                         r  Trigger/previousData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.821    -0.852    Trigger/CLK
    SLICE_X31Y126        FDRE                                         r  Trigger/previousData_reg[2]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.070    -0.507    Trigger/previousData_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.170%)  route 0.171ns (47.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.556    -0.608    myXVGA/clk_out1
    SLICE_X13Y125        FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  myXVGA/displayX_reg[7]/Q
                         net (fo=14, routed)          0.171    -0.297    myXVGA/displayX[7]
    SLICE_X12Y125        LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  myXVGA/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.252    myXVGA/hsync_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  myXVGA/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.824    -0.849    myXVGA/clk_out1
    SLICE_X12Y125        FDRE                                         r  myXVGA/hsync_reg/C
                         clock pessimism              0.254    -0.595    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.121    -0.474    myXVGA/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.038%)  route 0.171ns (47.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.557    -0.607    myXVGA/clk_out1
    SLICE_X13Y126        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  myXVGA/displayX_reg[2]/Q
                         net (fo=15, routed)          0.171    -0.295    myXVGA/displayX[2]
    SLICE_X12Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.250 r  myXVGA/address[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    myCurve/D[2]
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    myCurve/clk_out1
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[2]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.120    -0.474    myCurve/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.170%)  route 0.143ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.553    -0.611    adcc/CLK
    SLICE_X28Y125        FDRE                                         r  adcc/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  adcc/dataOut_reg[6]/Q
                         net (fo=3, routed)           0.143    -0.340    Trigger/D[4]
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.821    -0.852    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.010    -0.567    Trigger/previousData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.437%)  route 0.126ns (37.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    myXVGA/clk_out1
    SLICE_X12Y129        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.126    -0.314    myXVGA/displayY[0]
    SLICE_X13Y129        LUT2 (Prop_lut2_I1_O)        0.045    -0.269 r  myXVGA/displayY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    myXVGA/p_0_in__0[1]
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X13Y129        FDRE (Hold_fdre_C_D)         0.092    -0.499    myXVGA/displayY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         15.385      11.385     XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB36_X0Y26     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB36_X0Y26     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB36_X0Y25     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB36_X0Y25     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   ClockDivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y131     Buffer/dataOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y131     Buffer/dataOut_reg[10]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y131     Buffer/dataOut_reg[11]_inv/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[10]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[11]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[1]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[2]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[3]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[4]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[5]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y128     Buffer/dataOut_reg[6]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y126    Buffer/pointer0_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y127    Buffer/ram0_din_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y127    Buffer/ram0_din_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y127    Buffer/ram0_din_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y127    Buffer/ram0_din_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[10]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[10]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[11]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y131     Buffer/dataOut_reg[11]_inv/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.689ns (50.694%)  route 2.615ns (49.306%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 14.611 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.228    -0.389    Buffer/CLK
    SLICE_X8Y131         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.393     0.004 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.337     0.340    Buffer/pixelOn_reg
    SLICE_X10Y129        LUT1 (Prop_lut1_I0_O)        0.097     0.437 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.232     0.670    Buffer/p_0_in[0]
    SLICE_X9Y129         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.102 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.332 f  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.929     2.261    myCurve/dataScreenLocation[5]
    SLICE_X12Y132        LUT1 (Prop_lut1_I0_O)        0.225     2.486 r  myCurve/pixelOn2_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.486    myCurve/pixelOn2_inferred__0_carry__0_i_4_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.918 r  myCurve/pixelOn2_inferred__0_carry__0/O[2]
                         net (fo=2, routed)           0.590     3.508    myCurve/pixelOn_reg_0[2]
    SLICE_X13Y131        LUT4 (Prop_lut4_I0_O)        0.217     3.725 r  myCurve/pixelOn1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.725    myCurve/pixelOn1_inferred__0_carry_i_5_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.024 r  myCurve/pixelOn1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.024    myCurve/pixelOn1_inferred__0_carry_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.113 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.113    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.202 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.202    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.291 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.527     4.818    myCurve/pixelOn11_in
    SLICE_X14Y133        LUT2 (Prop_lut2_I1_O)        0.097     4.915 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.915    myCurve/pixelOn0
    SLICE_X14Y133        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.130    14.611    myCurve/clk_out1
    SLICE_X14Y133        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346    14.957    
                         clock uncertainty           -0.132    14.824    
    SLICE_X14Y133        FDRE (Setup_fdre_C_D)        0.072    14.896    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             11.391ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.885ns (25.254%)  route 2.619ns (74.746%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.639 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.564     2.781    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.097     2.878 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.235     3.113    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y26         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.158    14.639    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y26         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    14.984    
                         clock uncertainty           -0.132    14.852    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.504    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                 11.391    

Slack (MET) :             11.520ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.885ns (26.268%)  route 2.484ns (73.732%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 14.633 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.430     2.647    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.097     2.744 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.234     2.978    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.152    14.633    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    14.978    
                         clock uncertainty           -0.132    14.846    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.498    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 11.520    

Slack (MET) :             11.718ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.535ns (16.008%)  route 2.807ns (83.992%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 14.603 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.223    -0.394    myXVGA/clk_out1
    SLICE_X13Y127        FDRE                                         r  myXVGA/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.341    -0.053 r  myXVGA/displayX_reg[8]/Q
                         net (fo=12, routed)          1.272     1.218    myXVGA/displayX[8]
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.097     1.315 r  myXVGA/address[10]_i_5/O
                         net (fo=1, routed)           0.761     2.076    myXVGA/address[10]_i_5_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I5_O)        0.097     2.173 r  myXVGA/address[10]_i_1/O
                         net (fo=11, routed)          0.775     2.948    myCurve/E[0]
    SLICE_X11Y125        FDRE                                         r  myCurve/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.122    14.603    myCurve/clk_out1
    SLICE_X11Y125        FDRE                                         r  myCurve/address_reg[3]/C
                         clock pessimism              0.346    14.949    
                         clock uncertainty           -0.132    14.816    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.150    14.666    myCurve/address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                 11.718    

Slack (MET) :             11.751ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/drawStarting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.788ns (22.980%)  route 2.641ns (77.020%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 14.610 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.820     3.038    myCurve/drawStarting0
    SLICE_X9Y132         FDRE                                         r  myCurve/drawStarting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.129    14.610    myCurve/clk_out1
    SLICE_X9Y132         FDRE                                         r  myCurve/drawStarting_reg/C
                         clock pessimism              0.346    14.956    
                         clock uncertainty           -0.132    14.823    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)       -0.034    14.789    myCurve/drawStarting_reg
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 11.751    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.535ns (16.601%)  route 2.688ns (83.399%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 14.603 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.223    -0.394    myXVGA/clk_out1
    SLICE_X13Y127        FDRE                                         r  myXVGA/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.341    -0.053 r  myXVGA/displayX_reg[8]/Q
                         net (fo=12, routed)          1.272     1.218    myXVGA/displayX[8]
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.097     1.315 r  myXVGA/address[10]_i_5/O
                         net (fo=1, routed)           0.761     2.076    myXVGA/address[10]_i_5_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I5_O)        0.097     2.173 r  myXVGA/address[10]_i_1/O
                         net (fo=11, routed)          0.655     2.829    myCurve/E[0]
    SLICE_X10Y125        FDRE                                         r  myCurve/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.122    14.603    myCurve/clk_out1
    SLICE_X10Y125        FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.346    14.949    
                         clock uncertainty           -0.132    14.816    
    SLICE_X10Y125        FDRE (Setup_fdre_C_CE)      -0.119    14.697    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[0]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.132    14.815    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.509    Buffer/trigger_address0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[1]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.132    14.815    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.509    Buffer/trigger_address0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[3]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.132    14.815    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.509    Buffer/trigger_address0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.958ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.684ns (21.963%)  route 2.430ns (78.037%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.097     2.149 r  adcc/trigger_address1[10]_i_1/O
                         net (fo=11, routed)          0.564     2.713    Buffer/trigger_address1_0
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.127    14.608    Buffer/CLK
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[10]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X9Y130         FDRE (Setup_fdre_C_CE)      -0.150    14.671    Buffer/trigger_address1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                 11.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.746%)  route 0.154ns (45.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.557    -0.607    myXVGA/clk_out1
    SLICE_X13Y126        FDRE                                         r  myXVGA/displayX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  myXVGA/displayX_reg[10]/Q
                         net (fo=10, routed)          0.154    -0.312    myXVGA/displayX[10]
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  myXVGA/address[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    myCurve/D[9]
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    myCurve/clk_out1
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[9]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.132    -0.462    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.121    -0.341    myCurve/address_reg[9]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 myCurve/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.250ns (67.071%)  route 0.123ns (32.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559    -0.605    myCurve/clk_out1
    SLICE_X11Y127        FDRE                                         r  myCurve/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  myCurve/address_reg[7]/Q
                         net (fo=4, routed)           0.123    -0.341    myCurve/ram1_addrb_reg[10][7]
    SLICE_X8Y126         LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myCurve/_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Buffer/address_reg[7][3]
    SLICE_X8Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.232 r  Buffer/_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.232    Buffer/ram0_addrb[7]
    SLICE_X8Y126         FDRE                                         r  Buffer/ram0_addrb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    Buffer/CLK
    SLICE_X8Y126         FDRE                                         r  Buffer/ram0_addrb_reg[7]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X8Y126         FDRE (Hold_fdre_C_D)         0.134    -0.307    Buffer/ram0_addrb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.256ns (70.435%)  route 0.107ns (29.565%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[4]/Q
                         net (fo=1, routed)           0.107    -0.355    myCurve/trigger_address1[4]
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.310 r  myCurve/_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.310    Buffer/address_reg[7]_0[0]
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.240 r  Buffer/_inferred__0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.240    Buffer/ram1_addrb[4]
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    Buffer/CLK
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.134    -0.324    Buffer/ram1_addrb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.273ns (70.995%)  route 0.112ns (29.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X10Y129        FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.329    myCurve/trigger_address1[3]
    SLICE_X8Y128         LUT2 (Prop_lut2_I1_O)        0.045    -0.284 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.284    Buffer/address_reg[3][3]
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.220 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.220    Buffer/ram1_addrb[3]
    SLICE_X8Y128         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.828    -0.845    Buffer/CLK
    SLICE_X8Y128         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.132    -0.438    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.134    -0.304    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.275ns (70.913%)  route 0.113ns (29.087%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X10Y129        FDRE                                         r  Buffer/trigger_address1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/trigger_address1_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.327    myCurve/trigger_address1[5]
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 r  myCurve/_inferred__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.282    Buffer/address_reg[7]_0[1]
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.216 r  Buffer/_inferred__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.216    Buffer/ram1_addrb[5]
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    Buffer/CLK
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[5]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.132    -0.437    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.134    -0.303    Buffer/ram1_addrb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.584%)  route 0.183ns (56.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.553    -0.611    adcc/CLK
    SLICE_X28Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adcc/dataOut_reg[2]/Q
                         net (fo=3, routed)           0.183    -0.288    Trigger/D[0]
    SLICE_X31Y126        FDRE                                         r  Trigger/previousData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.821    -0.852    Trigger/CLK
    SLICE_X31Y126        FDRE                                         r  Trigger/previousData_reg[2]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.070    -0.375    Trigger/previousData_reg[2]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.170%)  route 0.171ns (47.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.556    -0.608    myXVGA/clk_out1
    SLICE_X13Y125        FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  myXVGA/displayX_reg[7]/Q
                         net (fo=14, routed)          0.171    -0.297    myXVGA/displayX[7]
    SLICE_X12Y125        LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  myXVGA/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.252    myXVGA/hsync_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  myXVGA/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.824    -0.849    myXVGA/clk_out1
    SLICE_X12Y125        FDRE                                         r  myXVGA/hsync_reg/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.132    -0.463    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.121    -0.342    myXVGA/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.038%)  route 0.171ns (47.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.557    -0.607    myXVGA/clk_out1
    SLICE_X13Y126        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  myXVGA/displayX_reg[2]/Q
                         net (fo=15, routed)          0.171    -0.295    myXVGA/displayX[2]
    SLICE_X12Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.250 r  myXVGA/address[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    myCurve/D[2]
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    myCurve/clk_out1
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[2]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.132    -0.462    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.120    -0.342    myCurve/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.170%)  route 0.143ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.553    -0.611    adcc/CLK
    SLICE_X28Y125        FDRE                                         r  adcc/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  adcc/dataOut_reg[6]/Q
                         net (fo=3, routed)           0.143    -0.340    Trigger/D[4]
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.821    -0.852    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.010    -0.435    Trigger/previousData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.437%)  route 0.126ns (37.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    myXVGA/clk_out1
    SLICE_X12Y129        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.126    -0.314    myXVGA/displayY[0]
    SLICE_X13Y129        LUT2 (Prop_lut2_I1_O)        0.045    -0.269 r  myXVGA/displayY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    myXVGA/p_0_in__0[1]
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.132    -0.459    
    SLICE_X13Y129        FDRE (Hold_fdre_C_D)         0.092    -0.367    myXVGA/displayY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.689ns (50.694%)  route 2.615ns (49.306%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 14.611 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.228    -0.389    Buffer/CLK
    SLICE_X8Y131         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.393     0.004 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.337     0.340    Buffer/pixelOn_reg
    SLICE_X10Y129        LUT1 (Prop_lut1_I0_O)        0.097     0.437 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.232     0.670    Buffer/p_0_in[0]
    SLICE_X9Y129         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.102 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.332 f  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.929     2.261    myCurve/dataScreenLocation[5]
    SLICE_X12Y132        LUT1 (Prop_lut1_I0_O)        0.225     2.486 r  myCurve/pixelOn2_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.486    myCurve/pixelOn2_inferred__0_carry__0_i_4_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.918 r  myCurve/pixelOn2_inferred__0_carry__0/O[2]
                         net (fo=2, routed)           0.590     3.508    myCurve/pixelOn_reg_0[2]
    SLICE_X13Y131        LUT4 (Prop_lut4_I0_O)        0.217     3.725 r  myCurve/pixelOn1_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.725    myCurve/pixelOn1_inferred__0_carry_i_5_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.024 r  myCurve/pixelOn1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.024    myCurve/pixelOn1_inferred__0_carry_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.113 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.113    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.202 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.202    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.291 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.527     4.818    myCurve/pixelOn11_in
    SLICE_X14Y133        LUT2 (Prop_lut2_I1_O)        0.097     4.915 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.915    myCurve/pixelOn0
    SLICE_X14Y133        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.130    14.611    myCurve/clk_out1
    SLICE_X14Y133        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346    14.957    
                         clock uncertainty           -0.132    14.824    
    SLICE_X14Y133        FDRE (Setup_fdre_C_D)        0.072    14.896    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             11.391ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.885ns (25.254%)  route 2.619ns (74.746%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.639 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.564     2.781    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y132         LUT2 (Prop_lut2_I0_O)        0.097     2.878 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.235     3.113    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y26         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.158    14.639    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y26         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    14.984    
                         clock uncertainty           -0.132    14.852    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.504    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                 11.391    

Slack (MET) :             11.520ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.885ns (26.268%)  route 2.484ns (73.732%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 14.633 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.430     2.647    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y127         LUT2 (Prop_lut2_I0_O)        0.097     2.744 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.234     2.978    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.152    14.633    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    14.978    
                         clock uncertainty           -0.132    14.846    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.498    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 11.520    

Slack (MET) :             11.718ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.535ns (16.008%)  route 2.807ns (83.992%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 14.603 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.223    -0.394    myXVGA/clk_out1
    SLICE_X13Y127        FDRE                                         r  myXVGA/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.341    -0.053 r  myXVGA/displayX_reg[8]/Q
                         net (fo=12, routed)          1.272     1.218    myXVGA/displayX[8]
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.097     1.315 r  myXVGA/address[10]_i_5/O
                         net (fo=1, routed)           0.761     2.076    myXVGA/address[10]_i_5_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I5_O)        0.097     2.173 r  myXVGA/address[10]_i_1/O
                         net (fo=11, routed)          0.775     2.948    myCurve/E[0]
    SLICE_X11Y125        FDRE                                         r  myCurve/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.122    14.603    myCurve/clk_out1
    SLICE_X11Y125        FDRE                                         r  myCurve/address_reg[3]/C
                         clock pessimism              0.346    14.949    
                         clock uncertainty           -0.132    14.816    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.150    14.666    myCurve/address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                 11.718    

Slack (MET) :             11.751ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/drawStarting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.788ns (22.980%)  route 2.641ns (77.020%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 14.610 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.226    -0.391    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.341    -0.050 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.721     0.670    myXVGA/displayY[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.097     0.767 r  myXVGA/displayY[9]_i_8/O
                         net (fo=6, routed)           0.721     1.489    myXVGA/displayY[9]_i_8_n_0
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.100     1.589 r  myXVGA/drawStarting_i_2/O
                         net (fo=2, routed)           0.379     1.968    myXVGA/drawStarting_i_2_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.250     2.218 r  myXVGA/drawStarting_i_1/O
                         net (fo=3, routed)           0.820     3.038    myCurve/drawStarting0
    SLICE_X9Y132         FDRE                                         r  myCurve/drawStarting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.129    14.610    myCurve/clk_out1
    SLICE_X9Y132         FDRE                                         r  myCurve/drawStarting_reg/C
                         clock pessimism              0.346    14.956    
                         clock uncertainty           -0.132    14.823    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)       -0.034    14.789    myCurve/drawStarting_reg
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 11.751    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.535ns (16.601%)  route 2.688ns (83.399%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 14.603 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.223    -0.394    myXVGA/clk_out1
    SLICE_X13Y127        FDRE                                         r  myXVGA/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.341    -0.053 r  myXVGA/displayX_reg[8]/Q
                         net (fo=12, routed)          1.272     1.218    myXVGA/displayX[8]
    SLICE_X12Y125        LUT5 (Prop_lut5_I3_O)        0.097     1.315 r  myXVGA/address[10]_i_5/O
                         net (fo=1, routed)           0.761     2.076    myXVGA/address[10]_i_5_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I5_O)        0.097     2.173 r  myXVGA/address[10]_i_1/O
                         net (fo=11, routed)          0.655     2.829    myCurve/E[0]
    SLICE_X10Y125        FDRE                                         r  myCurve/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.122    14.603    myCurve/clk_out1
    SLICE_X10Y125        FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.346    14.949    
                         clock uncertainty           -0.132    14.816    
    SLICE_X10Y125        FDRE (Setup_fdre_C_CE)      -0.119    14.697    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[0]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.132    14.815    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.509    Buffer/trigger_address0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[1]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.132    14.815    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.509    Buffer/trigger_address0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.691ns (22.720%)  route 2.350ns (77.280%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.104     2.156 r  adcc/trigger_address0[10]_i_1/O
                         net (fo=11, routed)          0.484     2.640    Buffer/activeBramSelect_reg
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.121    14.602    Buffer/CLK
    SLICE_X9Y124         FDRE                                         r  Buffer/trigger_address0_reg[3]/C
                         clock pessimism              0.346    14.948    
                         clock uncertainty           -0.132    14.815    
    SLICE_X9Y124         FDRE (Setup_fdre_C_CE)      -0.306    14.509    Buffer/trigger_address0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.958ns  (required time - arrival time)
  Source:                 Trigger/previousData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/trigger_address1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.684ns (21.963%)  route 2.430ns (78.037%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.216    -0.401    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  Trigger/previousData_reg[6]/Q
                         net (fo=1, routed)           0.611     0.603    Trigger/previousData[6]
    SLICE_X30Y126        LUT6 (Prop_lut6_I5_O)        0.097     0.700 r  Trigger/trigger_address0[10]_i_6/O
                         net (fo=1, routed)           0.506     1.206    adcc/previousData_reg[4]
    SLICE_X29Y126        LUT6 (Prop_lut6_I5_O)        0.097     1.303 f  adcc/trigger_address0[10]_i_2/O
                         net (fo=2, routed)           0.749     2.052    adcc/trigger_address0[10]_i_2_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.097     2.149 r  adcc/trigger_address1[10]_i_1/O
                         net (fo=11, routed)          0.564     2.713    Buffer/trigger_address1_0
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.127    14.608    Buffer/CLK
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[10]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X9Y130         FDRE (Setup_fdre_C_CE)      -0.150    14.671    Buffer/trigger_address1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                 11.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.746%)  route 0.154ns (45.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.557    -0.607    myXVGA/clk_out1
    SLICE_X13Y126        FDRE                                         r  myXVGA/displayX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  myXVGA/displayX_reg[10]/Q
                         net (fo=10, routed)          0.154    -0.312    myXVGA/displayX[10]
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  myXVGA/address[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    myCurve/D[9]
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    myCurve/clk_out1
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[9]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.132    -0.462    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.121    -0.341    myCurve/address_reg[9]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 myCurve/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.250ns (67.071%)  route 0.123ns (32.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559    -0.605    myCurve/clk_out1
    SLICE_X11Y127        FDRE                                         r  myCurve/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  myCurve/address_reg[7]/Q
                         net (fo=4, routed)           0.123    -0.341    myCurve/ram1_addrb_reg[10][7]
    SLICE_X8Y126         LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myCurve/_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Buffer/address_reg[7][3]
    SLICE_X8Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.232 r  Buffer/_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.232    Buffer/ram0_addrb[7]
    SLICE_X8Y126         FDRE                                         r  Buffer/ram0_addrb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    Buffer/CLK
    SLICE_X8Y126         FDRE                                         r  Buffer/ram0_addrb_reg[7]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X8Y126         FDRE (Hold_fdre_C_D)         0.134    -0.307    Buffer/ram0_addrb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.256ns (70.435%)  route 0.107ns (29.565%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y130         FDRE                                         r  Buffer/trigger_address1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[4]/Q
                         net (fo=1, routed)           0.107    -0.355    myCurve/trigger_address1[4]
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.310 r  myCurve/_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.310    Buffer/address_reg[7]_0[0]
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.240 r  Buffer/_inferred__0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.240    Buffer/ram1_addrb[4]
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    Buffer/CLK
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.134    -0.324    Buffer/ram1_addrb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.273ns (70.995%)  route 0.112ns (29.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X10Y129        FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.329    myCurve/trigger_address1[3]
    SLICE_X8Y128         LUT2 (Prop_lut2_I1_O)        0.045    -0.284 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.284    Buffer/address_reg[3][3]
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.220 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.220    Buffer/ram1_addrb[3]
    SLICE_X8Y128         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.828    -0.845    Buffer/CLK
    SLICE_X8Y128         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.132    -0.438    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.134    -0.304    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.275ns (70.913%)  route 0.113ns (29.087%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X10Y129        FDRE                                         r  Buffer/trigger_address1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/trigger_address1_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.327    myCurve/trigger_address1[5]
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 r  myCurve/_inferred__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.282    Buffer/address_reg[7]_0[1]
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.216 r  Buffer/_inferred__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.216    Buffer/ram1_addrb[5]
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    Buffer/CLK
    SLICE_X8Y129         FDRE                                         r  Buffer/ram1_addrb_reg[5]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.132    -0.437    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.134    -0.303    Buffer/ram1_addrb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.584%)  route 0.183ns (56.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.553    -0.611    adcc/CLK
    SLICE_X28Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adcc/dataOut_reg[2]/Q
                         net (fo=3, routed)           0.183    -0.288    Trigger/D[0]
    SLICE_X31Y126        FDRE                                         r  Trigger/previousData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.821    -0.852    Trigger/CLK
    SLICE_X31Y126        FDRE                                         r  Trigger/previousData_reg[2]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.070    -0.375    Trigger/previousData_reg[2]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.170%)  route 0.171ns (47.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.556    -0.608    myXVGA/clk_out1
    SLICE_X13Y125        FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  myXVGA/displayX_reg[7]/Q
                         net (fo=14, routed)          0.171    -0.297    myXVGA/displayX[7]
    SLICE_X12Y125        LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  myXVGA/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.252    myXVGA/hsync_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  myXVGA/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.824    -0.849    myXVGA/clk_out1
    SLICE_X12Y125        FDRE                                         r  myXVGA/hsync_reg/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.132    -0.463    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.121    -0.342    myXVGA/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.038%)  route 0.171ns (47.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.557    -0.607    myXVGA/clk_out1
    SLICE_X13Y126        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  myXVGA/displayX_reg[2]/Q
                         net (fo=15, routed)          0.171    -0.295    myXVGA/displayX[2]
    SLICE_X12Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.250 r  myXVGA/address[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    myCurve/D[2]
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.825    -0.848    myCurve/clk_out1
    SLICE_X12Y126        FDRE                                         r  myCurve/address_reg[2]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.132    -0.462    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.120    -0.342    myCurve/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.170%)  route 0.143ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.553    -0.611    adcc/CLK
    SLICE_X28Y125        FDRE                                         r  adcc/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  adcc/dataOut_reg[6]/Q
                         net (fo=3, routed)           0.143    -0.340    Trigger/D[4]
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.821    -0.852    Trigger/CLK
    SLICE_X30Y126        FDRE                                         r  Trigger/previousData_reg[6]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.010    -0.435    Trigger/previousData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.437%)  route 0.126ns (37.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.560    -0.604    myXVGA/clk_out1
    SLICE_X12Y129        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.126    -0.314    myXVGA/displayY[0]
    SLICE_X13Y129        LUT2 (Prop_lut2_I1_O)        0.045    -0.269 r  myXVGA/displayY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    myXVGA/p_0_in__0[1]
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.829    -0.844    myXVGA/clk_out1
    SLICE_X13Y129        FDRE                                         r  myXVGA/displayY_reg[1]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.132    -0.459    
    SLICE_X13Y129        FDRE (Hold_fdre_C_D)         0.092    -0.367    myXVGA/displayY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.097    





