$date
	Sat Nov 16 21:28:12 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testConditioner $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " noisysignal $end
$var reg 1 # conditioned $end
$var reg 3 $ counter [2:0] $end
$var reg 1 % negativeedge $end
$var reg 1 & positiveedge $end
$var reg 1 ' sig_delay $end
$var reg 1 ( synchronizer0 $end
$var reg 1 ) synchronizer1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
x'
x&
x%
b0 $
x#
0"
0!
$end
#10
b1 $
1!
#20
0!
#30
b10 $
1!
#40
0!
#50
b11 $
1!
#60
0!
#70
0#
b0 $
1!
#80
0!
#90
0&
0'
1!
#100
1"
0!
#110
0%
1(
1!
#120
0!
#130
1)
1!
#140
0!
#150
b1 $
1!
#160
0!
#170
b10 $
1!
#180
0!
#190
b11 $
1!
#200
0!
#210
1#
b0 $
1!
#220
0!
#230
1&
1'
1!
#240
0!
#250
0&
1!
#260
0!
#270
1!
#280
0!
#290
1!
#300
0"
0!
#310
0(
1!
#320
0!
#330
0)
1!
#340
0!
#350
b1 $
1!
#360
0!
#370
b10 $
1!
#380
0!
#390
b11 $
1!
#400
0!
#410
0#
b0 $
1!
#420
0!
#430
1%
0'
1!
#440
0!
#450
0%
1!
#460
0!
#470
1!
#480
0!
#490
1!
#500
0!
#510
1!
#520
0!
#530
1!
#540
0!
#550
1!
#560
0!
#570
1!
#580
0!
#590
1!
#600
0!
#610
1!
#620
0!
#630
1!
#640
0!
#650
1!
#660
0!
#670
1!
#680
0!
#690
1!
#700
0!
#710
1!
#720
0!
#730
1!
#740
0!
#750
1!
#760
0!
#770
1!
#780
0!
#790
1!
#800
0!
