--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/home/wbraun/laser_pinball/FinalVersion/laser_projector/laser_projector.ise
-intstyle ise -v 3 -s 3 -xml hardware_interface hardware_interface.ncd -o
hardware_interface.twr hardware_interface.pcf -ucf ml50x_U1_fpga.ucf

Design file:              hardware_interface.ncd
Physical constraint file: hardware_interface.pcf
Device,package,speed:     xc5vlx50t,ff1136,-3 (PRODUCTION 1.64 2008-12-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "USER_CLK_IBUFG" PERIOD = 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_50_gen/CLKDV_BUF" derived from  
NET "USER_CLK_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 and duty 
cycle corrected to 20 nS  HIGH 10 nS  

 59801426 paths analyzed, 9207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.804ns.
--------------------------------------------------------------------------------
Slack:                  15.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               best_hazor/cpu_laser/rf/Mram_regfile_ren1_RAMC (RAM)
  Destination:          best_hazor/cpu_laser/rf/Mram_regfile62/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.694ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: best_hazor/cpu_laser/rf/Mram_regfile_ren1_RAMC to best_hazor/cpu_laser/rf/Mram_regfile62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEM.CMUX          Tshcko                1.170   best_hazor/cpu_laser/rd2<5>
                                                       best_hazor/cpu_laser/rf/Mram_regfile_ren1_RAMC
    SLICEL.D4            net (fanout=2)     e  0.000   best_hazor/cpu_laser/rd2<4>
    SLICEL.D             Tilo                  0.080   best_hazor/cpu_laser/b<4>
                                                       best_hazor/cpu_laser/b<4>1
    DSP48E.B4            net (fanout=65)    e  0.000   best_hazor/cpu_laser/b<4>
    DSP48E.P31           Tdspdo_BP_M           2.645   best_hazor/cpu_laser/mpy/Mmult_mult
                                                       best_hazor/cpu_laser/mpy/Mmult_mult
    SLICEL.C4            net (fanout=1)     e  0.000   best_hazor/cpu_laser/mult<31>
    SLICEL.C             Tilo                  0.080   best_hazor/cpu_laser/wd<31>276
                                                       best_hazor/cpu_laser/wd<31>315
    SLICEL.C1            net (fanout=1)     e  0.000   best_hazor/cpu_laser/wd<31>315
    SLICEL.C             Tilo                  0.080   best_hazor/cpu_laser/inst<31>
                                                       best_hazor/cpu_laser/wd<31>356
    SLICEM.BX            net (fanout=4)     e  0.000   best_hazor/cpu_laser/wd<31>
    SLICEM.CLK           Tds                   0.639   best_hazor/cpu_laser/rd1<30>
                                                       best_hazor/cpu_laser/rf/Mram_regfile62/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.694ns (4.694ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  15.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               best_hazor/cpu_laser/rf/Mram_regfile1_RAMC (RAM)
  Destination:          best_hazor/cpu_laser/rf/Mram_regfile62/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.694ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: best_hazor/cpu_laser/rf/Mram_regfile1_RAMC to best_hazor/cpu_laser/rf/Mram_regfile62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEM.CMUX          Tshcko                1.170   best_hazor/cpu_laser/rd1<5>
                                                       best_hazor/cpu_laser/rf/Mram_regfile1_RAMC
    SLICEL.A5            net (fanout=3)     e  0.000   best_hazor/cpu_laser/rd1<4>
    SLICEL.A             Tilo                  0.080   best_hazor/cpu_laser/sr/x<9>
                                                       best_hazor/cpu_laser/a<4>1
    DSP48E.A4            net (fanout=11)    e  0.000   best_hazor/cpu_laser/a<4>
    DSP48E.P31           Tdspdo_AP_M           2.645   best_hazor/cpu_laser/mpy/Mmult_mult
                                                       best_hazor/cpu_laser/mpy/Mmult_mult
    SLICEL.C4            net (fanout=1)     e  0.000   best_hazor/cpu_laser/mult<31>
    SLICEL.C             Tilo                  0.080   best_hazor/cpu_laser/wd<31>276
                                                       best_hazor/cpu_laser/wd<31>315
    SLICEL.C1            net (fanout=1)     e  0.000   best_hazor/cpu_laser/wd<31>315
    SLICEL.C             Tilo                  0.080   best_hazor/cpu_laser/inst<31>
                                                       best_hazor/cpu_laser/wd<31>356
    SLICEM.BX            net (fanout=4)     e  0.000   best_hazor/cpu_laser/wd<31>
    SLICEM.CLK           Tds                   0.639   best_hazor/cpu_laser/rd1<30>
                                                       best_hazor/cpu_laser/rf/Mram_regfile62/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.694ns (4.694ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  15.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               best_hazor/cpu_laser/rf/Mram_regfile2_RAMC (RAM)
  Destination:          best_hazor/cpu_laser/rf/Mram_regfile62/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.694ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: best_hazor/cpu_laser/rf/Mram_regfile2_RAMC to best_hazor/cpu_laser/rf/Mram_regfile62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEM.CMUX          Tshcko                1.170   best_hazor/cpu_laser/rd1<11>
                                                       best_hazor/cpu_laser/rf/Mram_regfile2_RAMC
    SLICEL.C5            net (fanout=3)     e  0.000   best_hazor/cpu_laser/rd1<10>
    SLICEL.C             Tilo                  0.080   best_hazor/cpu_laser/sr/x<7>
                                                       best_hazor/cpu_laser/a<10>1
    DSP48E.A10           net (fanout=11)    e  0.000   best_hazor/cpu_laser/a<10>
    DSP48E.P31           Tdspdo_AP_M           2.645   best_hazor/cpu_laser/mpy/Mmult_mult
                                                       best_hazor/cpu_laser/mpy/Mmult_mult
    SLICEL.C4            net (fanout=1)     e  0.000   best_hazor/cpu_laser/mult<31>
    SLICEL.C             Tilo                  0.080   best_hazor/cpu_laser/wd<31>276
                                                       best_hazor/cpu_laser/wd<31>315
    SLICEL.C1            net (fanout=1)     e  0.000   best_hazor/cpu_laser/wd<31>315
    SLICEL.C             Tilo                  0.080   best_hazor/cpu_laser/inst<31>
                                                       best_hazor/cpu_laser/wd<31>356
    SLICEM.BX            net (fanout=4)     e  0.000   best_hazor/cpu_laser/wd<31>
    SLICEM.CLK           Tds                   0.639   best_hazor/cpu_laser/rd1<30>
                                                       best_hazor/cpu_laser/rf/Mram_regfile62/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.694ns (4.694ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for USER_CLK_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|USER_CLK_IBUFG                 |     10.000ns|          N/A|      2.402ns|            0|            0|            0|     59801426|
| clk_50_gen/CLKDV_BUF          |     20.000ns|      4.804ns|          N/A|            0|            0|     59801426|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |    4.804|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 59801426 paths, 0 nets, and 18571 connections

Design statistics:
   Minimum period:   4.804ns{1}   (Maximum frequency: 208.160MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  6 23:18:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 524 MB



