
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1812 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/pa.fromNetlist.tcl
# create_project -name LV3_vhdl -dir "D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/planAhead_run_5" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/ledBTNU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ledBTNU.ucf" [current_fileset -constrset]
Adding file 'D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/ledBTNU.ucf' to fileset 'constrs_1'
# add_files [list {ledBTNU.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ledBTNU.ngc ...
WARNING:NetListWriters:298 - No output is written to ledBTNU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ledBTNU.edif ...
ngc2edif: Total memory usage is 78468 kilobytes

Parsing EDIF File [./planAhead_run_5/LV3_vhdl.data/cache/ledBTNU_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/LV3_vhdl.data/cache/ledBTNU_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/ledBTNU.ucf]
Finished Parsing UCF File [D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/ledBTNU.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ab68b185
link_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 544.734 ; gain = 117.496
startgroup
set_property package_pin A8 [get_ports btn]
endgroup
startgroup
set_property package_pin U16 [get_ports {switches[0]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {switches[1]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {switches[2]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {switches[3]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {switches[4]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {switches[5]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {switches[6]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {switches[7]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {switches[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {switches[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {switches[2]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {switches[3]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {switches[4]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {switches[5]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {switches[6]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {switches[7]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {leds[0]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {leds[1]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {leds[2]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {leds[3]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {leds[4]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {leds[5]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {leds[6]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {leds[7]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Nov 16 09:58:17 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
