
centos-preinstalled/groff:     file format elf32-littlearm


Disassembly of section .init:

00008ee4 <.init>:
    8ee4:	push	{r3, lr}
    8ee8:	bl	a548 <fputs@plt+0x1380>
    8eec:	pop	{r3, pc}

Disassembly of section .plt:

00008ef0 <strerror@plt-0x14>:
    8ef0:	push	{lr}		; (str lr, [sp, #-4]!)
    8ef4:	ldr	lr, [pc, #4]	; 8f00 <strerror@plt-0x4>
    8ef8:	add	lr, pc, lr
    8efc:	ldr	pc, [lr, #8]!
    8f00:	andeq	r6, r1, r0, lsl #2

00008f04 <strerror@plt>:
    8f04:	add	ip, pc, #0, 12
    8f08:	add	ip, ip, #90112	; 0x16000
    8f0c:	ldr	pc, [ip, #256]!	; 0x100

00008f10 <abort@plt>:
    8f10:	add	ip, pc, #0, 12
    8f14:	add	ip, ip, #90112	; 0x16000
    8f18:	ldr	pc, [ip, #248]!	; 0xf8

00008f1c <memcmp@plt>:
    8f1c:	add	ip, pc, #0, 12
    8f20:	add	ip, ip, #90112	; 0x16000
    8f24:	ldr	pc, [ip, #240]!	; 0xf0

00008f28 <__libc_start_main@plt>:
    8f28:	add	ip, pc, #0, 12
    8f2c:	add	ip, ip, #90112	; 0x16000
    8f30:	ldr	pc, [ip, #232]!	; 0xe8

00008f34 <setbuf@plt>:
    8f34:	add	ip, pc, #0, 12
    8f38:	add	ip, ip, #90112	; 0x16000
    8f3c:	ldr	pc, [ip, #224]!	; 0xe0

00008f40 <__gmon_start__@plt>:
    8f40:	add	ip, pc, #0, 12
    8f44:	add	ip, ip, #90112	; 0x16000
    8f48:	ldr	pc, [ip, #216]!	; 0xd8

00008f4c <fclose@plt>:
    8f4c:	add	ip, pc, #0, 12
    8f50:	add	ip, ip, #90112	; 0x16000
    8f54:	ldr	pc, [ip, #208]!	; 0xd0

00008f58 <fgets@plt>:
    8f58:	add	ip, pc, #0, 12
    8f5c:	add	ip, ip, #90112	; 0x16000
    8f60:	ldr	pc, [ip, #200]!	; 0xc8

00008f64 <getenv@plt>:
    8f64:	add	ip, pc, #0, 12
    8f68:	add	ip, ip, #90112	; 0x16000
    8f6c:	ldr	pc, [ip, #192]!	; 0xc0

00008f70 <__printf_chk@plt>:
    8f70:	add	ip, pc, #0, 12
    8f74:	add	ip, ip, #90112	; 0x16000
    8f78:	ldr	pc, [ip, #184]!	; 0xb8

00008f7c <_IO_getc@plt>:
    8f7c:	add	ip, pc, #0, 12
    8f80:	add	ip, ip, #90112	; 0x16000
    8f84:	ldr	pc, [ip, #176]!	; 0xb0

00008f88 <strchr@plt>:
    8f88:	add	ip, pc, #0, 12
    8f8c:	add	ip, ip, #90112	; 0x16000
    8f90:	ldr	pc, [ip, #168]!	; 0xa8

00008f94 <strcasecmp@plt>:
    8f94:	add	ip, pc, #0, 12
    8f98:	add	ip, ip, #90112	; 0x16000
    8f9c:	ldr	pc, [ip, #160]!	; 0xa0

00008fa0 <fopen@plt>:
    8fa0:	add	ip, pc, #0, 12
    8fa4:	add	ip, ip, #90112	; 0x16000
    8fa8:	ldr	pc, [ip, #152]!	; 0x98

00008fac <__cxa_end_cleanup@plt>:
    8fac:	add	ip, pc, #0, 12
    8fb0:	add	ip, ip, #90112	; 0x16000
    8fb4:	ldr	pc, [ip, #144]!	; 0x90

00008fb8 <strrchr@plt>:
    8fb8:	add	ip, pc, #0, 12
    8fbc:	add	ip, ip, #90112	; 0x16000
    8fc0:	ldr	pc, [ip, #136]!	; 0x88

00008fc4 <execvp@plt>:
    8fc4:	add	ip, pc, #0, 12
    8fc8:	add	ip, ip, #90112	; 0x16000
    8fcc:	ldr	pc, [ip, #128]!	; 0x80

00008fd0 <wait@plt>:
    8fd0:	add	ip, pc, #0, 12
    8fd4:	add	ip, ip, #90112	; 0x16000
    8fd8:	ldr	pc, [ip, #120]!	; 0x78

00008fdc <_exit@plt>:
    8fdc:	add	ip, pc, #0, 12
    8fe0:	add	ip, ip, #90112	; 0x16000
    8fe4:	ldr	pc, [ip, #112]!	; 0x70

00008fe8 <free@plt>:
    8fe8:	add	ip, pc, #0, 12
    8fec:	add	ip, ip, #90112	; 0x16000
    8ff0:	ldr	pc, [ip, #104]!	; 0x68

00008ff4 <write@plt>:
    8ff4:	add	ip, pc, #0, 12
    8ff8:	add	ip, ip, #90112	; 0x16000
    8ffc:	ldr	pc, [ip, #96]!	; 0x60

00009000 <fflush@plt>:
    9000:	add	ip, pc, #0, 12
    9004:	add	ip, ip, #90112	; 0x16000
    9008:	ldr	pc, [ip, #88]!	; 0x58

0000900c <strlen@plt>:
    900c:	add	ip, pc, #0, 12
    9010:	add	ip, ip, #90112	; 0x16000
    9014:	ldr	pc, [ip, #80]!	; 0x50

00009018 <sscanf@plt>:
    9018:	add	ip, pc, #0, 12
    901c:	add	ip, ip, #90112	; 0x16000
    9020:	ldr	pc, [ip, #72]!	; 0x48

00009024 <memcpy@plt>:
    9024:	add	ip, pc, #0, 12
    9028:	add	ip, ip, #90112	; 0x16000
    902c:	ldr	pc, [ip, #64]!	; 0x40

00009030 <strtol@plt>:
    9030:	add	ip, pc, #0, 12
    9034:	add	ip, ip, #90112	; 0x16000
    9038:	ldr	pc, [ip, #56]!	; 0x38

0000903c <strcpy@plt>:
    903c:	add	ip, pc, #0, 12
    9040:	add	ip, ip, #90112	; 0x16000
    9044:	ldr	pc, [ip, #48]!	; 0x30

00009048 <__aeabi_uidiv@plt>:
    9048:	add	ip, pc, #0, 12
    904c:	add	ip, ip, #90112	; 0x16000
    9050:	ldr	pc, [ip, #40]!	; 0x28

00009054 <putenv@plt>:
    9054:	add	ip, pc, #0, 12
    9058:	add	ip, ip, #90112	; 0x16000
    905c:	ldr	pc, [ip, #32]!

00009060 <close@plt>:
    9060:	add	ip, pc, #0, 12
    9064:	add	ip, ip, #90112	; 0x16000
    9068:	ldr	pc, [ip, #24]!

0000906c <fwrite@plt>:
    906c:	add	ip, pc, #0, 12
    9070:	add	ip, ip, #90112	; 0x16000
    9074:	ldr	pc, [ip, #16]!

00009078 <_Znaj@plt>:
    9078:	add	ip, pc, #0, 12
    907c:	add	ip, ip, #90112	; 0x16000
    9080:	ldr	pc, [ip, #8]!

00009084 <__aeabi_uidivmod@plt>:
    9084:	add	ip, pc, #0, 12
    9088:	add	ip, ip, #90112	; 0x16000
    908c:	ldr	pc, [ip, #0]!

00009090 <__ctype_b_loc@plt>:
    9090:	add	ip, pc, #0, 12
    9094:	add	ip, ip, #86016	; 0x15000
    9098:	ldr	pc, [ip, #4088]!	; 0xff8

0000909c <malloc@plt>:
    909c:	add	ip, pc, #0, 12
    90a0:	add	ip, ip, #86016	; 0x15000
    90a4:	ldr	pc, [ip, #4080]!	; 0xff0

000090a8 <__stack_chk_fail@plt>:
    90a8:	add	ip, pc, #0, 12
    90ac:	add	ip, ip, #86016	; 0x15000
    90b0:	ldr	pc, [ip, #4072]!	; 0xfe8

000090b4 <__fprintf_chk@plt>:
    90b4:	add	ip, pc, #0, 12
    90b8:	add	ip, ip, #86016	; 0x15000
    90bc:	ldr	pc, [ip, #4064]!	; 0xfe0

000090c0 <fputc@plt>:
    90c0:	add	ip, pc, #0, 12
    90c4:	add	ip, ip, #86016	; 0x15000
    90c8:	ldr	pc, [ip, #4056]!	; 0xfd8

000090cc <strtok@plt>:
    90cc:	add	ip, pc, #0, 12
    90d0:	add	ip, ip, #86016	; 0x15000
    90d4:	ldr	pc, [ip, #4048]!	; 0xfd0

000090d8 <strcat@plt>:
    90d8:	add	ip, pc, #0, 12
    90dc:	add	ip, ip, #86016	; 0x15000
    90e0:	ldr	pc, [ip, #4040]!	; 0xfc8

000090e4 <_ZdaPv@plt>:
    90e4:	add	ip, pc, #0, 12
    90e8:	add	ip, ip, #86016	; 0x15000
    90ec:	ldr	pc, [ip, #4032]!	; 0xfc0

000090f0 <__aeabi_atexit@plt>:
    90f0:	add	ip, pc, #0, 12
    90f4:	add	ip, ip, #86016	; 0x15000
    90f8:	ldr	pc, [ip, #4024]!	; 0xfb8

000090fc <puts@plt>:
    90fc:	add	ip, pc, #0, 12
    9100:	add	ip, ip, #86016	; 0x15000
    9104:	ldr	pc, [ip, #4016]!	; 0xfb0

00009108 <dup@plt>:
    9108:	add	ip, pc, #0, 12
    910c:	add	ip, ip, #86016	; 0x15000
    9110:	ldr	pc, [ip, #4008]!	; 0xfa8

00009114 <fork@plt>:
    9114:	add	ip, pc, #0, 12
    9118:	add	ip, ip, #86016	; 0x15000
    911c:	ldr	pc, [ip, #4000]!	; 0xfa0

00009120 <__aeabi_idiv@plt>:
    9120:	add	ip, pc, #0, 12
    9124:	add	ip, ip, #86016	; 0x15000
    9128:	ldr	pc, [ip, #3992]!	; 0xf98

0000912c <tan@plt>:
    912c:	add	ip, pc, #0, 12
    9130:	add	ip, ip, #86016	; 0x15000
    9134:	ldr	pc, [ip, #3984]!	; 0xf90

00009138 <__sprintf_chk@plt>:
    9138:	add	ip, pc, #0, 12
    913c:	add	ip, ip, #86016	; 0x15000
    9140:	ldr	pc, [ip, #3976]!	; 0xf88

00009144 <wcwidth@plt>:
    9144:	add	ip, pc, #0, 12
    9148:	add	ip, ip, #86016	; 0x15000
    914c:	ldr	pc, [ip, #3968]!	; 0xf80

00009150 <strncmp@plt>:
    9150:	add	ip, pc, #0, 12
    9154:	add	ip, ip, #86016	; 0x15000
    9158:	ldr	pc, [ip, #3960]!	; 0xf78

0000915c <kill@plt>:
    915c:	add	ip, pc, #0, 12
    9160:	add	ip, ip, #86016	; 0x15000
    9164:	ldr	pc, [ip, #3952]!	; 0xf70

00009168 <__gxx_personality_v0@plt>:
    9168:	add	ip, pc, #0, 12
    916c:	add	ip, ip, #86016	; 0x15000
    9170:	ldr	pc, [ip, #3944]!	; 0xf68

00009174 <__strcpy_chk@plt>:
    9174:	add	ip, pc, #0, 12
    9178:	add	ip, ip, #86016	; 0x15000
    917c:	ldr	pc, [ip, #3936]!	; 0xf60

00009180 <_IO_putc@plt>:
    9180:	add	ip, pc, #0, 12
    9184:	add	ip, ip, #86016	; 0x15000
    9188:	ldr	pc, [ip, #3928]!	; 0xf58

0000918c <pipe@plt>:
    918c:	add	ip, pc, #0, 12
    9190:	add	ip, ip, #86016	; 0x15000
    9194:	ldr	pc, [ip, #3920]!	; 0xf50

00009198 <memchr@plt>:
    9198:	add	ip, pc, #0, 12
    919c:	add	ip, ip, #86016	; 0x15000
    91a0:	ldr	pc, [ip, #3912]!	; 0xf48

000091a4 <strcmp@plt>:
    91a4:	add	ip, pc, #0, 12
    91a8:	add	ip, ip, #86016	; 0x15000
    91ac:	ldr	pc, [ip, #3904]!	; 0xf40

000091b0 <exit@plt>:
    91b0:	add	ip, pc, #0, 12
    91b4:	add	ip, ip, #86016	; 0x15000
    91b8:	ldr	pc, [ip, #3896]!	; 0xf38

000091bc <__errno_location@plt>:
    91bc:	add	ip, pc, #0, 12
    91c0:	add	ip, ip, #86016	; 0x15000
    91c4:	ldr	pc, [ip, #3888]!	; 0xf30

000091c8 <fputs@plt>:
    91c8:	add	ip, pc, #0, 12
    91cc:	add	ip, ip, #86016	; 0x15000
    91d0:	ldr	pc, [ip, #3880]!	; 0xf28

Disassembly of section .text:

000091d8 <_Znwj@@Base-0x8648>:
    91d8:	push	{r4, lr}
    91dc:	mov	r4, r0
    91e0:	bl	900c <strlen@plt>
    91e4:	mov	r1, r4
    91e8:	pop	{r4, lr}
    91ec:	mov	r2, r0
    91f0:	mov	r0, #2
    91f4:	b	8ff4 <write@plt>
    91f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    91fc:	movw	sl, #16
    9200:	movt	sl, #2
    9204:	ldr	r2, [r1]
    9208:	movw	r9, #32
    920c:	movt	r9, #2
    9210:	ldr	ip, [sl]
    9214:	sub	sp, sp, #140	; 0x8c
    9218:	movw	r3, #14632	; 0x3928
    921c:	movt	r3, #2
    9220:	mov	r5, r1
    9224:	mov	r4, r0
    9228:	ldr	r1, [pc, #4064]	; a210 <fputs@plt+0x1048>
    922c:	ldr	r0, [r9]
    9230:	str	ip, [sp, #132]	; 0x84
    9234:	str	r2, [r3]
    9238:	bl	8f34 <setbuf@plt>
    923c:	add	r0, sp, #64	; 0x40
    9240:	bl	1236c <_ZdlPv@@Base+0xafc>
    9244:	add	r0, sp, #76	; 0x4c
    9248:	bl	1236c <_ZdlPv@@Base+0xafc>
    924c:	add	r0, sp, #88	; 0x58
    9250:	bl	1236c <_ZdlPv@@Base+0xafc>
    9254:	movw	r0, #13672	; 0x3568
    9258:	movt	r0, #1
    925c:	bl	8f64 <getenv@plt>
    9260:	mov	r8, r0
    9264:	movw	r0, #13696	; 0x3580
    9268:	movt	r0, #1
    926c:	bl	8f64 <getenv@plt>
    9270:	movw	r3, #14876	; 0x3a1c
    9274:	cmp	r8, #0
    9278:	movt	r3, #1
    927c:	movw	r2, #13712	; 0x3590
    9280:	movt	r2, #1
    9284:	moveq	r8, r3
    9288:	mov	r1, r8
    928c:	str	r0, [sp, #56]	; 0x38
    9290:	ldr	r0, [pc, #3964]	; a214 <fputs@plt+0x104c>
    9294:	bl	ab70 <fputs@plt+0x19a8>
    9298:	movw	r7, #14652	; 0x393c
    929c:	movt	r7, #2
    92a0:	mov	r6, #0
    92a4:	movw	r2, #61700	; 0xf104
    92a8:	movw	r3, #14180	; 0x3764
    92ac:	movt	r2, #1
    92b0:	movt	r3, #1
    92b4:	mov	ip, #1
    92b8:	str	r6, [sp, #52]	; 0x34
    92bc:	str	r6, [sp, #60]	; 0x3c
    92c0:	str	r6, [sp, #44]	; 0x2c
    92c4:	str	r6, [sp, #24]
    92c8:	str	r6, [sp, #48]	; 0x30
    92cc:	str	r6, [sp, #16]
    92d0:	str	r6, [sp, #28]
    92d4:	str	r6, [sp, #36]	; 0x24
    92d8:	str	r6, [sp, #40]	; 0x28
    92dc:	str	r2, [sp, #12]
    92e0:	str	r3, [sp, #20]
    92e4:	str	ip, [sp, #32]
    92e8:	mov	fp, #0
    92ec:	movw	r2, #14196	; 0x3774
    92f0:	str	fp, [sp]
    92f4:	movt	r2, #1
    92f8:	movw	r3, #11816	; 0x2e28
    92fc:	mov	r0, r4
    9300:	movt	r3, #1
    9304:	mov	r1, r5
    9308:	bl	105c0 <fputs@plt+0x73f8>
    930c:	cmn	r0, #1
    9310:	beq	985c <fputs@plt+0x694>
    9314:	sub	r3, r0, #63	; 0x3f
    9318:	mov	r2, #45	; 0x2d
    931c:	strb	r0, [sp, #129]	; 0x81
    9320:	strb	fp, [sp, #130]	; 0x82
    9324:	strb	r2, [sp, #128]	; 0x80
    9328:	cmp	r3, #59	; 0x3b
    932c:	ldrls	pc, [pc, r3, lsl #2]
    9330:	b	9848 <fputs@plt+0x680>
    9334:	andeq	r9, r0, r0, lsr #16
    9338:	andeq	r9, r0, r8, asr #16
    933c:	andeq	r9, r0, r8, asr #16
    9340:	andeq	r9, r0, r8, asr #16
    9344:	andeq	r9, r0, r0, lsl #9
    9348:	strdeq	r9, [r0], -r8
    934c:	strdeq	r9, [r0], -r0
    9350:	andeq	r9, r0, r8, asr #15
    9354:	andeq	r9, r0, r0, lsr r8
    9358:	andeq	r9, r0, r8, asr #16
    935c:	muleq	r0, r8, r5
    9360:	andeq	r9, r0, r8, asr #16
    9364:	andeq	r9, r0, r8, ror #10
    9368:	andeq	r9, r0, r0, ror r7
    936c:	andeq	r9, r0, r4, lsl #10
    9370:	andeq	r9, r0, r0, lsr #13
    9374:	andeq	r9, r0, r8, asr #16
    9378:	ldrdeq	r9, [r0], -r8
    937c:	andeq	r9, r0, r8, asr #16
    9380:	andeq	r9, r0, r8, lsl #13
    9384:	andeq	r9, r0, r0, lsl #12
    9388:	andeq	r9, r0, r0, ror #13
    938c:	ldrdeq	r9, [r0], -r4
    9390:	andeq	r9, r0, r4, asr #13
    9394:	andeq	r9, r0, r4, lsr r5
    9398:			; <UNDEFINED> instruction: 0x000096b4
    939c:	andeq	r9, r0, r8, asr #16
    93a0:	andeq	r9, r0, r8, asr r5
    93a4:	andeq	r9, r0, r8, asr #16
    93a8:	andeq	r9, r0, r8, asr #16
    93ac:	andeq	r9, r0, r8, asr #16
    93b0:	andeq	r9, r0, r8, asr #16
    93b4:	andeq	r9, r0, r8, asr #16
    93b8:	andeq	r9, r0, r8, asr #16
    93bc:	andeq	r9, r0, r8, asr #10
    93c0:	strdeq	r9, [r0], -r0
    93c4:	strdeq	r9, [r0], -r0
    93c8:	andeq	r9, r0, r4, lsr r5
    93cc:	andeq	r9, r0, r0, asr r6
    93d0:	andeq	r9, r0, r4, lsr r5
    93d4:	andeq	r9, r0, r8, lsr r6
    93d8:	andeq	r9, r0, r4, lsr r6
    93dc:	andeq	r9, r0, r8, lsr #12
    93e0:	andeq	r9, r0, ip, lsl #12
    93e4:	andeq	r9, r0, r4, lsl #11
    93e8:	andeq	r9, r0, r0, ror r6
    93ec:	andeq	r9, r0, r4, lsr r5
    93f0:	andeq	r9, r0, r4, lsr r5
    93f4:	strdeq	r9, [r0], -r4
    93f8:			; <UNDEFINED> instruction: 0x000097b0
    93fc:	andeq	r9, r0, r8, asr #16
    9400:	andeq	r9, r0, r4, lsr r5
    9404:	muleq	r0, r8, r7
    9408:	andeq	r9, r0, r0, lsl #15
    940c:	andeq	r9, r0, r8, asr #16
    9410:	andeq	r9, r0, r4, lsr #8
    9414:	andeq	r9, r0, r4, lsr r5
    9418:	andeq	r9, r0, r8, asr #16
    941c:	andeq	r9, r0, r8, asr #16
    9420:	andeq	r9, r0, r8, asr #10
    9424:	movw	r3, #65488	; 0xffd0
    9428:	movt	r3, #1
    942c:	movw	r1, #13784	; 0x35d8
    9430:	mov	r0, #1
    9434:	ldr	r2, [r3]
    9438:	movt	r1, #1
    943c:	bl	8f70 <__printf_chk@plt>
    9440:	movw	r0, #13808	; 0x35f0
    9444:	movt	r0, #1
    9448:	bl	90fc <puts@plt>
    944c:	movw	r0, #14084	; 0x3704
    9450:	movt	r0, #1
    9454:	bl	90fc <puts@plt>
    9458:	movw	r3, #28
    945c:	movt	r3, #2
    9460:	ldr	r0, [r3]
    9464:	bl	9000 <fflush@plt>
    9468:	ldr	r0, [pc, #3536]	; a240 <fputs@plt+0x1078>
    946c:	add	r1, sp, #128	; 0x80
    9470:	mov	r2, #0
    9474:	bl	abdc <fputs@plt+0x1a14>
    9478:	mov	r3, #1
    947c:	str	r3, [sp, #36]	; 0x24
    9480:	ldr	r0, [pc, #3472]	; a218 <fputs@plt+0x1050>
    9484:	add	r1, sp, #128	; 0x80
    9488:	mov	r2, #0
    948c:	bl	abdc <fputs@plt+0x1a14>
    9490:	ldr	r0, [pc, #3460]	; a21c <fputs@plt+0x1054>
    9494:	add	r1, sp, #128	; 0x80
    9498:	mov	r2, #0
    949c:	bl	abdc <fputs@plt+0x1a14>
    94a0:	ldr	r0, [pc, #3448]	; a220 <fputs@plt+0x1058>
    94a4:	add	r1, sp, #128	; 0x80
    94a8:	mov	r2, #0
    94ac:	bl	abdc <fputs@plt+0x1a14>
    94b0:	ldr	r0, [pc, #3436]	; a224 <fputs@plt+0x105c>
    94b4:	add	r1, sp, #128	; 0x80
    94b8:	mov	r2, #0
    94bc:	bl	abdc <fputs@plt+0x1a14>
    94c0:	ldr	r0, [pc, #3424]	; a228 <fputs@plt+0x1060>
    94c4:	add	r1, sp, #128	; 0x80
    94c8:	mov	r2, #0
    94cc:	bl	abdc <fputs@plt+0x1a14>
    94d0:	ldr	r0, [pc, #3412]	; a22c <fputs@plt+0x1064>
    94d4:	add	r1, sp, #128	; 0x80
    94d8:	mov	r2, #0
    94dc:	bl	abdc <fputs@plt+0x1a14>
    94e0:	ldr	r0, [pc, #3400]	; a230 <fputs@plt+0x1068>
    94e4:	add	r1, sp, #128	; 0x80
    94e8:	mov	r2, #0
    94ec:	bl	abdc <fputs@plt+0x1a14>
    94f0:	ldr	r0, [pc, #3356]	; a214 <fputs@plt+0x104c>
    94f4:	add	r1, sp, #128	; 0x80
    94f8:	mov	r2, #0
    94fc:	bl	abdc <fputs@plt+0x1a14>
    9500:	b	92e8 <fputs@plt+0x120>
    9504:	ldr	r0, [pc, #3364]	; a230 <fputs@plt+0x1068>
    9508:	add	r1, sp, #128	; 0x80
    950c:	ldr	r2, [r7]
    9510:	bl	abdc <fputs@plt+0x1a14>
    9514:	ldr	r0, [pc, #3336]	; a224 <fputs@plt+0x105c>
    9518:	add	r1, sp, #128	; 0x80
    951c:	ldr	r2, [r7]
    9520:	bl	abdc <fputs@plt+0x1a14>
    9524:	ldr	r0, [pc, #3328]	; a22c <fputs@plt+0x1064>
    9528:	add	r1, sp, #128	; 0x80
    952c:	ldr	r2, [r7]
    9530:	bl	abdc <fputs@plt+0x1a14>
    9534:	ldr	r0, [pc, #3288]	; a214 <fputs@plt+0x104c>
    9538:	add	r1, sp, #128	; 0x80
    953c:	ldr	r2, [r7]
    9540:	bl	abdc <fputs@plt+0x1a14>
    9544:	b	92e8 <fputs@plt+0x120>
    9548:	ldr	r0, [pc, #3268]	; a214 <fputs@plt+0x104c>
    954c:	add	r1, sp, #128	; 0x80
    9550:	mov	r2, #0
    9554:	bl	abdc <fputs@plt+0x1a14>
    9558:	ldr	ip, [sp, #16]
    955c:	add	ip, ip, #1
    9560:	str	ip, [sp, #16]
    9564:	b	92e8 <fputs@plt+0x120>
    9568:	movw	r1, #13740	; 0x35ac
    956c:	ldr	r0, [pc, #3264]	; a234 <fputs@plt+0x106c>
    9570:	movt	r1, #1
    9574:	ldr	r2, [r7]
    9578:	bl	abdc <fputs@plt+0x1a14>
    957c:	mov	r3, #1
    9580:	str	r3, [sp, #40]	; 0x28
    9584:	movw	r1, #13728	; 0x35a0
    9588:	ldr	r0, [pc, #3236]	; a234 <fputs@plt+0x106c>
    958c:	movt	r1, #1
    9590:	bl	ab0c <fputs@plt+0x1944>
    9594:	b	92e8 <fputs@plt+0x120>
    9598:	movw	r2, #13720	; 0x3598
    959c:	ldr	r0, [pc, #3188]	; a218 <fputs@plt+0x1050>
    95a0:	movt	r2, #1
    95a4:	mov	r1, r8
    95a8:	bl	ab70 <fputs@plt+0x19a8>
    95ac:	ldr	r0, [pc, #3172]	; a218 <fputs@plt+0x1050>
    95b0:	add	r1, sp, #128	; 0x80
    95b4:	ldr	r2, [r7]
    95b8:	bl	abdc <fputs@plt+0x1a14>
    95bc:	ldr	r0, [pc, #3152]	; a214 <fputs@plt+0x104c>
    95c0:	add	r1, sp, #128	; 0x80
    95c4:	ldr	r2, [r7]
    95c8:	bl	abdc <fputs@plt+0x1a14>
    95cc:	add	r0, sp, #64	; 0x40
    95d0:	add	r1, sp, #128	; 0x80
    95d4:	bl	12650 <_ZdlPv@@Base+0xde0>
    95d8:	add	r0, sp, #64	; 0x40
    95dc:	ldr	r1, [r7]
    95e0:	bl	12650 <_ZdlPv@@Base+0xde0>
    95e4:	add	r0, sp, #64	; 0x40
    95e8:	mov	r1, #0
    95ec:	bl	b504 <fputs@plt+0x233c>
    95f0:	b	92e8 <fputs@plt+0x120>
    95f4:	mov	r2, #1
    95f8:	str	r2, [sp, #44]	; 0x2c
    95fc:	b	9534 <fputs@plt+0x36c>
    9600:	mov	ip, #1
    9604:	str	ip, [sp, #32]
    9608:	b	92e8 <fputs@plt+0x120>
    960c:	movw	r2, #13748	; 0x35b4
    9610:	ldr	r0, [pc, #3104]	; a238 <fputs@plt+0x1070>
    9614:	movt	r2, #1
    9618:	mov	r1, r8
    961c:	bl	ab70 <fputs@plt+0x19a8>
    9620:	mov	r6, #1
    9624:	b	92e8 <fputs@plt+0x120>
    9628:	mov	r2, #1
    962c:	str	r2, [sp, #48]	; 0x30
    9630:	b	92e8 <fputs@plt+0x120>
    9634:	bl	b390 <fputs@plt+0x21c8>
    9638:	movw	r2, #13760	; 0x35c0
    963c:	ldr	r0, [pc, #3048]	; a22c <fputs@plt+0x1064>
    9640:	movt	r2, #1
    9644:	mov	r1, r8
    9648:	bl	ab70 <fputs@plt+0x19a8>
    964c:	b	92e8 <fputs@plt+0x120>
    9650:	movw	r2, #13772	; 0x35cc
    9654:	ldr	r0, [pc, #3028]	; a230 <fputs@plt+0x1068>
    9658:	movt	r2, #1
    965c:	mov	r1, r8
    9660:	bl	ab70 <fputs@plt+0x19a8>
    9664:	mov	r2, #1
    9668:	str	r2, [sp, #52]	; 0x34
    966c:	b	92e8 <fputs@plt+0x120>
    9670:	movw	r3, #8224	; 0x2020
    9674:	movt	r3, #2
    9678:	ldr	r2, [r3, #260]	; 0x104
    967c:	add	r2, r2, #1
    9680:	str	r2, [r3, #260]	; 0x104
    9684:	b	92e8 <fputs@plt+0x120>
    9688:	movw	r2, #13776	; 0x35d0
    968c:	ldr	r0, [pc, #2952]	; a21c <fputs@plt+0x1054>
    9690:	movt	r2, #1
    9694:	mov	r1, r8
    9698:	bl	ab70 <fputs@plt+0x19a8>
    969c:	b	92e8 <fputs@plt+0x120>
    96a0:	ldr	r0, [pc, #2952]	; a230 <fputs@plt+0x1068>
    96a4:	add	r1, sp, #128	; 0x80
    96a8:	mov	r2, #0
    96ac:	bl	abdc <fputs@plt+0x1a14>
    96b0:	b	92e8 <fputs@plt+0x120>
    96b4:	ldr	r3, [sp, #24]
    96b8:	add	r3, r3, #1
    96bc:	str	r3, [sp, #24]
    96c0:	b	92e8 <fputs@plt+0x120>
    96c4:	ldr	r2, [sp, #28]
    96c8:	add	r2, r2, #1
    96cc:	str	r2, [sp, #28]
    96d0:	b	92e8 <fputs@plt+0x120>
    96d4:	mov	ip, #0
    96d8:	str	ip, [sp, #32]
    96dc:	b	92e8 <fputs@plt+0x120>
    96e0:	ldr	fp, [r7]
    96e4:	movw	r1, #14108	; 0x371c
    96e8:	movt	r1, #1
    96ec:	mov	r0, fp
    96f0:	bl	91a4 <strcmp@plt>
    96f4:	cmp	r0, #0
    96f8:	beq	9f74 <fputs@plt+0xdac>
    96fc:	mov	r0, fp
    9700:	movw	r1, #14120	; 0x3728
    9704:	movt	r1, #1
    9708:	bl	91a4 <strcmp@plt>
    970c:	cmp	r0, #0
    9710:	beq	9e70 <fputs@plt+0xca8>
    9714:	ldr	fp, [r7]
    9718:	movw	r1, #14128	; 0x3730
    971c:	movt	r1, #1
    9720:	mov	r0, fp
    9724:	bl	91a4 <strcmp@plt>
    9728:	cmp	r0, #0
    972c:	ldrne	ip, [sp, #12]
    9730:	strne	fp, [ip]
    9734:	bne	92e8 <fputs@plt+0x120>
    9738:	movw	r1, #11344	; 0x2c50
    973c:	movt	r1, #2
    9740:	movw	r0, #14132	; 0x3734
    9744:	movt	r0, #1
    9748:	mov	r2, r1
    974c:	mov	r3, r1
    9750:	bl	c258 <fputs@plt+0x3090>
    9754:	ldr	ip, [sp, #20]
    9758:	ldr	r2, [sp, #12]
    975c:	ldr	r3, [sp, #24]
    9760:	str	ip, [r2]
    9764:	add	r3, r3, #1
    9768:	str	r3, [sp, #24]
    976c:	b	92e8 <fputs@plt+0x120>
    9770:	ldr	r0, [r7]
    9774:	add	r1, sp, #76	; 0x4c
    9778:	bl	ad80 <fputs@plt+0x1bb8>
    977c:	b	92e8 <fputs@plt+0x120>
    9780:	movw	r2, #13744	; 0x35b0
    9784:	ldr	r0, [pc, #2716]	; a228 <fputs@plt+0x1060>
    9788:	movt	r2, #1
    978c:	mov	r1, r8
    9790:	bl	ab70 <fputs@plt+0x19a8>
    9794:	b	92e8 <fputs@plt+0x120>
    9798:	movw	r2, #13720	; 0x3598
    979c:	ldr	r0, [pc, #2676]	; a218 <fputs@plt+0x1050>
    97a0:	movt	r2, #1
    97a4:	mov	r1, r8
    97a8:	bl	ab70 <fputs@plt+0x19a8>
    97ac:	b	92e8 <fputs@plt+0x120>
    97b0:	movw	r2, #13756	; 0x35bc
    97b4:	ldr	r0, [pc, #2660]	; a220 <fputs@plt+0x1058>
    97b8:	movt	r2, #1
    97bc:	mov	r1, r8
    97c0:	bl	ab70 <fputs@plt+0x19a8>
    97c4:	b	92e8 <fputs@plt+0x120>
    97c8:	ldr	r0, [r7]
    97cc:	bl	f740 <fputs@plt+0x6578>
    97d0:	ldr	r3, [sp, #92]	; 0x5c
    97d4:	add	r0, sp, #88	; 0x58
    97d8:	cmp	r3, #0
    97dc:	ble	9fd8 <fputs@plt+0xe10>
    97e0:	mov	r1, #58	; 0x3a
    97e4:	bl	b504 <fputs@plt+0x233c>
    97e8:	add	r0, sp, #88	; 0x58
    97ec:	ldr	r1, [r7]
    97f0:	bl	12650 <_ZdlPv@@Base+0xde0>
    97f4:	b	92e8 <fputs@plt+0x120>
    97f8:	movw	r1, #13728	; 0x35a0
    97fc:	ldr	r0, [pc, #2608]	; a234 <fputs@plt+0x106c>
    9800:	movt	r1, #1
    9804:	bl	ab0c <fputs@plt+0x1944>
    9808:	movw	r1, #13736	; 0x35a8
    980c:	ldr	r0, [pc, #2592]	; a234 <fputs@plt+0x106c>
    9810:	movt	r1, #1
    9814:	ldr	r2, [r7]
    9818:	bl	abdc <fputs@plt+0x1a14>
    981c:	b	92e8 <fputs@plt+0x120>
    9820:	ldr	r0, [r9]
    9824:	bl	b3dc <fputs@plt+0x2214>
    9828:	mov	r0, #1
    982c:	bl	91b0 <exit@plt>
    9830:	movw	r2, #13764	; 0x35c4
    9834:	ldr	r0, [pc, #2536]	; a224 <fputs@plt+0x105c>
    9838:	movt	r2, #1
    983c:	mov	r1, r8
    9840:	bl	ab70 <fputs@plt+0x19a8>
    9844:	b	9620 <fputs@plt+0x458>
    9848:	movw	r1, #14184	; 0x3768
    984c:	mov	r0, #320	; 0x140
    9850:	movt	r1, #1
    9854:	bl	b9bc <fputs@plt+0x27f4>
    9858:	b	92e8 <fputs@plt+0x120>
    985c:	cmp	r6, fp
    9860:	bne	9ef0 <fputs@plt+0xd28>
    9864:	ldr	r3, [sp, #56]	; 0x38
    9868:	cmp	r3, #0
    986c:	beq	989c <fputs@plt+0x6d4>
    9870:	movw	r1, #13728	; 0x35a0
    9874:	ldr	r0, [pc, #2488]	; a234 <fputs@plt+0x106c>
    9878:	movt	r1, #1
    987c:	bl	ab0c <fputs@plt+0x1944>
    9880:	ldr	r2, [sp, #40]	; 0x28
    9884:	cmp	r2, #0
    9888:	bne	989c <fputs@plt+0x6d4>
    988c:	ldr	ip, [sp, #56]	; 0x38
    9890:	ldrb	r3, [ip]
    9894:	cmp	r3, #0
    9898:	bne	a0c4 <fputs@plt+0xefc>
    989c:	ldr	ip, [sp, #32]
    98a0:	cmp	ip, #0
    98a4:	beq	9e40 <fputs@plt+0xc78>
    98a8:	movw	r0, #42560	; 0xa640
    98ac:	movt	r0, #0
    98b0:	bl	f724 <fputs@plt+0x655c>
    98b4:	bl	eb4c <fputs@plt+0x5984>
    98b8:	cmp	r0, #0
    98bc:	beq	9eb8 <fputs@plt+0xcf0>
    98c0:	movw	r8, #40	; 0x28
    98c4:	movt	r8, #2
    98c8:	ldr	r3, [r8, #8]
    98cc:	cmp	r3, #0
    98d0:	beq	a298 <fputs@plt+0x10d0>
    98d4:	ldr	r2, [r8, #4]
    98d8:	movw	r3, #40	; 0x28
    98dc:	movt	r3, #2
    98e0:	cmp	r2, #0
    98e4:	beq	98f4 <fputs@plt+0x72c>
    98e8:	ldr	ip, [sp, #16]
    98ec:	cmp	ip, #0
    98f0:	beq	9f08 <fputs@plt+0xd40>
    98f4:	ldr	r2, [sp, #24]
    98f8:	cmp	r2, #0
    98fc:	streq	r2, [sp, #12]
    9900:	bne	9e88 <fputs@plt+0xcc0>
    9904:	ldr	r1, [r8, #8]
    9908:	cmp	r1, #0
    990c:	beq	9e68 <fputs@plt+0xca0>
    9910:	ldr	r0, [pc, #2344]	; a240 <fputs@plt+0x1078>
    9914:	bl	ab0c <fputs@plt+0x1944>
    9918:	ldr	r0, [r8, #8]
    991c:	cmp	r0, #0
    9920:	beq	9e68 <fputs@plt+0xca0>
    9924:	bl	a9c0 <fputs@plt+0x17f8>
    9928:	movw	r1, #14336	; 0x3800
    992c:	movt	r1, #1
    9930:	bl	91a4 <strcmp@plt>
    9934:	subs	r2, r0, #0
    9938:	bne	9e68 <fputs@plt+0xca0>
    993c:	movw	r6, #61716	; 0xf114
    9940:	movt	r6, #1
    9944:	ldr	r3, [r6]
    9948:	rsb	r3, r3, r4
    994c:	cmp	r3, #1
    9950:	beq	a184 <fputs@plt+0xfbc>
    9954:	ldr	r2, [sp, #24]
    9958:	cmp	r2, #0
    995c:	beq	99dc <fputs@plt+0x814>
    9960:	add	r6, sp, #112	; 0x70
    9964:	ldr	r1, [sp, #12]
    9968:	mov	r0, r6
    996c:	bl	123e4 <_ZdlPv@@Base+0xb74>
    9970:	ldr	r3, [r8]
    9974:	cmp	r3, #0
    9978:	beq	99a4 <fputs@plt+0x7dc>
    997c:	movw	r1, #12132	; 0x2f64
    9980:	mov	r0, r6
    9984:	movt	r1, #1
    9988:	bl	12650 <_ZdlPv@@Base+0xde0>
    998c:	mov	r0, r6
    9990:	ldr	r1, [r8]
    9994:	bl	12650 <_ZdlPv@@Base+0xde0>
    9998:	mov	r0, r6
    999c:	add	r1, sp, #76	; 0x4c
    99a0:	bl	126c8 <_ZdlPv@@Base+0xe58>
    99a4:	mov	r0, r6
    99a8:	mov	r1, #0
    99ac:	bl	b504 <fputs@plt+0x233c>
    99b0:	movw	r1, #14408	; 0x3848
    99b4:	ldr	r0, [pc, #2180]	; a240 <fputs@plt+0x1078>
    99b8:	movt	r1, #1
    99bc:	mov	r2, #0
    99c0:	bl	abdc <fputs@plt+0x1a14>
    99c4:	ldr	r0, [pc, #2164]	; a240 <fputs@plt+0x1078>
    99c8:	mov	r2, #0
    99cc:	ldr	r1, [sp, #112]	; 0x70
    99d0:	bl	abdc <fputs@plt+0x1a14>
    99d4:	mov	r0, r6
    99d8:	bl	124d0 <_ZdlPv@@Base+0xc60>
    99dc:	mov	fp, #1
    99e0:	ldr	r6, [sp, #64]	; 0x40
    99e4:	ldr	r7, [sp, #68]	; 0x44
    99e8:	add	r7, r6, r7
    99ec:	cmp	r6, r7
    99f0:	bcs	9a1c <fputs@plt+0x854>
    99f4:	ldr	r0, [pc, #2116]	; a240 <fputs@plt+0x1078>
    99f8:	mov	r1, r6
    99fc:	mov	r2, #0
    9a00:	bl	abdc <fputs@plt+0x1a14>
    9a04:	mov	r0, r6
    9a08:	mov	r1, #0
    9a0c:	bl	8f88 <strchr@plt>
    9a10:	add	r6, r0, #1
    9a14:	cmp	r7, r6
    9a18:	bhi	99f4 <fputs@plt+0x82c>
    9a1c:	cmp	fp, #0
    9a20:	bne	a038 <fputs@plt+0xe70>
    9a24:	movw	r3, #8224	; 0x2020
    9a28:	movt	r3, #2
    9a2c:	ldr	r3, [r3, #260]	; 0x104
    9a30:	cmp	r3, #0
    9a34:	beq	9adc <fputs@plt+0x914>
    9a38:	ldr	ip, [sp, #36]	; 0x24
    9a3c:	ldr	r2, [sp, #24]
    9a40:	orrs	ip, ip, r2
    9a44:	bne	9adc <fputs@plt+0x914>
    9a48:	ldr	r3, [r8]
    9a4c:	cmp	r3, #0
    9a50:	beq	9adc <fputs@plt+0x914>
    9a54:	movw	r1, #12120	; 0x2f58
    9a58:	ldr	r0, [pc, #2012]	; a23c <fputs@plt+0x1074>
    9a5c:	movt	r1, #1
    9a60:	bl	ab0c <fputs@plt+0x1944>
    9a64:	movw	r1, #12128	; 0x2f60
    9a68:	ldr	r0, [pc, #1996]	; a23c <fputs@plt+0x1074>
    9a6c:	movt	r1, #1
    9a70:	mov	r2, #0
    9a74:	bl	abdc <fputs@plt+0x1a14>
    9a78:	add	r0, sp, #76	; 0x4c
    9a7c:	mov	r1, #0
    9a80:	bl	b504 <fputs@plt+0x233c>
    9a84:	ldr	r7, [r8]
    9a88:	cmp	r7, #0
    9a8c:	beq	a2d0 <fputs@plt+0x1108>
    9a90:	mov	r0, r7
    9a94:	add	r6, sp, #112	; 0x70
    9a98:	bl	900c <strlen@plt>
    9a9c:	ldr	ip, [sp, #80]	; 0x50
    9aa0:	mov	r1, r7
    9aa4:	ldr	r3, [sp, #76]	; 0x4c
    9aa8:	str	ip, [sp]
    9aac:	mov	r2, r0
    9ab0:	mov	r0, r6
    9ab4:	bl	127b0 <_ZdlPv@@Base+0xf40>
    9ab8:	add	r0, sp, #76	; 0x4c
    9abc:	mov	r1, r6
    9ac0:	bl	124f0 <_ZdlPv@@Base+0xc80>
    9ac4:	mov	r0, r6
    9ac8:	bl	124d0 <_ZdlPv@@Base+0xc60>
    9acc:	ldr	r0, [pc, #1896]	; a23c <fputs@plt+0x1074>
    9ad0:	mov	r2, #0
    9ad4:	ldr	r1, [sp, #76]	; 0x4c
    9ad8:	bl	abdc <fputs@plt+0x1a14>
    9adc:	ldr	r3, [sp, #16]
    9ae0:	cmp	r3, #0
    9ae4:	beq	9b00 <fputs@plt+0x938>
    9ae8:	ldr	r0, [pc, #1872]	; a240 <fputs@plt+0x1078>
    9aec:	mov	r1, #0
    9af0:	bl	ab0c <fputs@plt+0x1944>
    9af4:	ldr	r0, [pc, #1856]	; a23c <fputs@plt+0x1074>
    9af8:	mov	r1, #0
    9afc:	bl	ab0c <fputs@plt+0x1944>
    9b00:	movw	r6, #61700	; 0xf104
    9b04:	movt	r6, #1
    9b08:	movw	r1, #14428	; 0x385c
    9b0c:	ldr	r0, [pc, #1792]	; a214 <fputs@plt+0x104c>
    9b10:	ldr	r2, [r6]
    9b14:	movt	r1, #1
    9b18:	bl	abdc <fputs@plt+0x1a14>
    9b1c:	ldr	r7, [r6]
    9b20:	movw	r1, #14120	; 0x3728
    9b24:	movt	r1, #1
    9b28:	mov	r0, r7
    9b2c:	bl	91a4 <strcmp@plt>
    9b30:	cmp	r0, #0
    9b34:	bne	a020 <fputs@plt+0xe58>
    9b38:	ldr	r3, [sp, #60]	; 0x3c
    9b3c:	ldr	ip, [sp, #44]	; 0x2c
    9b40:	cmp	r3, #0
    9b44:	beq	9fe4 <fputs@plt+0xe1c>
    9b48:	cmp	ip, #0
    9b4c:	bne	a164 <fputs@plt+0xf9c>
    9b50:	ldr	r2, [sp, #16]
    9b54:	cmp	r2, #0
    9b58:	bne	a14c <fputs@plt+0xf84>
    9b5c:	ldr	r3, [sp, #52]	; 0x34
    9b60:	cmp	r3, #0
    9b64:	bne	a0dc <fputs@plt+0xf14>
    9b68:	movw	r1, #14428	; 0x385c
    9b6c:	ldr	r2, [r6]
    9b70:	ldr	r0, [pc, #1716]	; a22c <fputs@plt+0x1064>
    9b74:	movt	r1, #1
    9b78:	bl	abdc <fputs@plt+0x1a14>
    9b7c:	ldr	fp, [pc, #1712]	; a234 <fputs@plt+0x106c>
    9b80:	mov	r3, #0
    9b84:	mov	r8, r3
    9b88:	ldr	r2, [fp, r3]
    9b8c:	cmp	r2, #0
    9b90:	bne	9ba4 <fputs@plt+0x9dc>
    9b94:	add	r8, r8, #1
    9b98:	add	r3, r3, #20
    9b9c:	cmp	r8, #9
    9ba0:	bne	9b88 <fputs@plt+0x9c0>
    9ba4:	movw	r6, #61716	; 0xf114
    9ba8:	movt	r6, #1
    9bac:	ldr	r7, [r6]
    9bb0:	cmp	r4, r7
    9bb4:	ble	9c00 <fputs@plt+0xa38>
    9bb8:	ldr	r3, [r5, r7, lsl #2]
    9bbc:	ldrb	r2, [r3]
    9bc0:	cmp	r2, #45	; 0x2d
    9bc4:	beq	a118 <fputs@plt+0xf50>
    9bc8:	mov	r6, #20
    9bcc:	sub	r3, r7, #-1073741823	; 0xc0000001
    9bd0:	mla	r6, r6, r8, fp
    9bd4:	add	r5, r5, r3, lsl #2
    9bd8:	mov	r0, r6
    9bdc:	ldr	r1, [r5, #4]!
    9be0:	mov	r2, #0
    9be4:	bl	abdc <fputs@plt+0x1a14>
    9be8:	add	r7, r7, #1
    9bec:	cmp	r4, r7
    9bf0:	bgt	9bd8 <fputs@plt+0xa10>
    9bf4:	ldr	r2, [sp, #48]	; 0x30
    9bf8:	cmp	r2, #0
    9bfc:	bne	a0fc <fputs@plt+0xf34>
    9c00:	ldr	r3, [sp, #92]	; 0x5c
    9c04:	cmp	r3, #0
    9c08:	ble	9c9c <fputs@plt+0xad4>
    9c0c:	add	r6, sp, #112	; 0x70
    9c10:	movw	r1, #14552	; 0x38d8
    9c14:	movt	r1, #1
    9c18:	mov	r0, r6
    9c1c:	bl	123e4 <_ZdlPv@@Base+0xb74>
    9c20:	mov	r0, r6
    9c24:	mov	r1, #61	; 0x3d
    9c28:	bl	b504 <fputs@plt+0x233c>
    9c2c:	mov	r0, r6
    9c30:	add	r1, sp, #88	; 0x58
    9c34:	bl	126c8 <_ZdlPv@@Base+0xe58>
    9c38:	movw	r0, #14552	; 0x38d8
    9c3c:	movt	r0, #1
    9c40:	bl	8f64 <getenv@plt>
    9c44:	subs	r4, r0, #0
    9c48:	beq	9c58 <fputs@plt+0xa90>
    9c4c:	ldrb	r3, [r4]
    9c50:	cmp	r3, #0
    9c54:	bne	a08c <fputs@plt+0xec4>
    9c58:	mov	r0, r6
    9c5c:	mov	r1, #0
    9c60:	bl	b504 <fputs@plt+0x233c>
    9c64:	ldr	r0, [sp, #112]	; 0x70
    9c68:	bl	12c94 <_ZdlPv@@Base+0x1424>
    9c6c:	bl	9054 <putenv@plt>
    9c70:	cmp	r0, #0
    9c74:	beq	9c94 <fputs@plt+0xacc>
    9c78:	movw	r1, #11344	; 0x2c50
    9c7c:	movt	r1, #2
    9c80:	movw	r0, #14568	; 0x38e8
    9c84:	movt	r0, #1
    9c88:	mov	r2, r1
    9c8c:	mov	r3, r1
    9c90:	bl	c288 <fputs@plt+0x30c0>
    9c94:	mov	r0, r6
    9c98:	bl	124d0 <_ZdlPv@@Base+0xc60>
    9c9c:	movw	r0, #14584	; 0x38f8
    9ca0:	movt	r0, #1
    9ca4:	bl	8f64 <getenv@plt>
    9ca8:	add	r7, sp, #100	; 0x64
    9cac:	movw	r1, #14592	; 0x3900
    9cb0:	movt	r1, #1
    9cb4:	mov	r4, r0
    9cb8:	mov	r0, r7
    9cbc:	bl	123e4 <_ZdlPv@@Base+0xb74>
    9cc0:	mov	r0, r7
    9cc4:	mov	r1, #61	; 0x3d
    9cc8:	bl	b504 <fputs@plt+0x233c>
    9ccc:	cmp	r4, #0
    9cd0:	beq	9ce0 <fputs@plt+0xb18>
    9cd4:	ldrb	r3, [r4]
    9cd8:	cmp	r3, #0
    9cdc:	bne	a050 <fputs@plt+0xe88>
    9ce0:	mov	r0, r7
    9ce4:	mov	r1, #0
    9ce8:	bl	b504 <fputs@plt+0x233c>
    9cec:	ldr	r0, [sp, #100]	; 0x64
    9cf0:	bl	12c94 <_ZdlPv@@Base+0x1424>
    9cf4:	bl	9054 <putenv@plt>
    9cf8:	cmp	r0, #0
    9cfc:	beq	9d1c <fputs@plt+0xb54>
    9d00:	movw	r1, #11344	; 0x2c50
    9d04:	movt	r1, #2
    9d08:	movw	r0, #14568	; 0x38e8
    9d0c:	movt	r0, #1
    9d10:	mov	r2, r1
    9d14:	mov	r3, r1
    9d18:	bl	c288 <fputs@plt+0x30c0>
    9d1c:	movw	r0, #14608	; 0x3910
    9d20:	movt	r0, #1
    9d24:	bl	8f64 <getenv@plt>
    9d28:	add	r6, sp, #112	; 0x70
    9d2c:	movw	r1, #14584	; 0x38f8
    9d30:	movt	r1, #1
    9d34:	mov	r5, r0
    9d38:	mov	r0, r6
    9d3c:	bl	123e4 <_ZdlPv@@Base+0xb74>
    9d40:	mov	r0, r6
    9d44:	mov	r1, #61	; 0x3d
    9d48:	bl	b504 <fputs@plt+0x233c>
    9d4c:	cmp	r5, #0
    9d50:	beq	9d60 <fputs@plt+0xb98>
    9d54:	ldrb	r3, [r5]
    9d58:	cmp	r3, #0
    9d5c:	bne	a060 <fputs@plt+0xe98>
    9d60:	movw	r1, #14624	; 0x3920
    9d64:	mov	r0, r6
    9d68:	movt	r1, #1
    9d6c:	bl	12650 <_ZdlPv@@Base+0xde0>
    9d70:	cmp	r4, #0
    9d74:	beq	9d84 <fputs@plt+0xbbc>
    9d78:	ldrb	r3, [r4]
    9d7c:	cmp	r3, #0
    9d80:	bne	a070 <fputs@plt+0xea8>
    9d84:	mov	r0, r6
    9d88:	mov	r1, #0
    9d8c:	bl	b504 <fputs@plt+0x233c>
    9d90:	ldr	r0, [sp, #112]	; 0x70
    9d94:	bl	12c94 <_ZdlPv@@Base+0x1424>
    9d98:	bl	9054 <putenv@plt>
    9d9c:	cmp	r0, #0
    9da0:	beq	9dc0 <fputs@plt+0xbf8>
    9da4:	movw	r1, #11344	; 0x2c50
    9da8:	movt	r1, #2
    9dac:	movw	r0, #14568	; 0x38e8
    9db0:	movt	r0, #1
    9db4:	mov	r2, r1
    9db8:	mov	r3, r1
    9dbc:	bl	c288 <fputs@plt+0x30c0>
    9dc0:	mov	r0, r6
    9dc4:	bl	124d0 <_ZdlPv@@Base+0xc60>
    9dc8:	mov	r0, r7
    9dcc:	bl	124d0 <_ZdlPv@@Base+0xc60>
    9dd0:	ldr	r3, [sp, #28]
    9dd4:	cmp	r3, #0
    9dd8:	beq	9e00 <fputs@plt+0xc38>
    9ddc:	cmp	r3, #1
    9de0:	movweq	r3, #28
    9de4:	movteq	r3, #2
    9de8:	ldrne	r0, [r9]
    9dec:	ldreq	r0, [r3]
    9df0:	bl	b2d8 <fputs@plt+0x2110>
    9df4:	ldr	ip, [sp, #28]
    9df8:	cmp	ip, #1
    9dfc:	beq	a320 <fputs@plt+0x1158>
    9e00:	ldr	r0, [sp, #36]	; 0x24
    9e04:	bl	a9ec <fputs@plt+0x1824>
    9e08:	mov	r4, r0
    9e0c:	add	r0, sp, #88	; 0x58
    9e10:	bl	124d0 <_ZdlPv@@Base+0xc60>
    9e14:	add	r0, sp, #76	; 0x4c
    9e18:	bl	124d0 <_ZdlPv@@Base+0xc60>
    9e1c:	add	r0, sp, #64	; 0x40
    9e20:	bl	124d0 <_ZdlPv@@Base+0xc60>
    9e24:	ldr	r2, [sp, #132]	; 0x84
    9e28:	ldr	r3, [sl]
    9e2c:	mov	r0, r4
    9e30:	cmp	r2, r3
    9e34:	bne	a31c <fputs@plt+0x1154>
    9e38:	add	sp, sp, #140	; 0x8c
    9e3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9e40:	movw	r1, #14256	; 0x37b0
    9e44:	ldr	r0, [pc, #968]	; a214 <fputs@plt+0x104c>
    9e48:	movt	r1, #1
    9e4c:	bl	ac3c <fputs@plt+0x1a74>
    9e50:	movw	r1, #14256	; 0x37b0
    9e54:	ldr	r0, [pc, #964]	; a220 <fputs@plt+0x1058>
    9e58:	movt	r1, #1
    9e5c:	mov	r2, #0
    9e60:	bl	abdc <fputs@plt+0x1a14>
    9e64:	b	98a8 <fputs@plt+0x6e0>
    9e68:	mov	fp, #0
    9e6c:	b	99e0 <fputs@plt+0x818>
    9e70:	movw	r2, #13720	; 0x3598
    9e74:	ldr	r0, [pc, #924]	; a218 <fputs@plt+0x1050>
    9e78:	movt	r2, #1
    9e7c:	mov	r1, r8
    9e80:	bl	ab70 <fputs@plt+0x19a8>
    9e84:	b	9714 <fputs@plt+0x54c>
    9e88:	ldr	ip, [r8, #8]
    9e8c:	movw	r1, #14348	; 0x380c
    9e90:	movw	r2, #14356	; 0x3814
    9e94:	movt	r1, #1
    9e98:	movt	r2, #1
    9e9c:	ldr	r0, [pc, #880]	; a214 <fputs@plt+0x104c>
    9ea0:	movw	r3, #14336	; 0x3800
    9ea4:	str	ip, [sp, #12]
    9ea8:	movt	r3, #1
    9eac:	str	r3, [r8, #8]
    9eb0:	bl	abdc <fputs@plt+0x1a14>
    9eb4:	b	9904 <fputs@plt+0x73c>
    9eb8:	movw	r3, #61700	; 0xf104
    9ebc:	add	r6, sp, #112	; 0x70
    9ec0:	movt	r3, #1
    9ec4:	mov	r0, r6
    9ec8:	ldr	r1, [r3]
    9ecc:	bl	bd84 <fputs@plt+0x2bbc>
    9ed0:	movw	r2, #11344	; 0x2c50
    9ed4:	movt	r2, #2
    9ed8:	movw	r0, #14260	; 0x37b4
    9edc:	mov	r1, r6
    9ee0:	mov	r3, r2
    9ee4:	movt	r0, #1
    9ee8:	bl	c288 <fputs@plt+0x30c0>
    9eec:	b	98c0 <fputs@plt+0x6f8>
    9ef0:	movw	r2, #13756	; 0x35bc
    9ef4:	mov	r1, r8
    9ef8:	ldr	r0, [pc, #800]	; a220 <fputs@plt+0x1058>
    9efc:	movt	r2, #1
    9f00:	bl	ab70 <fputs@plt+0x19a8>
    9f04:	b	9864 <fputs@plt+0x69c>
    9f08:	add	r0, r3, #192	; 0xc0
    9f0c:	ldr	r1, [r3, #192]	; 0xc0
    9f10:	bl	ac3c <fputs@plt+0x1a74>
    9f14:	ldr	r0, [pc, #760]	; a214 <fputs@plt+0x104c>
    9f18:	ldr	r1, [r8, #4]
    9f1c:	bl	ab0c <fputs@plt+0x1944>
    9f20:	add	r7, sp, #100	; 0x64
    9f24:	add	r1, sp, #64	; 0x40
    9f28:	mov	r0, r7
    9f2c:	bl	12478 <_ZdlPv@@Base+0xc08>
    9f30:	ldr	r0, [pc, #732]	; a214 <fputs@plt+0x104c>
    9f34:	mov	r1, r7
    9f38:	bl	ace0 <fputs@plt+0x1b18>
    9f3c:	mov	r0, r7
    9f40:	bl	124d0 <_ZdlPv@@Base+0xc60>
    9f44:	ldr	r2, [sp, #60]	; 0x3c
    9f48:	ldr	r3, [sp, #52]	; 0x34
    9f4c:	tst	r2, r3
    9f50:	bne	a0e8 <fputs@plt+0xf20>
    9f54:	ldr	ip, [sp, #36]	; 0x24
    9f58:	cmp	ip, #0
    9f5c:	beq	98f4 <fputs@plt+0x72c>
    9f60:	movw	r1, #14332	; 0x37fc
    9f64:	ldr	r0, [pc, #680]	; a214 <fputs@plt+0x104c>
    9f68:	movt	r1, #1
    9f6c:	bl	ac3c <fputs@plt+0x1a74>
    9f70:	b	98f4 <fputs@plt+0x72c>
    9f74:	movw	r2, #13720	; 0x3598
    9f78:	ldr	r0, [pc, #664]	; a218 <fputs@plt+0x1050>
    9f7c:	movt	r2, #1
    9f80:	mov	r1, r8
    9f84:	bl	ab70 <fputs@plt+0x19a8>
    9f88:	movw	r1, #14116	; 0x3724
    9f8c:	add	r0, sp, #64	; 0x40
    9f90:	movt	r1, #1
    9f94:	bl	12650 <_ZdlPv@@Base+0xde0>
    9f98:	add	r0, sp, #64	; 0x40
    9f9c:	mov	r1, #0
    9fa0:	bl	b504 <fputs@plt+0x233c>
    9fa4:	add	r0, sp, #64	; 0x40
    9fa8:	mov	r1, #120	; 0x78
    9fac:	bl	b504 <fputs@plt+0x233c>
    9fb0:	add	r0, sp, #64	; 0x40
    9fb4:	mov	r1, #0
    9fb8:	bl	b504 <fputs@plt+0x233c>
    9fbc:	ldr	r2, [sp, #12]
    9fc0:	movw	r3, #14120	; 0x3728
    9fc4:	movt	r3, #1
    9fc8:	str	r3, [r2]
    9fcc:	mov	r3, #1
    9fd0:	str	r3, [sp, #60]	; 0x3c
    9fd4:	b	92e8 <fputs@plt+0x120>
    9fd8:	ldr	r1, [r7]
    9fdc:	bl	12530 <_ZdlPv@@Base+0xcc0>
    9fe0:	b	92e8 <fputs@plt+0x120>
    9fe4:	cmp	ip, #0
    9fe8:	beq	a008 <fputs@plt+0xe40>
    9fec:	movw	r1, #11344	; 0x2c50
    9ff0:	movt	r1, #2
    9ff4:	movw	r0, #14504	; 0x38a8
    9ff8:	movt	r0, #1
    9ffc:	mov	r2, r1
    a000:	mov	r3, r1
    a004:	bl	c288 <fputs@plt+0x30c0>
    a008:	movw	r1, #14492	; 0x389c
    a00c:	ldr	r0, [pc, #540]	; a230 <fputs@plt+0x1068>
    a010:	movt	r1, #1
    a014:	mov	r2, #0
    a018:	bl	abdc <fputs@plt+0x1a14>
    a01c:	b	9b68 <fputs@plt+0x9a0>
    a020:	movw	r1, #14428	; 0x385c
    a024:	mov	r2, r7
    a028:	ldr	r0, [pc, #512]	; a230 <fputs@plt+0x1068>
    a02c:	movt	r1, #1
    a030:	bl	abdc <fputs@plt+0x1a14>
    a034:	b	9b68 <fputs@plt+0x9a0>
    a038:	movw	r1, #14424	; 0x3858
    a03c:	ldr	r0, [pc, #508]	; a240 <fputs@plt+0x1078>
    a040:	movt	r1, #1
    a044:	mov	r2, #0
    a048:	bl	abdc <fputs@plt+0x1a14>
    a04c:	b	9a24 <fputs@plt+0x85c>
    a050:	mov	r0, r7
    a054:	mov	r1, r4
    a058:	bl	12650 <_ZdlPv@@Base+0xde0>
    a05c:	b	9ce0 <fputs@plt+0xb18>
    a060:	mov	r1, r5
    a064:	mov	r0, r6
    a068:	bl	12650 <_ZdlPv@@Base+0xde0>
    a06c:	b	9d70 <fputs@plt+0xba8>
    a070:	mov	r0, r6
    a074:	mov	r1, #58	; 0x3a
    a078:	bl	b504 <fputs@plt+0x233c>
    a07c:	mov	r0, r6
    a080:	mov	r1, r4
    a084:	bl	12650 <_ZdlPv@@Base+0xde0>
    a088:	b	9d84 <fputs@plt+0xbbc>
    a08c:	mov	r0, r6
    a090:	mov	r1, #58	; 0x3a
    a094:	bl	b504 <fputs@plt+0x233c>
    a098:	mov	r0, r6
    a09c:	mov	r1, r4
    a0a0:	bl	12650 <_ZdlPv@@Base+0xde0>
    a0a4:	b	9c58 <fputs@plt+0xa90>
    a0a8:	add	r0, sp, #88	; 0x58
    a0ac:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a0b0:	add	r0, sp, #76	; 0x4c
    a0b4:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a0b8:	add	r0, sp, #64	; 0x40
    a0bc:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a0c0:	bl	8fac <__cxa_end_cleanup@plt>
    a0c4:	movw	r1, #13740	; 0x35ac
    a0c8:	mov	r2, ip
    a0cc:	ldr	r0, [pc, #352]	; a234 <fputs@plt+0x106c>
    a0d0:	movt	r1, #1
    a0d4:	bl	abdc <fputs@plt+0x1a14>
    a0d8:	b	989c <fputs@plt+0x6d4>
    a0dc:	ldr	r0, [pc, #332]	; a230 <fputs@plt+0x1068>
    a0e0:	bl	ab38 <fputs@plt+0x1970>
    a0e4:	b	9b68 <fputs@plt+0x9a0>
    a0e8:	movw	r1, #13740	; 0x35ac
    a0ec:	ldr	r0, [pc, #288]	; a214 <fputs@plt+0x104c>
    a0f0:	movt	r1, #1
    a0f4:	bl	ac3c <fputs@plt+0x1a74>
    a0f8:	b	9f54 <fputs@plt+0xd8c>
    a0fc:	mov	r0, #20
    a100:	movw	r1, #14424	; 0x3858
    a104:	mla	r0, r0, r8, fp
    a108:	movt	r1, #1
    a10c:	mov	r2, #0
    a110:	bl	abdc <fputs@plt+0x1a14>
    a114:	b	9c00 <fputs@plt+0xa38>
    a118:	ldrb	r3, [r3, #1]
    a11c:	cmp	r3, #0
    a120:	beq	9bc8 <fputs@plt+0xa00>
    a124:	mov	r0, #20
    a128:	movw	r1, #14548	; 0x38d4
    a12c:	mla	r0, r0, r8, fp
    a130:	movt	r1, #1
    a134:	mov	r2, #0
    a138:	bl	abdc <fputs@plt+0x1a14>
    a13c:	ldr	r7, [r6]
    a140:	cmp	r4, r7
    a144:	ble	9bf4 <fputs@plt+0xa2c>
    a148:	b	9bc8 <fputs@plt+0xa00>
    a14c:	movw	r1, #14476	; 0x388c
    a150:	ldr	r0, [pc, #216]	; a230 <fputs@plt+0x1068>
    a154:	movt	r1, #1
    a158:	mov	r2, #0
    a15c:	bl	abdc <fputs@plt+0x1a14>
    a160:	b	9b68 <fputs@plt+0x9a0>
    a164:	movw	r1, #11344	; 0x2c50
    a168:	movt	r1, #2
    a16c:	movw	r0, #14432	; 0x3860
    a170:	movt	r0, #1
    a174:	mov	r2, r1
    a178:	mov	r3, r1
    a17c:	bl	c288 <fputs@plt+0x30c0>
    a180:	b	9b50 <fputs@plt+0x988>
    a184:	movw	r1, #14360	; 0x3818
    a188:	ldr	r0, [pc, #176]	; a240 <fputs@plt+0x1078>
    a18c:	movt	r1, #1
    a190:	bl	abdc <fputs@plt+0x1a14>
    a194:	ldr	r3, [r6]
    a198:	mov	r2, #0
    a19c:	ldr	r0, [pc, #156]	; a240 <fputs@plt+0x1078>
    a1a0:	ldr	r1, [r5, r3, lsl #2]
    a1a4:	bl	abdc <fputs@plt+0x1a14>
    a1a8:	movw	r1, #14368	; 0x3820
    a1ac:	ldr	r0, [pc, #140]	; a240 <fputs@plt+0x1078>
    a1b0:	movt	r1, #1
    a1b4:	mov	r2, #0
    a1b8:	bl	abdc <fputs@plt+0x1a14>
    a1bc:	ldr	r3, [r6]
    a1c0:	movw	r1, #14376	; 0x3828
    a1c4:	ldr	r0, [pc, #116]	; a240 <fputs@plt+0x1078>
    a1c8:	movt	r1, #1
    a1cc:	ldr	r2, [r5, r3, lsl #2]
    a1d0:	bl	abdc <fputs@plt+0x1a14>
    a1d4:	add	r6, sp, #112	; 0x70
    a1d8:	movw	r1, #14388	; 0x3834
    a1dc:	movt	r1, #1
    a1e0:	mov	r0, r6
    a1e4:	bl	123e4 <_ZdlPv@@Base+0xb74>
    a1e8:	ldr	r0, [r5]
    a1ec:	mov	r1, r6
    a1f0:	bl	ad80 <fputs@plt+0x1bb8>
    a1f4:	movw	r0, #14392	; 0x3838
    a1f8:	mov	r1, r6
    a1fc:	movt	r0, #1
    a200:	bl	ad80 <fputs@plt+0x1bb8>
    a204:	mov	fp, r5
    a208:	mov	r7, #1
    a20c:	b	a254 <fputs@plt+0x108c>
    a210:	andeq	r0, r2, r4, lsr #2
    a214:	andeq	r0, r2, r8, ror #1
    a218:	andeq	r0, r2, r8, asr #32
    a21c:	andeq	r0, r2, ip, asr r0
    a220:	muleq	r2, r8, r0
    a224:	andeq	r0, r2, r0, ror r0
    a228:	andeq	r0, r2, ip, lsr #1
    a22c:	andeq	r0, r2, r0, asr #1
    a230:	ldrdeq	r0, [r2], -r4
    a234:	andeq	r0, r2, r4, lsr r0
    a238:	andeq	r0, r2, r4, lsl #1
    a23c:	andeq	r0, r2, r0, lsl r1
    a240:	strdeq	r0, [r2], -ip
    a244:	ldr	r0, [fp, #4]!
    a248:	mov	r1, r6
    a24c:	bl	ad80 <fputs@plt+0x1bb8>
    a250:	add	r7, r7, #1
    a254:	cmp	r7, r4
    a258:	blt	a244 <fputs@plt+0x107c>
    a25c:	mov	r0, r6
    a260:	mov	r1, #0
    a264:	bl	b504 <fputs@plt+0x233c>
    a268:	movw	r1, #14396	; 0x383c
    a26c:	ldr	r0, [pc, #-52]	; a240 <fputs@plt+0x1078>
    a270:	movt	r1, #1
    a274:	mov	r2, #0
    a278:	bl	abdc <fputs@plt+0x1a14>
    a27c:	ldr	r0, [pc, #-68]	; a240 <fputs@plt+0x1078>
    a280:	mov	r2, #0
    a284:	ldr	r1, [sp, #112]	; 0x70
    a288:	bl	abdc <fputs@plt+0x1a14>
    a28c:	mov	r0, r6
    a290:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a294:	b	9954 <fputs@plt+0x78c>
    a298:	movw	r3, #61700	; 0xf104
    a29c:	add	r6, sp, #112	; 0x70
    a2a0:	movt	r3, #1
    a2a4:	mov	r0, r6
    a2a8:	ldr	r1, [r3]
    a2ac:	bl	bd84 <fputs@plt+0x2bbc>
    a2b0:	movw	r2, #11344	; 0x2c50
    a2b4:	movt	r2, #2
    a2b8:	movw	r0, #14280	; 0x37c8
    a2bc:	mov	r1, r6
    a2c0:	mov	r3, r2
    a2c4:	movt	r0, #1
    a2c8:	bl	c288 <fputs@plt+0x30c0>
    a2cc:	b	98d4 <fputs@plt+0x70c>
    a2d0:	add	r6, sp, #112	; 0x70
    a2d4:	add	r1, sp, #76	; 0x4c
    a2d8:	mov	r0, r6
    a2dc:	bl	12478 <_ZdlPv@@Base+0xc08>
    a2e0:	b	9ab8 <fputs@plt+0x8f0>
    a2e4:	mov	r0, r6
    a2e8:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a2ec:	b	a0a8 <fputs@plt+0xee0>
    a2f0:	mov	r0, r7
    a2f4:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a2f8:	b	a0a8 <fputs@plt+0xee0>
    a2fc:	mov	r0, r6
    a300:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a304:	b	a0a8 <fputs@plt+0xee0>
    a308:	mov	r0, r6
    a30c:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a310:	b	a0a8 <fputs@plt+0xee0>
    a314:	b	a0b0 <fputs@plt+0xee8>
    a318:	b	a0b8 <fputs@plt+0xef0>
    a31c:	bl	90a8 <__stack_chk_fail@plt>
    a320:	mov	r0, #0
    a324:	bl	91b0 <exit@plt>
    a328:	mov	r0, r6
    a32c:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a330:	mov	r0, r7
    a334:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a338:	b	a0a8 <fputs@plt+0xee0>
    a33c:	b	a330 <fputs@plt+0x1168>
    a340:	mov	r0, r6
    a344:	bl	124d0 <_ZdlPv@@Base+0xc60>
    a348:	b	a0a8 <fputs@plt+0xee0>
    a34c:	push	{r4, r5, r6, lr}
    a350:	mov	r5, #11
    a354:	ldr	r0, [pc, #112]	; a3cc <fputs@plt+0x1204>
    a358:	mov	r6, #0
    a35c:	bl	bafc <fputs@plt+0x2934>
    a360:	ldr	r4, [pc, #104]	; a3d0 <fputs@plt+0x1208>
    a364:	mov	r0, r4
    a368:	str	r6, [r4, #-4]
    a36c:	bl	1236c <_ZdlPv@@Base+0xafc>
    a370:	sub	r5, r5, #1
    a374:	str	r6, [r4, #12]
    a378:	cmn	r5, #1
    a37c:	add	r4, r4, #20
    a380:	bne	a364 <fputs@plt+0x119c>
    a384:	movw	r1, #43748	; 0xaae4
    a388:	movw	r2, #11812	; 0x2e24
    a38c:	movt	r1, #0
    a390:	movt	r2, #1
    a394:	mov	r0, #0
    a398:	pop	{r4, r5, r6, lr}
    a39c:	b	90f0 <__aeabi_atexit@plt>
    a3a0:	ldr	r6, [pc, #44]	; a3d4 <fputs@plt+0x120c>
    a3a4:	rsb	r5, r5, #11
    a3a8:	mov	r4, #20
    a3ac:	mla	r4, r4, r5, r6
    a3b0:	cmp	r4, r6
    a3b4:	beq	a3c8 <fputs@plt+0x1200>
    a3b8:	sub	r4, r4, #20
    a3bc:	mov	r0, r4
    a3c0:	bl	aaac <fputs@plt+0x18e4>
    a3c4:	b	a3b0 <fputs@plt+0x11e8>
    a3c8:	bl	8fac <__cxa_end_cleanup@plt>
    a3cc:	andeq	r2, r2, r8, lsr #2
    a3d0:	andeq	r0, r2, r8, lsr r0
    a3d4:	andeq	r0, r2, r4, lsr r0
    a3d8:	ldr	r0, [pc]	; a3e0 <fputs@plt+0x1218>
    a3dc:	b	bafc <fputs@plt+0x2934>
    a3e0:	andeq	r2, r2, r8, asr #24
    a3e4:	push	{r3, lr}
    a3e8:	movw	r0, #14880	; 0x3a20
    a3ec:	movt	r0, #1
    a3f0:	bl	8f64 <getenv@plt>
    a3f4:	cmp	r0, #0
    a3f8:	movwne	r3, #61700	; 0xf104
    a3fc:	movtne	r3, #1
    a400:	strne	r0, [r3]
    a404:	pop	{r3, pc}
    a408:	movw	r3, #11344	; 0x2c50
    a40c:	movt	r3, #2
    a410:	mov	r2, #0
    a414:	str	r2, [r3]
    a418:	bx	lr
    a41c:	push	{r4, lr}
    a420:	movw	r4, #11368	; 0x2c68
    a424:	movt	r4, #2
    a428:	mov	r0, r4
    a42c:	bl	bafc <fputs@plt+0x2934>
    a430:	add	r0, r4, #4
    a434:	pop	{r4, lr}
    a438:	b	11974 <_ZdlPv@@Base+0x104>
    a43c:	push	{r4, lr}
    a440:	movw	r4, #11376	; 0x2c70
    a444:	sub	sp, sp, #8
    a448:	movt	r4, #2
    a44c:	mov	r3, #0
    a450:	movw	r1, #14552	; 0x38d8
    a454:	mov	r0, r4
    a458:	str	r3, [sp]
    a45c:	movt	r1, #1
    a460:	movw	r2, #16832	; 0x41c0
    a464:	movt	r2, #1
    a468:	bl	11b8c <_ZdlPv@@Base+0x31c>
    a46c:	mov	r0, r4
    a470:	movw	r1, #7528	; 0x1d68
    a474:	movw	r2, #11812	; 0x2e24
    a478:	movt	r1, #1
    a47c:	movt	r2, #1
    a480:	add	sp, sp, #8
    a484:	pop	{r4, lr}
    a488:	b	90f0 <__aeabi_atexit@plt>
    a48c:	push	{r4, lr}
    a490:	movw	r4, #11496	; 0x2ce8
    a494:	movt	r4, #2
    a498:	mov	r0, r4
    a49c:	bl	106ec <fputs@plt+0x7524>
    a4a0:	mov	r0, r4
    a4a4:	movw	r1, #1636	; 0x664
    a4a8:	movw	r2, #11812	; 0x2e24
    a4ac:	movt	r1, #1
    a4b0:	movt	r2, #1
    a4b4:	bl	90f0 <__aeabi_atexit@plt>
    a4b8:	add	r0, r4, #12
    a4bc:	pop	{r4, lr}
    a4c0:	b	10b24 <fputs@plt+0x795c>
    a4c4:	push	{r4, lr}
    a4c8:	movw	r4, #11564	; 0x2d2c
    a4cc:	movt	r4, #2
    a4d0:	mov	r0, r4
    a4d4:	bl	114f8 <fputs@plt+0x8330>
    a4d8:	mov	r0, r4
    a4dc:	movw	r1, #4576	; 0x11e0
    a4e0:	movw	r2, #11812	; 0x2e24
    a4e4:	movt	r1, #1
    a4e8:	movt	r2, #1
    a4ec:	pop	{r4, lr}
    a4f0:	b	90f0 <__aeabi_atexit@plt>
    a4f4:	ldr	r0, [pc]	; a4fc <fputs@plt+0x1334>
    a4f8:	b	11974 <_ZdlPv@@Base+0x104>
    a4fc:	andeq	r3, r2, r4, lsr #18
    a500:	movw	r0, #14648	; 0x3938
    a504:	movt	r0, #2
    a508:	b	bafc <fputs@plt+0x2934>
    a50c:	mov	fp, #0
    a510:	mov	lr, #0
    a514:	pop	{r1}		; (ldr r1, [sp], #4)
    a518:	mov	r2, sp
    a51c:	push	{r2}		; (str r2, [sp, #-4]!)
    a520:	push	{r0}		; (str r0, [sp, #-4]!)
    a524:	ldr	ip, [pc, #16]	; a53c <fputs@plt+0x1374>
    a528:	push	{ip}		; (str ip, [sp, #-4]!)
    a52c:	ldr	r0, [pc, #12]	; a540 <fputs@plt+0x1378>
    a530:	ldr	r3, [pc, #12]	; a544 <fputs@plt+0x137c>
    a534:	bl	8f28 <__libc_start_main@plt>
    a538:	bl	8f10 <abort@plt>
    a53c:	andeq	r2, r1, r4, lsl lr
    a540:	strdeq	r9, [r0], -r8
    a544:			; <UNDEFINED> instruction: 0x00012db0
    a548:	ldr	r3, [pc, #20]	; a564 <fputs@plt+0x139c>
    a54c:	ldr	r2, [pc, #20]	; a568 <fputs@plt+0x13a0>
    a550:	add	r3, pc, r3
    a554:	ldr	r2, [r3, r2]
    a558:	cmp	r2, #0
    a55c:	bxeq	lr
    a560:	b	8f40 <__gmon_start__@plt>
    a564:	andeq	r4, r1, r8, lsr #21
    a568:	strdeq	r0, [r0], -ip
    a56c:	push	{r3, lr}
    a570:	movw	r0, #65500	; 0xffdc
    a574:	ldr	r3, [pc, #36]	; a5a0 <fputs@plt+0x13d8>
    a578:	movt	r0, #1
    a57c:	rsb	r3, r0, r3
    a580:	cmp	r3, #6
    a584:	popls	{r3, pc}
    a588:	movw	r3, #0
    a58c:	movt	r3, #0
    a590:	cmp	r3, #0
    a594:	popeq	{r3, pc}
    a598:	blx	r3
    a59c:	pop	{r3, pc}
    a5a0:	ldrdeq	pc, [r1], -pc	; <UNPREDICTABLE>
    a5a4:	push	{r3, lr}
    a5a8:	movw	r0, #65500	; 0xffdc
    a5ac:	movw	r3, #65500	; 0xffdc
    a5b0:	movt	r0, #1
    a5b4:	movt	r3, #1
    a5b8:	rsb	r3, r0, r3
    a5bc:	asr	r3, r3, #2
    a5c0:	add	r3, r3, r3, lsr #31
    a5c4:	asrs	r1, r3, #1
    a5c8:	popeq	{r3, pc}
    a5cc:	movw	r2, #0
    a5d0:	movt	r2, #0
    a5d4:	cmp	r2, #0
    a5d8:	popeq	{r3, pc}
    a5dc:	blx	r2
    a5e0:	pop	{r3, pc}
    a5e4:	push	{r4, lr}
    a5e8:	movw	r4, #36	; 0x24
    a5ec:	movt	r4, #2
    a5f0:	ldrb	r3, [r4]
    a5f4:	cmp	r3, #0
    a5f8:	popne	{r4, pc}
    a5fc:	bl	a56c <fputs@plt+0x13a4>
    a600:	mov	r3, #1
    a604:	strb	r3, [r4]
    a608:	pop	{r4, pc}
    a60c:	movw	r0, #61172	; 0xeef4
    a610:	movt	r0, #1
    a614:	push	{r3, lr}
    a618:	ldr	r3, [r0]
    a61c:	cmp	r3, #0
    a620:	beq	a638 <fputs@plt+0x1470>
    a624:	movw	r3, #0
    a628:	movt	r3, #0
    a62c:	cmp	r3, #0
    a630:	beq	a638 <fputs@plt+0x1470>
    a634:	blx	r3
    a638:	pop	{r3, lr}
    a63c:	b	a5a4 <fputs@plt+0x13dc>
    a640:	push	{r4, r5, r6, r7, r8, r9, lr}
    a644:	movw	r6, #16
    a648:	movt	r6, #2
    a64c:	sub	sp, sp, #36	; 0x24
    a650:	mov	r5, r1
    a654:	movw	r1, #11864	; 0x2e58
    a658:	ldr	ip, [r6]
    a65c:	movt	r1, #1
    a660:	mov	r7, r2
    a664:	mov	r8, r3
    a668:	mov	r9, r0
    a66c:	str	ip, [sp, #28]
    a670:	bl	91a4 <strcmp@plt>
    a674:	cmp	r0, #0
    a678:	bne	a6e0 <fputs@plt+0x1518>
    a67c:	cmp	r5, #0
    a680:	beq	a864 <fputs@plt+0x169c>
    a684:	mov	r0, r5
    a688:	bl	12c94 <_ZdlPv@@Base+0x1424>
    a68c:	movw	r3, #40	; 0x28
    a690:	movt	r3, #2
    a694:	movw	r1, #11912	; 0x2e88
    a698:	movt	r1, #1
    a69c:	str	r0, [r3]
    a6a0:	mov	r0, r9
    a6a4:	bl	91a4 <strcmp@plt>
    a6a8:	cmp	r0, #0
    a6ac:	beq	a708 <fputs@plt+0x1540>
    a6b0:	mov	r0, r9
    a6b4:	movw	r1, #11960	; 0x2eb8
    a6b8:	movt	r1, #1
    a6bc:	bl	91a4 <strcmp@plt>
    a6c0:	cmp	r0, #0
    a6c4:	beq	a7d4 <fputs@plt+0x160c>
    a6c8:	ldr	r2, [sp, #28]
    a6cc:	ldr	r3, [r6]
    a6d0:	cmp	r2, r3
    a6d4:	bne	a908 <fputs@plt+0x1740>
    a6d8:	add	sp, sp, #36	; 0x24
    a6dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
    a6e0:	movw	r1, #11912	; 0x2e88
    a6e4:	mov	r0, r9
    a6e8:	movt	r1, #1
    a6ec:	bl	91a4 <strcmp@plt>
    a6f0:	cmp	r0, #0
    a6f4:	bne	a7ac <fputs@plt+0x15e4>
    a6f8:	cmp	r5, #0
    a6fc:	movweq	r4, #11344	; 0x2c50
    a700:	movteq	r4, #2
    a704:	beq	a8a4 <fputs@plt+0x16dc>
    a708:	ldrb	r3, [r5]
    a70c:	cmp	r3, #0
    a710:	beq	a77c <fputs@plt+0x15b4>
    a714:	movw	lr, #9544	; 0x2548
    a718:	movt	lr, #2
    a71c:	ldrb	r3, [lr, r3]
    a720:	cmp	r3, #0
    a724:	moveq	r4, r5
    a728:	beq	a770 <fputs@plt+0x15a8>
    a72c:	mov	r1, r5
    a730:	add	r0, sp, #8
    a734:	bl	bd84 <fputs@plt+0x2bbc>
    a738:	add	r3, sp, #8
    a73c:	mov	r0, r7
    a740:	mov	r1, r8
    a744:	movw	ip, #11344	; 0x2c50
    a748:	movw	r2, #11968	; 0x2ec0
    a74c:	movt	ip, #2
    a750:	movt	r2, #1
    a754:	str	ip, [sp]
    a758:	str	ip, [sp, #4]
    a75c:	bl	c2b8 <fputs@plt+0x30f0>
    a760:	b	a6c8 <fputs@plt+0x1500>
    a764:	ldrb	r3, [lr, ip]
    a768:	cmp	r3, #0
    a76c:	bne	a72c <fputs@plt+0x1564>
    a770:	ldrb	ip, [r4, #1]!
    a774:	cmp	ip, #0
    a778:	bne	a764 <fputs@plt+0x159c>
    a77c:	mov	r0, r5
    a780:	bl	12c94 <_ZdlPv@@Base+0x1424>
    a784:	movw	r3, #40	; 0x28
    a788:	movt	r3, #2
    a78c:	movw	r1, #11960	; 0x2eb8
    a790:	movt	r1, #1
    a794:	str	r0, [r3, #4]
    a798:	mov	r0, r9
    a79c:	bl	91a4 <strcmp@plt>
    a7a0:	cmp	r0, #0
    a7a4:	beq	a7d4 <fputs@plt+0x160c>
    a7a8:	b	a6c8 <fputs@plt+0x1500>
    a7ac:	mov	r0, r9
    a7b0:	movw	r1, #11960	; 0x2eb8
    a7b4:	movt	r1, #1
    a7b8:	bl	91a4 <strcmp@plt>
    a7bc:	cmp	r0, #0
    a7c0:	bne	a6c8 <fputs@plt+0x1500>
    a7c4:	cmp	r5, #0
    a7c8:	movweq	r4, #11344	; 0x2c50
    a7cc:	movteq	r4, #2
    a7d0:	beq	a8e0 <fputs@plt+0x1718>
    a7d4:	ldrb	r3, [r5]
    a7d8:	cmp	r3, #0
    a7dc:	beq	a814 <fputs@plt+0x164c>
    a7e0:	movw	lr, #9544	; 0x2548
    a7e4:	movt	lr, #2
    a7e8:	ldrb	r3, [lr, r3]
    a7ec:	cmp	r3, #0
    a7f0:	moveq	r3, r5
    a7f4:	beq	a808 <fputs@plt+0x1640>
    a7f8:	b	a82c <fputs@plt+0x1664>
    a7fc:	ldrb	r2, [lr, ip]
    a800:	cmp	r2, #0
    a804:	bne	a82c <fputs@plt+0x1664>
    a808:	ldrb	ip, [r3, #1]!
    a80c:	cmp	ip, #0
    a810:	bne	a7fc <fputs@plt+0x1634>
    a814:	mov	r0, r5
    a818:	bl	12c94 <_ZdlPv@@Base+0x1424>
    a81c:	movw	r3, #40	; 0x28
    a820:	movt	r3, #2
    a824:	str	r0, [r3, #8]
    a828:	b	a6c8 <fputs@plt+0x1500>
    a82c:	mov	r1, r5
    a830:	add	r0, sp, #8
    a834:	bl	bd84 <fputs@plt+0x2bbc>
    a838:	add	r3, sp, #8
    a83c:	mov	r0, r7
    a840:	mov	r1, r8
    a844:	movw	ip, #11344	; 0x2c50
    a848:	movw	r2, #12064	; 0x2f20
    a84c:	movt	ip, #2
    a850:	movt	r2, #1
    a854:	str	ip, [sp]
    a858:	str	ip, [sp, #4]
    a85c:	bl	c2b8 <fputs@plt+0x30f0>
    a860:	b	a6c8 <fputs@plt+0x1500>
    a864:	movw	r4, #11344	; 0x2c50
    a868:	movt	r4, #2
    a86c:	mov	r0, r7
    a870:	mov	r1, r8
    a874:	mov	r3, r4
    a878:	movw	r2, #11872	; 0x2e60
    a87c:	str	r4, [sp]
    a880:	movt	r2, #1
    a884:	str	r4, [sp, #4]
    a888:	bl	c2b8 <fputs@plt+0x30f0>
    a88c:	mov	r0, r9
    a890:	movw	r1, #11912	; 0x2e88
    a894:	movt	r1, #1
    a898:	bl	91a4 <strcmp@plt>
    a89c:	cmp	r0, #0
    a8a0:	bne	a8c8 <fputs@plt+0x1700>
    a8a4:	movw	r2, #11920	; 0x2e90
    a8a8:	movw	r3, #11344	; 0x2c50
    a8ac:	str	r4, [sp]
    a8b0:	movt	r2, #1
    a8b4:	str	r4, [sp, #4]
    a8b8:	mov	r0, r7
    a8bc:	movt	r3, #2
    a8c0:	mov	r1, r8
    a8c4:	bl	c2b8 <fputs@plt+0x30f0>
    a8c8:	mov	r0, r9
    a8cc:	movw	r1, #11960	; 0x2eb8
    a8d0:	movt	r1, #1
    a8d4:	bl	91a4 <strcmp@plt>
    a8d8:	cmp	r0, #0
    a8dc:	bne	a6c8 <fputs@plt+0x1500>
    a8e0:	str	r4, [sp]
    a8e4:	mov	r0, r7
    a8e8:	str	r4, [sp, #4]
    a8ec:	mov	r1, r8
    a8f0:	movw	r2, #12024	; 0x2ef8
    a8f4:	movw	r3, #11344	; 0x2c50
    a8f8:	movt	r2, #1
    a8fc:	movt	r3, #2
    a900:	bl	c2b8 <fputs@plt+0x30f0>
    a904:	b	a6c8 <fputs@plt+0x1500>
    a908:	bl	90a8 <__stack_chk_fail@plt>
    a90c:	ldr	r1, [r0, #8]
    a910:	push	{r4, r5, r6, r7, r8, lr}
    a914:	cmp	r1, #0
    a918:	mov	r7, r0
    a91c:	ble	a9ac <fputs@plt+0x17e4>
    a920:	ldr	r5, [r0, #4]
    a924:	mov	r6, #1
    a928:	add	r1, r5, r1
    a92c:	mov	r3, r5
    a930:	ldrb	r2, [r3], #1
    a934:	cmp	r2, #0
    a938:	addeq	r6, r6, #1
    a93c:	cmp	r3, r1
    a940:	bne	a930 <fputs@plt+0x1768>
    a944:	add	r3, r6, #1
    a948:	cmp	r3, #532676608	; 0x1fc00000
    a94c:	lslls	r0, r3, #2
    a950:	lslhi	r8, r6, #2
    a954:	subls	r8, r0, #4
    a958:	mvnhi	r0, #0
    a95c:	bl	9078 <_Znaj@plt>
    a960:	ldr	r3, [r7]
    a964:	cmp	r6, #1
    a968:	movne	r4, #1
    a96c:	str	r0, [r7, #16]
    a970:	str	r3, [r0]
    a974:	beq	a99c <fputs@plt+0x17d4>
    a978:	ldr	r3, [r7, #16]
    a97c:	mov	r0, r5
    a980:	mov	r1, #0
    a984:	str	r5, [r3, r4, lsl #2]
    a988:	add	r4, r4, #1
    a98c:	bl	8f88 <strchr@plt>
    a990:	cmp	r4, r6
    a994:	add	r5, r0, #1
    a998:	bne	a978 <fputs@plt+0x17b0>
    a99c:	ldr	r3, [r7, #16]
    a9a0:	mov	r2, #0
    a9a4:	str	r2, [r3, r8]
    a9a8:	pop	{r4, r5, r6, r7, r8, pc}
    a9ac:	mov	r8, #4
    a9b0:	mov	r0, #8
    a9b4:	mov	r5, #0
    a9b8:	mov	r6, #1
    a9bc:	b	a95c <fputs@plt+0x1794>
    a9c0:	push	{r4, lr}
    a9c4:	subs	r4, r0, #0
    a9c8:	beq	a9e4 <fputs@plt+0x181c>
    a9cc:	mov	r1, #47	; 0x2f
    a9d0:	bl	8fb8 <strrchr@plt>
    a9d4:	cmp	r0, #0
    a9d8:	beq	a9e4 <fputs@plt+0x181c>
    a9dc:	add	r0, r0, #1
    a9e0:	pop	{r4, pc}
    a9e4:	mov	r0, r4
    a9e8:	pop	{r4, pc}
    a9ec:	push	{r4, r5, r6, r7, r8, r9, lr}
    a9f0:	movw	r8, #16
    a9f4:	movt	r8, #2
    a9f8:	ldr	r4, [pc, #136]	; aa88 <fputs@plt+0x18c0>
    a9fc:	sub	sp, sp, #60	; 0x3c
    aa00:	mov	r9, r0
    aa04:	ldr	r3, [r8]
    aa08:	add	r7, r4, #240	; 0xf0
    aa0c:	mov	r5, #0
    aa10:	str	r3, [sp, #52]	; 0x34
    aa14:	ldr	r3, [r4]
    aa18:	cmp	r3, #0
    aa1c:	beq	aa40 <fputs@plt+0x1878>
    aa20:	ldr	r3, [r4, #16]
    aa24:	add	r6, r5, #1
    aa28:	cmp	r3, #0
    aa2c:	beq	aa74 <fputs@plt+0x18ac>
    aa30:	add	r2, sp, #56	; 0x38
    aa34:	add	r1, r2, r5, lsl #2
    aa38:	mov	r5, r6
    aa3c:	str	r3, [r1, #-52]	; 0xffffffcc
    aa40:	add	r4, r4, #20
    aa44:	cmp	r4, r7
    aa48:	bne	aa14 <fputs@plt+0x184c>
    aa4c:	mov	r2, r9
    aa50:	mov	r0, r5
    aa54:	add	r1, sp, #4
    aa58:	bl	b570 <fputs@plt+0x23a8>
    aa5c:	ldr	r2, [sp, #52]	; 0x34
    aa60:	ldr	r3, [r8]
    aa64:	cmp	r2, r3
    aa68:	bne	aa84 <fputs@plt+0x18bc>
    aa6c:	add	sp, sp, #60	; 0x3c
    aa70:	pop	{r4, r5, r6, r7, r8, r9, pc}
    aa74:	mov	r0, r4
    aa78:	bl	a90c <fputs@plt+0x1744>
    aa7c:	ldr	r3, [r4, #16]
    aa80:	b	aa30 <fputs@plt+0x1868>
    aa84:	bl	90a8 <__stack_chk_fail@plt>
    aa88:	andeq	r0, r2, r4, lsr r0
    aa8c:	push	{r3, r4, r5, lr}
    aa90:	mov	r4, r0
    aa94:	mov	r5, #0
    aa98:	str	r5, [r0], #4
    aa9c:	bl	1236c <_ZdlPv@@Base+0xafc>
    aaa0:	str	r5, [r4, #16]
    aaa4:	mov	r0, r4
    aaa8:	pop	{r3, r4, r5, pc}
    aaac:	push	{r4, lr}
    aab0:	mov	r4, r0
    aab4:	ldr	r0, [r0]
    aab8:	cmp	r0, #0
    aabc:	beq	aac4 <fputs@plt+0x18fc>
    aac0:	bl	90e4 <_ZdaPv@plt>
    aac4:	ldr	r0, [r4, #16]
    aac8:	cmp	r0, #0
    aacc:	beq	aad4 <fputs@plt+0x190c>
    aad0:	bl	90e4 <_ZdaPv@plt>
    aad4:	add	r0, r4, #4
    aad8:	bl	124d0 <_ZdlPv@@Base+0xc60>
    aadc:	mov	r0, r4
    aae0:	pop	{r4, pc}
    aae4:	push	{r3, r4, r5, lr}
    aae8:	ldr	r4, [pc, #24]	; ab08 <fputs@plt+0x1940>
    aaec:	sub	r5, r4, #240	; 0xf0
    aaf0:	mov	r0, r4
    aaf4:	sub	r4, r4, #20
    aaf8:	bl	aaac <fputs@plt+0x18e4>
    aafc:	cmp	r4, r5
    ab00:	bne	aaf0 <fputs@plt+0x1928>
    ab04:	pop	{r3, r4, r5, pc}
    ab08:	andeq	r0, r2, r0, lsl r1
    ab0c:	push	{r3, r4, r5, lr}
    ab10:	mov	r4, r0
    ab14:	ldr	r0, [r0]
    ab18:	mov	r5, r1
    ab1c:	cmp	r0, #0
    ab20:	beq	ab28 <fputs@plt+0x1960>
    ab24:	bl	90e4 <_ZdaPv@plt>
    ab28:	mov	r0, r5
    ab2c:	bl	12c94 <_ZdlPv@@Base+0x1424>
    ab30:	str	r0, [r4]
    ab34:	pop	{r3, r4, r5, pc}
    ab38:	push	{r4, lr}
    ab3c:	mov	r4, r0
    ab40:	ldr	r0, [r0]
    ab44:	cmp	r0, #0
    ab48:	beq	ab50 <fputs@plt+0x1988>
    ab4c:	bl	90e4 <_ZdaPv@plt>
    ab50:	ldr	r0, [r4, #16]
    ab54:	cmp	r0, #0
    ab58:	beq	ab60 <fputs@plt+0x1998>
    ab5c:	bl	90e4 <_ZdaPv@plt>
    ab60:	mov	r3, #0
    ab64:	str	r3, [r4]
    ab68:	str	r3, [r4, #16]
    ab6c:	pop	{r4, pc}
    ab70:	push	{r3, r4, r5, r6, r7, lr}
    ab74:	mov	r4, r0
    ab78:	ldr	r0, [r0]
    ab7c:	mov	r6, r1
    ab80:	mov	r5, r2
    ab84:	cmp	r0, #0
    ab88:	beq	ab90 <fputs@plt+0x19c8>
    ab8c:	bl	90e4 <_ZdaPv@plt>
    ab90:	mov	r0, r6
    ab94:	bl	900c <strlen@plt>
    ab98:	mov	r7, r0
    ab9c:	mov	r0, r5
    aba0:	bl	900c <strlen@plt>
    aba4:	add	r0, r7, r0
    aba8:	add	r0, r0, #1
    abac:	bl	9078 <_Znaj@plt>
    abb0:	mov	r1, r6
    abb4:	str	r0, [r4]
    abb8:	bl	903c <strcpy@plt>
    abbc:	ldr	r0, [r4]
    abc0:	mov	r1, r5
    abc4:	pop	{r3, r4, r5, r6, r7, lr}
    abc8:	b	90d8 <strcat@plt>
    abcc:	ldr	r0, [r0]
    abd0:	bx	lr
    abd4:	add	r0, r0, #4
    abd8:	b	12a54 <_ZdlPv@@Base+0x11e4>
    abdc:	push	{r4, r5, r6, lr}
    abe0:	add	r5, r0, #4
    abe4:	mov	r4, r0
    abe8:	mov	r6, r2
    abec:	mov	r0, r5
    abf0:	bl	12650 <_ZdlPv@@Base+0xde0>
    abf4:	cmp	r6, #0
    abf8:	beq	ac08 <fputs@plt+0x1a40>
    abfc:	mov	r1, r6
    ac00:	mov	r0, r5
    ac04:	bl	12650 <_ZdlPv@@Base+0xde0>
    ac08:	ldr	r3, [r4, #8]
    ac0c:	ldr	r2, [r4, #12]
    ac10:	cmp	r3, r2
    ac14:	blt	ac24 <fputs@plt+0x1a5c>
    ac18:	mov	r0, r5
    ac1c:	bl	1261c <_ZdlPv@@Base+0xdac>
    ac20:	ldr	r3, [r4, #8]
    ac24:	ldr	r2, [r4, #4]
    ac28:	add	r0, r3, #1
    ac2c:	mov	r1, #0
    ac30:	str	r0, [r4, #8]
    ac34:	strb	r1, [r2, r3]
    ac38:	pop	{r4, r5, r6, pc}
    ac3c:	push	{r4, r5, lr}
    ac40:	movw	r4, #16
    ac44:	movt	r4, #2
    ac48:	sub	sp, sp, #20
    ac4c:	mov	r5, r0
    ac50:	ldr	r3, [r4]
    ac54:	mov	r0, sp
    ac58:	str	r3, [sp, #12]
    ac5c:	bl	123e4 <_ZdlPv@@Base+0xb74>
    ac60:	ldr	r3, [sp, #4]
    ac64:	ldr	r2, [sp, #8]
    ac68:	cmp	r3, r2
    ac6c:	bge	acc0 <fputs@plt+0x1af8>
    ac70:	ldr	r2, [sp]
    ac74:	add	r5, r5, #4
    ac78:	add	r1, r3, #1
    ac7c:	mov	r0, #0
    ac80:	str	r1, [sp, #4]
    ac84:	mov	r1, r5
    ac88:	strb	r0, [r2, r3]
    ac8c:	mov	r0, sp
    ac90:	bl	126c8 <_ZdlPv@@Base+0xe58>
    ac94:	mov	r0, r5
    ac98:	mov	r1, sp
    ac9c:	bl	124f0 <_ZdlPv@@Base+0xc80>
    aca0:	mov	r0, sp
    aca4:	bl	124d0 <_ZdlPv@@Base+0xc60>
    aca8:	ldr	r2, [sp, #12]
    acac:	ldr	r3, [r4]
    acb0:	cmp	r2, r3
    acb4:	bne	acd0 <fputs@plt+0x1b08>
    acb8:	add	sp, sp, #20
    acbc:	pop	{r4, r5, pc}
    acc0:	mov	r0, sp
    acc4:	bl	1261c <_ZdlPv@@Base+0xdac>
    acc8:	ldr	r3, [sp, #4]
    accc:	b	ac70 <fputs@plt+0x1aa8>
    acd0:	bl	90a8 <__stack_chk_fail@plt>
    acd4:	mov	r0, sp
    acd8:	bl	124d0 <_ZdlPv@@Base+0xc60>
    acdc:	bl	8fac <__cxa_end_cleanup@plt>
    ace0:	push	{r4, r5, r6, r7, r8, lr}
    ace4:	mov	r7, r1
    ace8:	ldr	r5, [r1]
    acec:	mov	r8, r0
    acf0:	ldr	r4, [r1, #4]
    acf4:	add	r4, r5, r4
    acf8:	cmp	r5, r4
    acfc:	popcs	{r4, r5, r6, r7, r8, pc}
    ad00:	mov	r0, r5
    ad04:	mov	r6, #0
    ad08:	b	ad10 <fputs@plt+0x1b48>
    ad0c:	mov	r6, r3
    ad10:	mov	r1, #0
    ad14:	bl	8f88 <strchr@plt>
    ad18:	add	r3, r6, #1
    ad1c:	add	r0, r0, #1
    ad20:	cmp	r4, r0
    ad24:	bhi	ad0c <fputs@plt+0x1b44>
    ad28:	cmp	r6, #0
    ad2c:	ble	ad50 <fputs@plt+0x1b88>
    ad30:	mov	r4, #0
    ad34:	mov	r0, r5
    ad38:	mov	r1, #0
    ad3c:	bl	8f88 <strchr@plt>
    ad40:	add	r4, r4, #1
    ad44:	cmp	r4, r6
    ad48:	add	r5, r0, #1
    ad4c:	bne	ad34 <fputs@plt+0x1b6c>
    ad50:	mov	r1, r5
    ad54:	sub	r6, r6, #1
    ad58:	mov	r0, r8
    ad5c:	bl	ac3c <fputs@plt+0x1a74>
    ad60:	cmn	r6, #1
    ad64:	popeq	{r4, r5, r6, r7, r8, pc}
    ad68:	ldr	r5, [r7]
    ad6c:	b	ad28 <fputs@plt+0x1b60>
    ad70:	ldr	r3, [r0, #16]
    ad74:	cmp	r3, #0
    ad78:	bxne	lr
    ad7c:	b	a90c <fputs@plt+0x1744>
    ad80:	push	{r3, r4, r5, r6, r7, lr}
    ad84:	mov	r4, r1
    ad88:	ldr	r3, [r1, #4]
    ad8c:	mov	r5, r0
    ad90:	ldr	r2, [r1, #8]
    ad94:	cmp	r3, r2
    ad98:	blt	ada8 <fputs@plt+0x1be0>
    ad9c:	mov	r0, r1
    ada0:	bl	1261c <_ZdlPv@@Base+0xdac>
    ada4:	ldr	r3, [r4, #4]
    ada8:	ldr	r2, [r4]
    adac:	add	r0, r3, #1
    adb0:	mov	r1, #32
    adb4:	str	r0, [r4, #4]
    adb8:	strb	r1, [r2, r3]
    adbc:	ldrb	r3, [r5]
    adc0:	cmp	r3, #0
    adc4:	beq	afec <fputs@plt+0x1e24>
    adc8:	mov	ip, #0
    adcc:	mov	r2, r5
    add0:	mov	r6, ip
    add4:	sub	r3, r3, #9
    add8:	cmp	r3, #115	; 0x73
    addc:	ldrls	pc, [pc, r3, lsl #2]
    ade0:	b	afb8 <fputs@plt+0x1df0>
    ade4:			; <UNDEFINED> instruction: 0x0000afb4
    ade8:			; <UNDEFINED> instruction: 0x0000afb4
    adec:			; <UNDEFINED> instruction: 0x0000afb8
    adf0:			; <UNDEFINED> instruction: 0x0000afb8
    adf4:			; <UNDEFINED> instruction: 0x0000afb8
    adf8:			; <UNDEFINED> instruction: 0x0000afb8
    adfc:			; <UNDEFINED> instruction: 0x0000afb8
    ae00:			; <UNDEFINED> instruction: 0x0000afb8
    ae04:			; <UNDEFINED> instruction: 0x0000afb8
    ae08:			; <UNDEFINED> instruction: 0x0000afb8
    ae0c:			; <UNDEFINED> instruction: 0x0000afb8
    ae10:			; <UNDEFINED> instruction: 0x0000afb8
    ae14:			; <UNDEFINED> instruction: 0x0000afb8
    ae18:			; <UNDEFINED> instruction: 0x0000afb8
    ae1c:			; <UNDEFINED> instruction: 0x0000afb8
    ae20:			; <UNDEFINED> instruction: 0x0000afb8
    ae24:			; <UNDEFINED> instruction: 0x0000afb8
    ae28:			; <UNDEFINED> instruction: 0x0000afb8
    ae2c:			; <UNDEFINED> instruction: 0x0000afb8
    ae30:			; <UNDEFINED> instruction: 0x0000afb8
    ae34:			; <UNDEFINED> instruction: 0x0000afb8
    ae38:			; <UNDEFINED> instruction: 0x0000afb8
    ae3c:			; <UNDEFINED> instruction: 0x0000afb8
    ae40:			; <UNDEFINED> instruction: 0x0000afb4
    ae44:			; <UNDEFINED> instruction: 0x0000afb8
    ae48:			; <UNDEFINED> instruction: 0x0000afb4
    ae4c:			; <UNDEFINED> instruction: 0x0000afb8
    ae50:			; <UNDEFINED> instruction: 0x0000afb4
    ae54:			; <UNDEFINED> instruction: 0x0000afb8
    ae58:			; <UNDEFINED> instruction: 0x0000afb4
    ae5c:	andeq	sl, r0, r4, ror #31
    ae60:			; <UNDEFINED> instruction: 0x0000afb4
    ae64:			; <UNDEFINED> instruction: 0x0000afb4
    ae68:			; <UNDEFINED> instruction: 0x0000afb4
    ae6c:			; <UNDEFINED> instruction: 0x0000afb8
    ae70:			; <UNDEFINED> instruction: 0x0000afb8
    ae74:			; <UNDEFINED> instruction: 0x0000afb8
    ae78:			; <UNDEFINED> instruction: 0x0000afb8
    ae7c:			; <UNDEFINED> instruction: 0x0000afb8
    ae80:			; <UNDEFINED> instruction: 0x0000afb8
    ae84:			; <UNDEFINED> instruction: 0x0000afb8
    ae88:			; <UNDEFINED> instruction: 0x0000afb8
    ae8c:			; <UNDEFINED> instruction: 0x0000afb8
    ae90:			; <UNDEFINED> instruction: 0x0000afb8
    ae94:			; <UNDEFINED> instruction: 0x0000afb8
    ae98:			; <UNDEFINED> instruction: 0x0000afb8
    ae9c:			; <UNDEFINED> instruction: 0x0000afb8
    aea0:			; <UNDEFINED> instruction: 0x0000afb8
    aea4:			; <UNDEFINED> instruction: 0x0000afb8
    aea8:			; <UNDEFINED> instruction: 0x0000afb8
    aeac:			; <UNDEFINED> instruction: 0x0000afb4
    aeb0:			; <UNDEFINED> instruction: 0x0000afb4
    aeb4:			; <UNDEFINED> instruction: 0x0000afb8
    aeb8:			; <UNDEFINED> instruction: 0x0000afb4
    aebc:			; <UNDEFINED> instruction: 0x0000afb4
    aec0:			; <UNDEFINED> instruction: 0x0000afb8
    aec4:			; <UNDEFINED> instruction: 0x0000afb8
    aec8:			; <UNDEFINED> instruction: 0x0000afb8
    aecc:			; <UNDEFINED> instruction: 0x0000afb8
    aed0:			; <UNDEFINED> instruction: 0x0000afb8
    aed4:			; <UNDEFINED> instruction: 0x0000afb8
    aed8:			; <UNDEFINED> instruction: 0x0000afb8
    aedc:			; <UNDEFINED> instruction: 0x0000afb8
    aee0:			; <UNDEFINED> instruction: 0x0000afb8
    aee4:			; <UNDEFINED> instruction: 0x0000afb8
    aee8:			; <UNDEFINED> instruction: 0x0000afb8
    aeec:			; <UNDEFINED> instruction: 0x0000afb8
    aef0:			; <UNDEFINED> instruction: 0x0000afb8
    aef4:			; <UNDEFINED> instruction: 0x0000afb8
    aef8:			; <UNDEFINED> instruction: 0x0000afb8
    aefc:			; <UNDEFINED> instruction: 0x0000afb8
    af00:			; <UNDEFINED> instruction: 0x0000afb8
    af04:			; <UNDEFINED> instruction: 0x0000afb8
    af08:			; <UNDEFINED> instruction: 0x0000afb8
    af0c:			; <UNDEFINED> instruction: 0x0000afb8
    af10:			; <UNDEFINED> instruction: 0x0000afb8
    af14:			; <UNDEFINED> instruction: 0x0000afb8
    af18:			; <UNDEFINED> instruction: 0x0000afb8
    af1c:			; <UNDEFINED> instruction: 0x0000afb8
    af20:			; <UNDEFINED> instruction: 0x0000afb8
    af24:			; <UNDEFINED> instruction: 0x0000afb8
    af28:			; <UNDEFINED> instruction: 0x0000afb8
    af2c:			; <UNDEFINED> instruction: 0x0000afb8
    af30:			; <UNDEFINED> instruction: 0x0000afb4
    af34:			; <UNDEFINED> instruction: 0x0000afb8
    af38:			; <UNDEFINED> instruction: 0x0000afb4
    af3c:			; <UNDEFINED> instruction: 0x0000afb8
    af40:			; <UNDEFINED> instruction: 0x0000afb8
    af44:			; <UNDEFINED> instruction: 0x0000afb8
    af48:			; <UNDEFINED> instruction: 0x0000afb8
    af4c:			; <UNDEFINED> instruction: 0x0000afb8
    af50:			; <UNDEFINED> instruction: 0x0000afb8
    af54:			; <UNDEFINED> instruction: 0x0000afb8
    af58:			; <UNDEFINED> instruction: 0x0000afb8
    af5c:			; <UNDEFINED> instruction: 0x0000afb8
    af60:			; <UNDEFINED> instruction: 0x0000afb8
    af64:			; <UNDEFINED> instruction: 0x0000afb8
    af68:			; <UNDEFINED> instruction: 0x0000afb8
    af6c:			; <UNDEFINED> instruction: 0x0000afb8
    af70:			; <UNDEFINED> instruction: 0x0000afb8
    af74:			; <UNDEFINED> instruction: 0x0000afb8
    af78:			; <UNDEFINED> instruction: 0x0000afb8
    af7c:			; <UNDEFINED> instruction: 0x0000afb8
    af80:			; <UNDEFINED> instruction: 0x0000afb8
    af84:			; <UNDEFINED> instruction: 0x0000afb8
    af88:			; <UNDEFINED> instruction: 0x0000afb8
    af8c:			; <UNDEFINED> instruction: 0x0000afb8
    af90:			; <UNDEFINED> instruction: 0x0000afb8
    af94:			; <UNDEFINED> instruction: 0x0000afb8
    af98:			; <UNDEFINED> instruction: 0x0000afb8
    af9c:			; <UNDEFINED> instruction: 0x0000afb8
    afa0:			; <UNDEFINED> instruction: 0x0000afb8
    afa4:			; <UNDEFINED> instruction: 0x0000afb8
    afa8:			; <UNDEFINED> instruction: 0x0000afb8
    afac:			; <UNDEFINED> instruction: 0x0000afb8
    afb0:			; <UNDEFINED> instruction: 0x0000afb4
    afb4:	mov	r6, #1
    afb8:	ldrb	r3, [r2, #1]!
    afbc:	cmp	r3, #0
    afc0:	bne	add4 <fputs@plt+0x1c0c>
    afc4:	cmp	ip, #0
    afc8:	bne	afec <fputs@plt+0x1e24>
    afcc:	cmp	r6, #0
    afd0:	bne	b0f4 <fputs@plt+0x1f2c>
    afd4:	mov	r0, r4
    afd8:	mov	r1, r5
    afdc:	pop	{r3, r4, r5, r6, r7, lr}
    afe0:	b	12650 <_ZdlPv@@Base+0xde0>
    afe4:	mov	ip, #1
    afe8:	b	afb8 <fputs@plt+0x1df0>
    afec:	ldr	r3, [r4, #4]
    aff0:	ldr	r2, [r4, #8]
    aff4:	cmp	r3, r2
    aff8:	bge	b0e4 <fputs@plt+0x1f1c>
    affc:	ldr	r2, [r4]
    b000:	add	r0, r3, #1
    b004:	mov	r1, #34	; 0x22
    b008:	str	r0, [r4, #4]
    b00c:	strb	r1, [r2, r3]
    b010:	ldrb	r3, [r5]
    b014:	cmp	r3, #0
    b018:	addne	r5, r5, #1
    b01c:	movne	r7, #92	; 0x5c
    b020:	bne	b074 <fputs@plt+0x1eac>
    b024:	b	b0ac <fputs@plt+0x1ee4>
    b028:	cmp	r3, #92	; 0x5c
    b02c:	beq	b07c <fputs@plt+0x1eb4>
    b030:	cmp	r3, #34	; 0x22
    b034:	beq	b07c <fputs@plt+0x1eb4>
    b038:	ldr	r3, [r4, #4]
    b03c:	ldr	r2, [r4, #8]
    b040:	ldrb	r6, [r5, #-1]
    b044:	cmp	r3, r2
    b048:	blt	b058 <fputs@plt+0x1e90>
    b04c:	mov	r0, r4
    b050:	bl	1261c <_ZdlPv@@Base+0xdac>
    b054:	ldr	r3, [r4, #4]
    b058:	ldr	r2, [r4]
    b05c:	add	r1, r3, #1
    b060:	str	r1, [r4, #4]
    b064:	strb	r6, [r2, r3]
    b068:	ldrb	r3, [r5], #1
    b06c:	cmp	r3, #0
    b070:	beq	b0ac <fputs@plt+0x1ee4>
    b074:	cmp	r3, #36	; 0x24
    b078:	bne	b028 <fputs@plt+0x1e60>
    b07c:	ldr	r3, [r4, #4]
    b080:	ldr	r2, [r4, #8]
    b084:	cmp	r3, r2
    b088:	blt	b098 <fputs@plt+0x1ed0>
    b08c:	mov	r0, r4
    b090:	bl	1261c <_ZdlPv@@Base+0xdac>
    b094:	ldr	r3, [r4, #4]
    b098:	ldr	r2, [r4]
    b09c:	add	r1, r3, #1
    b0a0:	str	r1, [r4, #4]
    b0a4:	strb	r7, [r2, r3]
    b0a8:	b	b038 <fputs@plt+0x1e70>
    b0ac:	ldr	r3, [r4, #4]
    b0b0:	ldr	r2, [r4, #8]
    b0b4:	cmp	r3, r2
    b0b8:	bge	b0d4 <fputs@plt+0x1f0c>
    b0bc:	ldr	r2, [r4]
    b0c0:	add	r0, r3, #1
    b0c4:	mov	r1, #34	; 0x22
    b0c8:	str	r0, [r4, #4]
    b0cc:	strb	r1, [r2, r3]
    b0d0:	pop	{r3, r4, r5, r6, r7, pc}
    b0d4:	mov	r0, r4
    b0d8:	bl	1261c <_ZdlPv@@Base+0xdac>
    b0dc:	ldr	r3, [r4, #4]
    b0e0:	b	b0bc <fputs@plt+0x1ef4>
    b0e4:	mov	r0, r4
    b0e8:	bl	1261c <_ZdlPv@@Base+0xdac>
    b0ec:	ldr	r3, [r4, #4]
    b0f0:	b	affc <fputs@plt+0x1e34>
    b0f4:	ldr	r3, [r4, #4]
    b0f8:	ldr	r2, [r4, #8]
    b0fc:	cmp	r3, r2
    b100:	blt	b110 <fputs@plt+0x1f48>
    b104:	mov	r0, r4
    b108:	bl	1261c <_ZdlPv@@Base+0xdac>
    b10c:	ldr	r3, [r4, #4]
    b110:	ldr	r2, [r4]
    b114:	add	r0, r3, #1
    b118:	mov	ip, #39	; 0x27
    b11c:	str	r0, [r4, #4]
    b120:	mov	r1, r5
    b124:	mov	r0, r4
    b128:	strb	ip, [r2, r3]
    b12c:	bl	12650 <_ZdlPv@@Base+0xde0>
    b130:	ldr	r3, [r4, #4]
    b134:	ldr	r2, [r4, #8]
    b138:	cmp	r3, r2
    b13c:	blt	b14c <fputs@plt+0x1f84>
    b140:	mov	r0, r4
    b144:	bl	1261c <_ZdlPv@@Base+0xdac>
    b148:	ldr	r3, [r4, #4]
    b14c:	ldr	r2, [r4]
    b150:	add	r0, r3, #1
    b154:	mov	r1, #39	; 0x27
    b158:	str	r0, [r4, #4]
    b15c:	strb	r1, [r2, r3]
    b160:	pop	{r3, r4, r5, r6, r7, pc}
    b164:	push	{r4, r5, r6, r7, r8, r9, lr}
    b168:	movw	r8, #16
    b16c:	movt	r8, #2
    b170:	ldr	r6, [r0, #16]
    b174:	sub	sp, sp, #20
    b178:	mov	r5, r0
    b17c:	ldr	r3, [r8]
    b180:	cmp	r6, #0
    b184:	mov	r9, r1
    b188:	mov	r7, r2
    b18c:	str	r3, [sp, #12]
    b190:	beq	b2bc <fputs@plt+0x20f4>
    b194:	ldr	r4, [r6]
    b198:	cmp	r4, #0
    b19c:	beq	b1b8 <fputs@plt+0x1ff0>
    b1a0:	movw	r1, #12120	; 0x2f58
    b1a4:	mov	r0, r4
    b1a8:	movt	r1, #1
    b1ac:	bl	91a4 <strcmp@plt>
    b1b0:	cmp	r0, #0
    b1b4:	beq	b268 <fputs@plt+0x20a0>
    b1b8:	mov	r0, r4
    b1bc:	mov	r1, r7
    b1c0:	bl	91c8 <fputs@plt>
    b1c4:	mov	r0, sp
    b1c8:	bl	1236c <_ZdlPv@@Base+0xafc>
    b1cc:	ldr	r3, [r5, #16]
    b1d0:	ldr	r3, [r3, #4]
    b1d4:	cmp	r3, #0
    b1d8:	movne	r4, #8
    b1dc:	movne	r6, #4
    b1e0:	bne	b1f0 <fputs@plt+0x2028>
    b1e4:	b	b228 <fputs@plt+0x2060>
    b1e8:	mov	r6, r4
    b1ec:	mov	r4, r2
    b1f0:	mov	r0, sp
    b1f4:	bl	12a54 <_ZdlPv@@Base+0x11e4>
    b1f8:	ldr	r0, [r5, #16]
    b1fc:	mov	r1, sp
    b200:	ldr	r0, [r0, r6]
    b204:	bl	ad80 <fputs@plt+0x1bb8>
    b208:	mov	r0, sp
    b20c:	mov	r1, r7
    b210:	bl	12c1c <_ZdlPv@@Base+0x13ac>
    b214:	ldr	r3, [r5, #16]
    b218:	add	r2, r4, #4
    b21c:	ldr	r0, [r3, r4]
    b220:	cmp	r0, #0
    b224:	bne	b1e8 <fputs@plt+0x2020>
    b228:	mov	r0, sp
    b22c:	bl	124d0 <_ZdlPv@@Base+0xc60>
    b230:	cmp	r9, #0
    b234:	bne	b2ac <fputs@plt+0x20e4>
    b238:	movw	r0, #12132	; 0x2f64
    b23c:	mov	r3, r7
    b240:	mov	r1, #1
    b244:	movt	r0, #1
    b248:	mov	r2, #3
    b24c:	bl	906c <fwrite@plt>
    b250:	ldr	r2, [sp, #12]
    b254:	ldr	r3, [r8]
    b258:	cmp	r2, r3
    b25c:	bne	b2d4 <fputs@plt+0x210c>
    b260:	add	sp, sp, #20
    b264:	pop	{r4, r5, r6, r7, r8, r9, pc}
    b268:	ldr	r0, [r6, #4]
    b26c:	cmp	r0, #0
    b270:	beq	b1b8 <fputs@plt+0x1ff0>
    b274:	movw	r1, #12128	; 0x2f60
    b278:	movt	r1, #1
    b27c:	bl	91a4 <strcmp@plt>
    b280:	cmp	r0, #0
    b284:	bne	b1b8 <fputs@plt+0x1ff0>
    b288:	ldr	r0, [r6, #8]
    b28c:	cmp	r0, #0
    b290:	beq	b1b8 <fputs@plt+0x1ff0>
    b294:	ldr	r3, [r6, #12]
    b298:	cmp	r3, #0
    b29c:	bne	b1b8 <fputs@plt+0x1ff0>
    b2a0:	mov	r1, r7
    b2a4:	bl	91c8 <fputs@plt>
    b2a8:	b	b230 <fputs@plt+0x2068>
    b2ac:	mov	r1, r7
    b2b0:	mov	r0, #10
    b2b4:	bl	9180 <_IO_putc@plt>
    b2b8:	b	b250 <fputs@plt+0x2088>
    b2bc:	bl	a90c <fputs@plt+0x1744>
    b2c0:	ldr	r6, [r5, #16]
    b2c4:	b	b194 <fputs@plt+0x1fcc>
    b2c8:	mov	r0, sp
    b2cc:	bl	124d0 <_ZdlPv@@Base+0xc60>
    b2d0:	bl	8fac <__cxa_end_cleanup@plt>
    b2d4:	bl	90a8 <__stack_chk_fail@plt>
    b2d8:	push	{r3, r4, r5, r6, r7, lr}
    b2dc:	mov	r7, r0
    b2e0:	ldr	r3, [pc, #92]	; b344 <fputs@plt+0x217c>
    b2e4:	mov	r5, #11
    b2e8:	ldr	r1, [r3, #220]	; 0xdc
    b2ec:	sub	r3, r3, #20
    b2f0:	cmp	r1, #0
    b2f4:	bne	b304 <fputs@plt+0x213c>
    b2f8:	subs	r5, r5, #1
    b2fc:	bcs	b2e8 <fputs@plt+0x2120>
    b300:	pop	{r3, r4, r5, r6, r7, pc}
    b304:	ldr	r4, [pc, #56]	; b344 <fputs@plt+0x217c>
    b308:	mov	r6, #0
    b30c:	ldr	r3, [r4]
    b310:	mov	r0, r4
    b314:	mov	r2, r7
    b318:	add	r4, r4, #20
    b31c:	cmp	r3, #0
    b320:	beq	b334 <fputs@plt+0x216c>
    b324:	subs	r3, r6, r5
    b328:	rsbs	r1, r3, #0
    b32c:	adcs	r1, r1, r3
    b330:	bl	b164 <fputs@plt+0x1f9c>
    b334:	add	r6, r6, #1
    b338:	cmp	r6, r5
    b33c:	ble	b30c <fputs@plt+0x2144>
    b340:	pop	{r3, r4, r5, r6, r7, pc}
    b344:	andeq	r0, r2, r4, lsr r0
    b348:	ldr	r3, [r0, #16]
    b34c:	push	{r4, lr}
    b350:	cmp	r3, #0
    b354:	mov	r4, r0
    b358:	beq	b364 <fputs@plt+0x219c>
    b35c:	mov	r0, r3
    b360:	pop	{r4, pc}
    b364:	bl	a90c <fputs@plt+0x1744>
    b368:	ldr	r3, [r4, #16]
    b36c:	mov	r0, r3
    b370:	pop	{r4, pc}
    b374:	movw	r3, #14632	; 0x3928
    b378:	movt	r3, #2
    b37c:	movw	r2, #12136	; 0x2f68
    b380:	mov	r1, #1
    b384:	ldr	r3, [r3]
    b388:	movt	r2, #1
    b38c:	b	90b4 <__fprintf_chk@plt>
    b390:	push	{r4, lr}
    b394:	movw	r3, #14632	; 0x3928
    b398:	movw	r4, #28
    b39c:	movt	r3, #2
    b3a0:	movt	r4, #2
    b3a4:	mov	r1, #1
    b3a8:	ldr	r3, [r3]
    b3ac:	movw	r2, #12136	; 0x2f68
    b3b0:	ldr	r0, [r4]
    b3b4:	movt	r2, #1
    b3b8:	bl	90b4 <__fprintf_chk@plt>
    b3bc:	ldr	r3, [r4]
    b3c0:	movw	r0, #12332	; 0x302c
    b3c4:	mov	r1, #1
    b3c8:	movt	r0, #1
    b3cc:	movw	r2, #1315	; 0x523
    b3d0:	bl	906c <fwrite@plt>
    b3d4:	mov	r0, #0
    b3d8:	bl	91b0 <exit@plt>
    b3dc:	push	{r4, r5, r6, lr}
    b3e0:	movw	r4, #14632	; 0x3928
    b3e4:	movt	r4, #2
    b3e8:	mov	r5, r0
    b3ec:	mov	r1, #1
    b3f0:	movw	r2, #12136	; 0x2f68
    b3f4:	ldr	r3, [r4]
    b3f8:	movt	r2, #1
    b3fc:	bl	90b4 <__fprintf_chk@plt>
    b400:	mov	r0, r5
    b404:	ldr	r3, [r4]
    b408:	movw	r2, #13648	; 0x3550
    b40c:	mov	r1, #1
    b410:	movt	r2, #1
    b414:	pop	{r4, r5, r6, lr}
    b418:	b	90b4 <__fprintf_chk@plt>
    b41c:	push	{r4, r5, r6, r7, lr}
    b420:	movw	r4, #16
    b424:	movt	r4, #2
    b428:	sub	sp, sp, #60	; 0x3c
    b42c:	mov	r6, r2
    b430:	mov	r5, r0
    b434:	ldr	ip, [r4]
    b438:	mov	r0, sp
    b43c:	mov	r7, r3
    b440:	str	ip, [sp, #52]	; 0x34
    b444:	bl	bd84 <fputs@plt+0x2bbc>
    b448:	mov	r1, r6
    b44c:	add	r0, sp, #16
    b450:	bl	bd84 <fputs@plt+0x2bbc>
    b454:	mov	r1, r7
    b458:	add	r0, sp, #32
    b45c:	bl	bd84 <fputs@plt+0x2bbc>
    b460:	add	r2, sp, #16
    b464:	add	r3, sp, #32
    b468:	mov	r0, r5
    b46c:	mov	r1, sp
    b470:	bl	c228 <fputs@plt+0x3060>
    b474:	ldr	r2, [sp, #52]	; 0x34
    b478:	ldr	r3, [r4]
    b47c:	cmp	r2, r3
    b480:	bne	b48c <fputs@plt+0x22c4>
    b484:	add	sp, sp, #60	; 0x3c
    b488:	pop	{r4, r5, r6, r7, pc}
    b48c:	bl	90a8 <__stack_chk_fail@plt>
    b490:	push	{r4, r5, r6, r7, lr}
    b494:	movw	r4, #16
    b498:	movt	r4, #2
    b49c:	sub	sp, sp, #60	; 0x3c
    b4a0:	mov	r6, r2
    b4a4:	mov	r5, r0
    b4a8:	ldr	ip, [r4]
    b4ac:	mov	r0, sp
    b4b0:	mov	r7, r3
    b4b4:	str	ip, [sp, #52]	; 0x34
    b4b8:	bl	bd84 <fputs@plt+0x2bbc>
    b4bc:	mov	r1, r6
    b4c0:	add	r0, sp, #16
    b4c4:	bl	bd84 <fputs@plt+0x2bbc>
    b4c8:	mov	r1, r7
    b4cc:	add	r0, sp, #32
    b4d0:	bl	bd84 <fputs@plt+0x2bbc>
    b4d4:	add	r2, sp, #16
    b4d8:	add	r3, sp, #32
    b4dc:	mov	r0, r5
    b4e0:	mov	r1, sp
    b4e4:	bl	c288 <fputs@plt+0x30c0>
    b4e8:	ldr	r2, [sp, #52]	; 0x34
    b4ec:	ldr	r3, [r4]
    b4f0:	cmp	r2, r3
    b4f4:	bne	b500 <fputs@plt+0x2338>
    b4f8:	add	sp, sp, #60	; 0x3c
    b4fc:	pop	{r4, r5, r6, r7, pc}
    b500:	bl	90a8 <__stack_chk_fail@plt>
    b504:	push	{r3, r4, r5, lr}
    b508:	mov	r4, r0
    b50c:	ldr	r3, [r0, #4]
    b510:	mov	r5, r1
    b514:	ldr	r2, [r0, #8]
    b518:	cmp	r3, r2
    b51c:	blt	b528 <fputs@plt+0x2360>
    b520:	bl	1261c <_ZdlPv@@Base+0xdac>
    b524:	ldr	r3, [r4, #4]
    b528:	ldr	r2, [r4]
    b52c:	add	r1, r3, #1
    b530:	mov	r0, r4
    b534:	str	r1, [r4, #4]
    b538:	strb	r5, [r2, r3]
    b53c:	pop	{r3, r4, r5, pc}
    b540:	push	{r4, lr}
    b544:	mov	r4, r0
    b548:	bl	91bc <__errno_location@plt>
    b54c:	ldr	r0, [r0]
    b550:	bl	8f04 <strerror@plt>
    b554:	mov	r1, r4
    b558:	mov	r3, #0
    b55c:	pop	{r4, lr}
    b560:	mov	r2, r0
    b564:	movw	r0, #14652	; 0x393c
    b568:	movt	r0, #1
    b56c:	b	b490 <fputs@plt+0x22c8>
    b570:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b574:	movw	r8, #16
    b578:	movt	r8, #2
    b57c:	sub	sp, sp, #92	; 0x5c
    b580:	subs	r4, r0, #0
    b584:	mov	r7, r2
    b588:	ldr	r3, [r8]
    b58c:	str	r8, [sp, #8]
    b590:	str	r1, [sp, #12]
    b594:	str	r3, [sp, #84]	; 0x54
    b598:	ble	b844 <fputs@plt+0x267c>
    b59c:	mov	sl, #0
    b5a0:	sub	r5, r4, #1
    b5a4:	add	r9, sp, #24
    b5a8:	mov	r6, sl
    b5ac:	b	b5e8 <fputs@plt+0x2420>
    b5b0:	bl	9114 <fork@plt>
    b5b4:	subs	fp, r0, #0
    b5b8:	blt	b620 <fputs@plt+0x2458>
    b5bc:	beq	b84c <fputs@plt+0x2684>
    b5c0:	cmp	sl, #0
    b5c4:	bne	b634 <fputs@plt+0x246c>
    b5c8:	cmp	r5, r6
    b5cc:	beq	b5d8 <fputs@plt+0x2410>
    b5d0:	cmp	r7, #0
    b5d4:	beq	b654 <fputs@plt+0x248c>
    b5d8:	add	r6, r6, #1
    b5dc:	str	fp, [r9, #4]!
    b5e0:	cmp	r6, r4
    b5e4:	beq	b678 <fputs@plt+0x24b0>
    b5e8:	cmp	r5, r6
    b5ec:	beq	b5b0 <fputs@plt+0x23e8>
    b5f0:	cmp	r7, #0
    b5f4:	bne	b5b0 <fputs@plt+0x23e8>
    b5f8:	add	r0, sp, #20
    b5fc:	bl	918c <pipe@plt>
    b600:	cmp	r0, #0
    b604:	bge	b5b0 <fputs@plt+0x23e8>
    b608:	movw	r0, #14676	; 0x3954
    b60c:	movt	r0, #1
    b610:	bl	b540 <fputs@plt+0x2378>
    b614:	bl	9114 <fork@plt>
    b618:	subs	fp, r0, #0
    b61c:	bge	b5bc <fputs@plt+0x23f4>
    b620:	movw	r0, #14684	; 0x395c
    b624:	movt	r0, #1
    b628:	bl	b540 <fputs@plt+0x2378>
    b62c:	cmp	sl, #0
    b630:	beq	b5c8 <fputs@plt+0x2400>
    b634:	mov	r0, sl
    b638:	bl	9060 <close@plt>
    b63c:	cmp	r0, #0
    b640:	bge	b5c8 <fputs@plt+0x2400>
    b644:	movw	r0, #14692	; 0x3964
    b648:	movt	r0, #1
    b64c:	bl	b540 <fputs@plt+0x2378>
    b650:	b	b5c8 <fputs@plt+0x2400>
    b654:	ldr	r0, [sp, #24]
    b658:	bl	9060 <close@plt>
    b65c:	cmp	r0, #0
    b660:	blt	b80c <fputs@plt+0x2644>
    b664:	add	r6, r6, #1
    b668:	ldr	sl, [sp, #20]
    b66c:	cmp	r6, r4
    b670:	str	fp, [r9, #4]!
    b674:	bne	b5e8 <fputs@plt+0x2420>
    b678:	movw	sl, #14876	; 0x3a1c
    b67c:	movw	r9, #14660	; 0x3944
    b680:	movt	sl, #1
    b684:	movt	r9, #1
    b688:	mov	r6, r4
    b68c:	mov	r7, #0
    b690:	add	r0, sp, #16
    b694:	bl	8fd0 <wait@plt>
    b698:	subs	fp, r0, #0
    b69c:	blt	b7fc <fputs@plt+0x2634>
    b6a0:	ldr	r3, [sp, #28]
    b6a4:	cmp	fp, r3
    b6a8:	beq	b6f8 <fputs@plt+0x2530>
    b6ac:	add	r2, sp, #28
    b6b0:	mov	r3, #0
    b6b4:	b	b6c4 <fputs@plt+0x24fc>
    b6b8:	ldr	r1, [r2, #4]!
    b6bc:	cmp	fp, r1
    b6c0:	beq	b6fc <fputs@plt+0x2534>
    b6c4:	add	r3, r3, #1
    b6c8:	cmp	r3, r4
    b6cc:	bne	b6b8 <fputs@plt+0x24f0>
    b6d0:	cmp	r6, #0
    b6d4:	bgt	b690 <fputs@plt+0x24c8>
    b6d8:	ldr	r8, [sp, #8]
    b6dc:	mov	r0, r7
    b6e0:	ldr	r2, [sp, #84]	; 0x54
    b6e4:	ldr	r3, [r8]
    b6e8:	cmp	r2, r3
    b6ec:	bne	b944 <fputs@plt+0x277c>
    b6f0:	add	sp, sp, #92	; 0x5c
    b6f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b6f8:	mov	r3, #0
    b6fc:	ldr	r0, [sp, #16]
    b700:	add	r8, sp, #88	; 0x58
    b704:	add	r2, r8, r3, lsl #2
    b708:	mvn	r1, #0
    b70c:	and	ip, r0, #127	; 0x7f
    b710:	sub	r6, r6, #1
    b714:	str	r1, [r2, #-60]	; 0xffffffc4
    b718:	add	r2, ip, #1
    b71c:	sbfx	r2, r2, #1, #7
    b720:	cmp	r2, #0
    b724:	ble	b7d0 <fputs@plt+0x2608>
    b728:	cmp	ip, #13
    b72c:	bne	b76c <fputs@plt+0x25a4>
    b730:	cmp	r5, r3
    b734:	bne	b6d0 <fputs@plt+0x2508>
    b738:	add	r8, sp, #24
    b73c:	mov	fp, #0
    b740:	ldr	r0, [r8, #4]!
    b744:	cmp	r0, #0
    b748:	ble	b754 <fputs@plt+0x258c>
    b74c:	mov	r1, #13
    b750:	bl	915c <kill@plt>
    b754:	add	fp, fp, #1
    b758:	cmp	fp, r4
    b75c:	bne	b740 <fputs@plt+0x2578>
    b760:	cmp	r6, #0
    b764:	bgt	b690 <fputs@plt+0x24c8>
    b768:	b	b6d8 <fputs@plt+0x2510>
    b76c:	ldr	r8, [sp, #12]
    b770:	mov	r1, #1
    b774:	movw	r0, #8492	; 0x212c
    b778:	movt	r0, #2
    b77c:	orr	r7, r7, #2
    b780:	ldr	r2, [r8, r3, lsl #2]
    b784:	movw	r3, #14780	; 0x39bc
    b788:	movt	r3, #1
    b78c:	ldr	fp, [r2]
    b790:	mov	r2, #21
    b794:	str	ip, [sp]
    b798:	bl	9138 <__sprintf_chk@plt>
    b79c:	ldr	r3, [sp, #16]
    b7a0:	mov	r1, fp
    b7a4:	movw	r0, #14792	; 0x39c8
    b7a8:	tst	r3, #128	; 0x80
    b7ac:	movt	r0, #1
    b7b0:	movw	r2, #8492	; 0x212c
    b7b4:	movt	r2, #2
    b7b8:	moveq	r3, sl
    b7bc:	movne	r3, r9
    b7c0:	bl	b41c <fputs@plt+0x2254>
    b7c4:	cmp	r6, #0
    b7c8:	bgt	b690 <fputs@plt+0x24c8>
    b7cc:	b	b6d8 <fputs@plt+0x2510>
    b7d0:	cmp	ip, #0
    b7d4:	bne	b81c <fputs@plt+0x2654>
    b7d8:	ubfx	r0, r0, #8, #8
    b7dc:	cmp	r0, #255	; 0xff
    b7e0:	orreq	r7, r7, #4
    b7e4:	beq	b6d0 <fputs@plt+0x2508>
    b7e8:	cmp	r0, #0
    b7ec:	orrne	r7, r7, #1
    b7f0:	cmp	r6, #0
    b7f4:	bgt	b690 <fputs@plt+0x24c8>
    b7f8:	b	b6d8 <fputs@plt+0x2510>
    b7fc:	movw	r0, #14772	; 0x39b4
    b800:	movt	r0, #1
    b804:	bl	b540 <fputs@plt+0x2378>
    b808:	b	b6a0 <fputs@plt+0x24d8>
    b80c:	movw	r0, #14692	; 0x3964
    b810:	movt	r0, #1
    b814:	bl	b540 <fputs@plt+0x2378>
    b818:	b	b664 <fputs@plt+0x249c>
    b81c:	bl	10b98 <fputs@plt+0x79d0>
    b820:	mov	r2, #0
    b824:	mov	r3, r2
    b828:	mov	r1, r0
    b82c:	movw	r0, #14804	; 0x39d4
    b830:	movt	r0, #1
    b834:	bl	b41c <fputs@plt+0x2254>
    b838:	cmp	r6, #0
    b83c:	bgt	b690 <fputs@plt+0x24c8>
    b840:	b	b6d8 <fputs@plt+0x2510>
    b844:	mov	r7, #0
    b848:	b	b6d8 <fputs@plt+0x2510>
    b84c:	cmp	sl, #0
    b850:	bne	b8d4 <fputs@plt+0x270c>
    b854:	cmp	r5, r6
    b858:	beq	b864 <fputs@plt+0x269c>
    b85c:	cmp	r7, #0
    b860:	beq	b948 <fputs@plt+0x2780>
    b864:	ldr	r8, [sp, #12]
    b868:	ldr	r1, [r8, r6, lsl #2]
    b86c:	ldr	r0, [r1]
    b870:	bl	8fc4 <execvp@plt>
    b874:	ldr	r3, [r8, r6, lsl #2]
    b878:	ldr	r4, [r3]
    b87c:	bl	91bc <__errno_location@plt>
    b880:	ldr	r0, [r0]
    b884:	bl	8f04 <strerror@plt>
    b888:	mov	r1, r4
    b88c:	mov	r3, #0
    b890:	movw	r4, #32
    b894:	movt	r4, #2
    b898:	mov	r2, r0
    b89c:	movw	r0, #14704	; 0x3970
    b8a0:	movt	r0, #1
    b8a4:	bl	b41c <fputs@plt+0x2254>
    b8a8:	ldr	r3, [r8, r6, lsl #2]
    b8ac:	movw	r1, #14336	; 0x3800
    b8b0:	movt	r1, #1
    b8b4:	ldr	r0, [r3]
    b8b8:	bl	91a4 <strcmp@plt>
    b8bc:	cmp	r0, #0
    b8c0:	beq	b928 <fputs@plt+0x2760>
    b8c4:	ldr	r0, [r4]
    b8c8:	bl	9000 <fflush@plt>
    b8cc:	mov	r0, #255	; 0xff
    b8d0:	bl	8fdc <_exit@plt>
    b8d4:	bl	9060 <close@plt>
    b8d8:	cmp	r0, #0
    b8dc:	bge	b8ec <fputs@plt+0x2724>
    b8e0:	movw	r0, #14692	; 0x3964
    b8e4:	movt	r0, #1
    b8e8:	bl	b540 <fputs@plt+0x2378>
    b8ec:	mov	r0, sl
    b8f0:	bl	9108 <dup@plt>
    b8f4:	cmp	r0, #0
    b8f8:	bge	b908 <fputs@plt+0x2740>
    b8fc:	movw	r0, #14700	; 0x396c
    b900:	movt	r0, #1
    b904:	bl	b540 <fputs@plt+0x2378>
    b908:	mov	r0, sl
    b90c:	bl	9060 <close@plt>
    b910:	cmp	r0, #0
    b914:	bge	b854 <fputs@plt+0x268c>
    b918:	movw	r0, #14692	; 0x3964
    b91c:	movt	r0, #1
    b920:	bl	b540 <fputs@plt+0x2378>
    b924:	b	b854 <fputs@plt+0x268c>
    b928:	movw	r0, #14728	; 0x3988
    b92c:	mov	r1, #1
    b930:	ldr	r3, [r4]
    b934:	mov	r2, #42	; 0x2a
    b938:	movt	r0, #1
    b93c:	bl	906c <fwrite@plt>
    b940:	b	b8c4 <fputs@plt+0x26fc>
    b944:	bl	90a8 <__stack_chk_fail@plt>
    b948:	mov	r0, #1
    b94c:	bl	9060 <close@plt>
    b950:	cmp	r0, #0
    b954:	bge	b964 <fputs@plt+0x279c>
    b958:	movw	r0, #14692	; 0x3964
    b95c:	movt	r0, #1
    b960:	bl	b540 <fputs@plt+0x2378>
    b964:	ldr	r0, [sp, #24]
    b968:	bl	9108 <dup@plt>
    b96c:	cmp	r0, #0
    b970:	bge	b980 <fputs@plt+0x27b8>
    b974:	movw	r0, #14700	; 0x396c
    b978:	movt	r0, #1
    b97c:	bl	b540 <fputs@plt+0x2378>
    b980:	ldr	r0, [sp, #24]
    b984:	bl	9060 <close@plt>
    b988:	cmp	r0, #0
    b98c:	bge	b99c <fputs@plt+0x27d4>
    b990:	movw	r0, #14692	; 0x3964
    b994:	movt	r0, #1
    b998:	bl	b540 <fputs@plt+0x2378>
    b99c:	ldr	r0, [sp, #20]
    b9a0:	bl	9060 <close@plt>
    b9a4:	cmp	r0, #0
    b9a8:	beq	b864 <fputs@plt+0x269c>
    b9ac:	movw	r0, #14692	; 0x3964
    b9b0:	movt	r0, #1
    b9b4:	bl	b540 <fputs@plt+0x2378>
    b9b8:	b	b864 <fputs@plt+0x269c>
    b9bc:	movw	r2, #14632	; 0x3928
    b9c0:	movt	r2, #2
    b9c4:	push	{r4, r5, r6, lr}
    b9c8:	movw	r4, #32
    b9cc:	ldr	r3, [r2]
    b9d0:	sub	sp, sp, #8
    b9d4:	mov	r6, r0
    b9d8:	mov	r5, r1
    b9dc:	cmp	r3, #0
    b9e0:	movt	r4, #2
    b9e4:	beq	b9fc <fputs@plt+0x2834>
    b9e8:	movw	r2, #14828	; 0x39ec
    b9ec:	ldr	r0, [r4]
    b9f0:	movt	r2, #1
    b9f4:	mov	r1, #1
    b9f8:	bl	90b4 <__fprintf_chk@plt>
    b9fc:	mov	r3, r6
    ba00:	mov	r1, #1
    ba04:	ldr	r0, [r4]
    ba08:	movw	r2, #14836	; 0x39f4
    ba0c:	str	r5, [sp]
    ba10:	movt	r2, #1
    ba14:	bl	90b4 <__fprintf_chk@plt>
    ba18:	ldr	r0, [r4]
    ba1c:	bl	9000 <fflush@plt>
    ba20:	bl	8f10 <abort@plt>
    ba24:	mov	r3, #0
    ba28:	mov	r2, r3
    ba2c:	strb	r2, [r0, r3]
    ba30:	add	r3, r3, #1
    ba34:	cmp	r3, #256	; 0x100
    ba38:	bne	ba2c <fputs@plt+0x2864>
    ba3c:	bx	lr
    ba40:	mov	r3, #0
    ba44:	mov	r2, r3
    ba48:	strb	r2, [r0, r3]
    ba4c:	add	r3, r3, #1
    ba50:	cmp	r3, #256	; 0x100
    ba54:	bne	ba48 <fputs@plt+0x2880>
    ba58:	bx	lr
    ba5c:	mov	r3, #0
    ba60:	mov	r2, r3
    ba64:	strb	r2, [r0, r3]
    ba68:	add	r3, r3, #1
    ba6c:	cmp	r3, #256	; 0x100
    ba70:	bne	ba64 <fputs@plt+0x289c>
    ba74:	ldrb	r3, [r1]
    ba78:	cmp	r3, #0
    ba7c:	bxeq	lr
    ba80:	mov	r2, #1
    ba84:	strb	r2, [r0, r3]
    ba88:	ldrb	r3, [r1, #1]!
    ba8c:	cmp	r3, #0
    ba90:	bne	ba84 <fputs@plt+0x28bc>
    ba94:	bx	lr
    ba98:	mov	r3, #0
    ba9c:	mov	r2, r3
    baa0:	strb	r2, [r0, r3]
    baa4:	add	r3, r3, #1
    baa8:	cmp	r3, #256	; 0x100
    baac:	bne	baa0 <fputs@plt+0x28d8>
    bab0:	ldrb	r3, [r1]
    bab4:	cmp	r3, #0
    bab8:	bxeq	lr
    babc:	mov	r2, #1
    bac0:	strb	r2, [r0, r3]
    bac4:	ldrb	r3, [r1, #1]!
    bac8:	cmp	r3, #0
    bacc:	bne	bac0 <fputs@plt+0x28f8>
    bad0:	bx	lr
    bad4:	bx	lr
    bad8:	mov	r3, #0
    badc:	mov	ip, #1
    bae0:	ldrb	r2, [r1, r3]
    bae4:	cmp	r2, #0
    bae8:	strbne	ip, [r0, r3]
    baec:	add	r3, r3, #1
    baf0:	cmp	r3, #256	; 0x100
    baf4:	bne	bae0 <fputs@plt+0x2918>
    baf8:	bx	lr
    bafc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bb00:	movw	fp, #8516	; 0x2144
    bb04:	movt	fp, #2
    bb08:	sub	sp, sp, #28
    bb0c:	ldr	r4, [fp]
    bb10:	str	r0, [sp, #20]
    bb14:	cmp	r4, #0
    bb18:	bne	bd48 <fputs@plt+0x2b80>
    bb1c:	add	r3, fp, #1792	; 0x700
    bb20:	str	r3, [sp, #12]
    bb24:	add	ip, fp, #2048	; 0x800
    bb28:	add	r3, fp, #2304	; 0x900
    bb2c:	str	ip, [sp, #4]
    bb30:	add	ip, fp, #2560	; 0xa00
    bb34:	str	r3, [sp, #16]
    bb38:	add	sl, fp, #1024	; 0x400
    bb3c:	ldr	r3, [sp, #12]
    bb40:	add	r9, fp, #1280	; 0x500
    bb44:	str	ip, [sp, #8]
    bb48:	add	r8, fp, #1536	; 0x600
    bb4c:	ldr	ip, [sp, #4]
    bb50:	add	r3, r3, #4
    bb54:	str	r3, [sp, #12]
    bb58:	mov	r7, fp
    bb5c:	ldr	r3, [sp, #16]
    bb60:	add	ip, ip, #4
    bb64:	str	ip, [sp, #4]
    bb68:	add	sl, sl, #4
    bb6c:	ldr	ip, [sp, #8]
    bb70:	add	r3, r3, #4
    bb74:	str	r3, [sp, #16]
    bb78:	mov	r3, #1
    bb7c:	add	ip, ip, #4
    bb80:	add	r9, r9, #4
    bb84:	add	r8, r8, #4
    bb88:	str	ip, [sp, #8]
    bb8c:	mov	r5, r4
    bb90:	mov	r6, r3
    bb94:	add	fp, fp, #772	; 0x304
    bb98:	str	r3, [r7], #4
    bb9c:	b	bd00 <fputs@plt+0x2b38>
    bba0:	bl	9090 <__ctype_b_loc@plt>
    bba4:	lsl	r3, r4, #1
    bba8:	sub	ip, r4, #48	; 0x30
    bbac:	str	ip, [sp]
    bbb0:	ldr	ip, [sp, #8]
    bbb4:	mov	r2, #1
    bbb8:	ldr	r1, [r0]
    bbbc:	ldrh	r1, [r1, r3]
    bbc0:	and	r1, r1, #1024	; 0x400
    bbc4:	uxth	r1, r1
    bbc8:	cmp	r1, #0
    bbcc:	movne	r1, r6
    bbd0:	strb	r1, [ip, r4]
    bbd4:	ldr	r1, [r0]
    bbd8:	ldr	ip, [sp]
    bbdc:	ldrh	r1, [r1, r3]
    bbe0:	and	r1, r1, #256	; 0x100
    bbe4:	uxth	r1, r1
    bbe8:	cmp	r1, #0
    bbec:	movne	r1, r6
    bbf0:	strb	r1, [r7, r4]
    bbf4:	ldr	r1, [r0]
    bbf8:	ldrh	r1, [r1, r3]
    bbfc:	and	r1, r1, #512	; 0x200
    bc00:	uxth	r1, r1
    bc04:	cmp	r1, #0
    bc08:	movne	r1, r6
    bc0c:	cmp	ip, #10
    bc10:	ldr	ip, [pc, #316]	; bd54 <fputs@plt+0x2b8c>
    bc14:	strb	r1, [ip, r4]
    bc18:	add	ip, ip, #256	; 0x100
    bc1c:	movcc	r1, r6
    bc20:	movcs	r1, r5
    bc24:	strb	r1, [ip, r4]
    bc28:	ldr	r1, [r0]
    bc2c:	ldr	ip, [sp, #12]
    bc30:	ldrh	r1, [r1, r3]
    bc34:	and	r1, r1, #4096	; 0x1000
    bc38:	uxth	r1, r1
    bc3c:	cmp	r1, #0
    bc40:	movne	r1, r6
    bc44:	strb	r1, [fp, r4]
    bc48:	ldr	r1, [r0]
    bc4c:	ldrh	r1, [r1, r3]
    bc50:	and	r1, r1, #8192	; 0x2000
    bc54:	uxth	r1, r1
    bc58:	cmp	r1, #0
    bc5c:	movne	r1, r6
    bc60:	strb	r1, [sl, r4]
    bc64:	ldr	r1, [r0]
    bc68:	ldrh	r1, [r1, r3]
    bc6c:	and	r1, r1, #4
    bc70:	uxth	r1, r1
    bc74:	cmp	r1, #0
    bc78:	movne	r1, r6
    bc7c:	strb	r1, [r9, r4]
    bc80:	ldr	r1, [r0]
    bc84:	ldrh	r1, [r1, r3]
    bc88:	and	r1, r1, #8
    bc8c:	uxth	r1, r1
    bc90:	cmp	r1, #0
    bc94:	movne	r1, r6
    bc98:	strb	r1, [r8, r4]
    bc9c:	ldr	r1, [r0]
    bca0:	ldrh	r1, [r1, r3]
    bca4:	and	r1, r1, #16384	; 0x4000
    bca8:	uxth	r1, r1
    bcac:	cmp	r1, #0
    bcb0:	movne	r1, r6
    bcb4:	strb	r1, [ip, r4]
    bcb8:	ldr	r1, [r0]
    bcbc:	ldr	ip, [sp, #4]
    bcc0:	ldrh	r1, [r1, r3]
    bcc4:	and	r1, r1, #32768	; 0x8000
    bcc8:	uxth	r1, r1
    bccc:	cmp	r1, #0
    bcd0:	movne	r1, r6
    bcd4:	strb	r1, [ip, r4]
    bcd8:	ldr	r1, [r0]
    bcdc:	ldrh	r3, [r1, r3]
    bce0:	tst	r3, #2
    bce4:	bne	bcec <fputs@plt+0x2b24>
    bce8:	mov	r2, #0
    bcec:	ldr	r3, [sp, #16]
    bcf0:	strb	r2, [r3, r4]
    bcf4:	add	r4, r4, #1
    bcf8:	cmp	r4, #256	; 0x100
    bcfc:	beq	bd48 <fputs@plt+0x2b80>
    bd00:	bics	r3, r4, #127	; 0x7f
    bd04:	beq	bba0 <fputs@plt+0x29d8>
    bd08:	ldr	ip, [sp, #8]
    bd0c:	ldr	r3, [pc, #64]	; bd54 <fputs@plt+0x2b8c>
    bd10:	strb	r5, [r7, r4]
    bd14:	strb	r5, [ip, r4]
    bd18:	add	ip, r3, #256	; 0x100
    bd1c:	strb	r5, [r3, r4]
    bd20:	strb	r5, [ip, r4]
    bd24:	ldr	r3, [sp, #12]
    bd28:	ldr	ip, [sp, #4]
    bd2c:	strb	r5, [fp, r4]
    bd30:	strb	r5, [sl, r4]
    bd34:	strb	r5, [r9, r4]
    bd38:	strb	r5, [r8, r4]
    bd3c:	strb	r5, [r3, r4]
    bd40:	strb	r5, [ip, r4]
    bd44:	b	bce8 <fputs@plt+0x2b20>
    bd48:	ldr	r0, [sp, #20]
    bd4c:	add	sp, sp, #28
    bd50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bd54:	andeq	r2, r2, r8, asr #4
    bd58:	push	{r4, lr}
    bd5c:	mov	r4, r0
    bd60:	movw	r0, #14880	; 0x3a20
    bd64:	movt	r0, #1
    bd68:	bl	8f64 <getenv@plt>
    bd6c:	cmp	r0, #0
    bd70:	movwne	r3, #61700	; 0xf104
    bd74:	movtne	r3, #1
    bd78:	strne	r0, [r3]
    bd7c:	mov	r0, r4
    bd80:	pop	{r4, pc}
    bd84:	cmp	r1, #0
    bd88:	movw	r3, #14900	; 0x3a34
    bd8c:	movt	r3, #1
    bd90:	mov	ip, #1
    bd94:	str	ip, [r0]
    bd98:	moveq	r1, r3
    bd9c:	str	r1, [r0, #8]
    bda0:	bx	lr
    bda4:	mov	r2, #0
    bda8:	str	r2, [r0]
    bdac:	bx	lr
    bdb0:	mov	r2, #3
    bdb4:	str	r1, [r0, #8]
    bdb8:	str	r2, [r0]
    bdbc:	bx	lr
    bdc0:	mov	r2, #4
    bdc4:	str	r1, [r0, #8]
    bdc8:	str	r2, [r0]
    bdcc:	bx	lr
    bdd0:	mov	r2, #2
    bdd4:	strb	r1, [r0, #8]
    bdd8:	str	r2, [r0]
    bddc:	bx	lr
    bde0:	mov	r2, #2
    bde4:	strb	r1, [r0, #8]
    bde8:	str	r2, [r0]
    bdec:	bx	lr
    bdf0:	mov	r2, #5
    bdf4:	vstr	d0, [r0, #8]
    bdf8:	str	r2, [r0]
    bdfc:	bx	lr
    be00:	ldr	r0, [r0]
    be04:	rsbs	r0, r0, #1
    be08:	movcc	r0, #0
    be0c:	bx	lr
    be10:	ldr	r3, [r0]
    be14:	push	{r4, r5, lr}
    be18:	sub	r3, r3, #1
    be1c:	sub	sp, sp, #12
    be20:	cmp	r3, #4
    be24:	ldrls	pc, [pc, r3, lsl #2]
    be28:	b	be64 <fputs@plt+0x2c9c>
    be2c:	andeq	fp, r0, ip, lsl #29
    be30:	andeq	fp, r0, r8, lsr #29
    be34:	andeq	fp, r0, r4, asr #29
    be38:	andeq	fp, r0, ip, ror #28
    be3c:	andeq	fp, r0, r0, asr #28
    be40:	ldrd	r4, [r0, #8]
    be44:	movw	r3, #32
    be48:	movt	r3, #2
    be4c:	movw	r2, #14908	; 0x3a3c
    be50:	mov	r1, #1
    be54:	movt	r2, #1
    be58:	ldr	r0, [r3]
    be5c:	strd	r4, [sp]
    be60:	bl	90b4 <__fprintf_chk@plt>
    be64:	add	sp, sp, #12
    be68:	pop	{r4, r5, pc}
    be6c:	ldr	r0, [r0, #8]
    be70:	bl	10c20 <fputs@plt+0x7a58>
    be74:	movw	r3, #32
    be78:	movt	r3, #2
    be7c:	ldr	r1, [r3]
    be80:	add	sp, sp, #12
    be84:	pop	{r4, r5, lr}
    be88:	b	91c8 <fputs@plt>
    be8c:	movw	r3, #32
    be90:	movt	r3, #2
    be94:	ldr	r0, [r0, #8]
    be98:	ldr	r1, [r3]
    be9c:	add	sp, sp, #12
    bea0:	pop	{r4, r5, lr}
    bea4:	b	91c8 <fputs@plt>
    bea8:	movw	r3, #32
    beac:	movt	r3, #2
    beb0:	ldrb	r0, [r0, #8]
    beb4:	ldr	r1, [r3]
    beb8:	add	sp, sp, #12
    bebc:	pop	{r4, r5, lr}
    bec0:	b	9180 <_IO_putc@plt>
    bec4:	ldr	r0, [r0, #8]
    bec8:	bl	10b98 <fputs@plt+0x79d0>
    becc:	movw	r3, #32
    bed0:	movt	r3, #2
    bed4:	ldr	r1, [r3]
    bed8:	add	sp, sp, #12
    bedc:	pop	{r4, r5, lr}
    bee0:	b	91c8 <fputs@plt>
    bee4:	push	{r4, r5, r6, r7, r8, lr}
    bee8:	subs	r4, r0, #0
    beec:	mov	r6, r1
    bef0:	mov	r7, r2
    bef4:	mov	r8, r3
    bef8:	beq	c030 <fputs@plt+0x2e68>
    befc:	movw	r5, #32
    bf00:	movt	r5, #2
    bf04:	ldrb	r0, [r4]
    bf08:	cmp	r0, #0
    bf0c:	beq	bf8c <fputs@plt+0x2dc4>
    bf10:	cmp	r0, #37	; 0x25
    bf14:	bne	bfe4 <fputs@plt+0x2e1c>
    bf18:	ldrb	ip, [r4, #1]
    bf1c:	add	r4, r4, #2
    bf20:	sub	ip, ip, #37	; 0x25
    bf24:	cmp	ip, #14
    bf28:	ldrls	pc, [pc, ip, lsl #2]
    bf2c:	b	bfd0 <fputs@plt+0x2e08>
    bf30:	andeq	fp, r0, r0, asr #31
    bf34:	ldrdeq	fp, [r0], -r0
    bf38:	ldrdeq	fp, [r0], -r0
    bf3c:	ldrdeq	fp, [r0], -r0
    bf40:	ldrdeq	fp, [r0], -r0
    bf44:	ldrdeq	fp, [r0], -r0
    bf48:	ldrdeq	fp, [r0], -r0
    bf4c:	ldrdeq	fp, [r0], -r0
    bf50:	ldrdeq	fp, [r0], -r0
    bf54:	ldrdeq	fp, [r0], -r0
    bf58:	ldrdeq	fp, [r0], -r0
    bf5c:	ldrdeq	fp, [r0], -r0
    bf60:	andeq	fp, r0, r8, lsr #31
    bf64:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    bf68:	andeq	fp, r0, ip, ror #30
    bf6c:	ldr	r3, [r8]
    bf70:	cmp	r3, #0
    bf74:	beq	bff4 <fputs@plt+0x2e2c>
    bf78:	mov	r0, r8
    bf7c:	bl	be10 <fputs@plt+0x2c48>
    bf80:	ldrb	r0, [r4]
    bf84:	cmp	r0, #0
    bf88:	bne	bf10 <fputs@plt+0x2d48>
    bf8c:	pop	{r4, r5, r6, r7, r8, pc}
    bf90:	ldr	r3, [r7]
    bf94:	cmp	r3, #0
    bf98:	beq	c01c <fputs@plt+0x2e54>
    bf9c:	mov	r0, r7
    bfa0:	bl	be10 <fputs@plt+0x2c48>
    bfa4:	b	bf04 <fputs@plt+0x2d3c>
    bfa8:	ldr	r3, [r6]
    bfac:	cmp	r3, #0
    bfb0:	beq	c008 <fputs@plt+0x2e40>
    bfb4:	mov	r0, r6
    bfb8:	bl	be10 <fputs@plt+0x2c48>
    bfbc:	b	bf04 <fputs@plt+0x2d3c>
    bfc0:	ldr	r1, [r5]
    bfc4:	mov	r0, #37	; 0x25
    bfc8:	bl	90c0 <fputc@plt>
    bfcc:	b	bf04 <fputs@plt+0x2d3c>
    bfd0:	movw	r1, #14912	; 0x3a40
    bfd4:	mov	r0, #121	; 0x79
    bfd8:	movt	r1, #1
    bfdc:	bl	b9bc <fputs@plt+0x27f4>
    bfe0:	b	bf04 <fputs@plt+0x2d3c>
    bfe4:	ldr	r1, [r5]
    bfe8:	add	r4, r4, #1
    bfec:	bl	9180 <_IO_putc@plt>
    bff0:	b	bf04 <fputs@plt+0x2d3c>
    bff4:	movw	r1, #14912	; 0x3a40
    bff8:	mov	r0, #117	; 0x75
    bffc:	movt	r1, #1
    c000:	bl	b9bc <fputs@plt+0x27f4>
    c004:	b	bf78 <fputs@plt+0x2db0>
    c008:	movw	r1, #14912	; 0x3a40
    c00c:	mov	r0, #109	; 0x6d
    c010:	movt	r1, #1
    c014:	bl	b9bc <fputs@plt+0x27f4>
    c018:	b	bfb4 <fputs@plt+0x2dec>
    c01c:	movw	r1, #14912	; 0x3a40
    c020:	mov	r0, #113	; 0x71
    c024:	movt	r1, #1
    c028:	bl	b9bc <fputs@plt+0x27f4>
    c02c:	b	bf9c <fputs@plt+0x2dd4>
    c030:	movw	r1, #14912	; 0x3a40
    c034:	mov	r0, #99	; 0x63
    c038:	movt	r1, #1
    c03c:	bl	b9bc <fputs@plt+0x27f4>
    c040:	b	befc <fputs@plt+0x2d34>
    c044:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c048:	movw	ip, #14632	; 0x3928
    c04c:	sub	sp, sp, #20
    c050:	movt	ip, #2
    c054:	movw	r4, #32
    c058:	mov	r5, r0
    c05c:	str	r1, [sp, #12]
    c060:	mov	sl, r2
    c064:	ldr	r1, [ip]
    c068:	mov	r6, r3
    c06c:	ldr	fp, [sp, #56]	; 0x38
    c070:	movt	r4, #2
    c074:	cmp	r1, #0
    c078:	ldr	r9, [sp, #60]	; 0x3c
    c07c:	ldr	r8, [sp, #64]	; 0x40
    c080:	ldr	r7, [sp, #68]	; 0x44
    c084:	beq	c0a4 <fputs@plt+0x2edc>
    c088:	mov	r3, r1
    c08c:	movw	r2, #14944	; 0x3a60
    c090:	mov	r1, #1
    c094:	ldr	r0, [r4]
    c098:	movt	r2, #1
    c09c:	bl	90b4 <__fprintf_chk@plt>
    c0a0:	mov	r1, #1
    c0a4:	mvn	r3, sl
    c0a8:	cmp	r5, #0
    c0ac:	lsr	r3, r3, #31
    c0b0:	moveq	r3, #0
    c0b4:	cmp	r3, #0
    c0b8:	beq	c10c <fputs@plt+0x2f44>
    c0bc:	mov	r0, r5
    c0c0:	movw	r1, #14424	; 0x3858
    c0c4:	movt	r1, #1
    c0c8:	bl	91a4 <strcmp@plt>
    c0cc:	movw	r3, #14924	; 0x3a4c
    c0d0:	ldr	r2, [sp, #12]
    c0d4:	movt	r3, #1
    c0d8:	cmp	r0, #0
    c0dc:	ldr	r0, [r4]
    c0e0:	moveq	r5, r3
    c0e4:	cmp	r2, #0
    c0e8:	mov	r3, r5
    c0ec:	beq	c1a0 <fputs@plt+0x2fd8>
    c0f0:	str	r2, [sp]
    c0f4:	mov	r1, #1
    c0f8:	movw	r2, #14948	; 0x3a64
    c0fc:	str	sl, [sp, #4]
    c100:	movt	r2, #1
    c104:	bl	90b4 <__fprintf_chk@plt>
    c108:	mov	r1, #1
    c10c:	cmp	r6, #0
    c110:	beq	c184 <fputs@plt+0x2fbc>
    c114:	cmp	r6, #2
    c118:	beq	c15c <fputs@plt+0x2f94>
    c11c:	cmp	r1, #0
    c120:	bne	c174 <fputs@plt+0x2fac>
    c124:	mov	r2, r8
    c128:	mov	r3, r7
    c12c:	mov	r0, fp
    c130:	mov	r1, r9
    c134:	bl	bee4 <fputs@plt+0x2d1c>
    c138:	ldr	r1, [r4]
    c13c:	mov	r0, #10
    c140:	bl	90c0 <fputc@plt>
    c144:	ldr	r0, [r4]
    c148:	bl	9000 <fflush@plt>
    c14c:	cmp	r6, #2
    c150:	beq	c1bc <fputs@plt+0x2ff4>
    c154:	add	sp, sp, #20
    c158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c15c:	movw	r0, #14968	; 0x3a78
    c160:	mov	r1, #1
    c164:	movt	r0, #1
    c168:	mov	r2, #12
    c16c:	ldr	r3, [r4]
    c170:	bl	906c <fwrite@plt>
    c174:	ldr	r1, [r4]
    c178:	mov	r0, #32
    c17c:	bl	90c0 <fputc@plt>
    c180:	b	c124 <fputs@plt+0x2f5c>
    c184:	movw	r0, #14984	; 0x3a88
    c188:	mov	r1, #1
    c18c:	mov	r2, #8
    c190:	ldr	r3, [r4]
    c194:	movt	r0, #1
    c198:	bl	906c <fwrite@plt>
    c19c:	b	c174 <fputs@plt+0x2fac>
    c1a0:	mov	r1, #1
    c1a4:	str	sl, [sp]
    c1a8:	movw	r2, #14960	; 0x3a70
    c1ac:	movt	r2, #1
    c1b0:	bl	90b4 <__fprintf_chk@plt>
    c1b4:	mov	r1, #1
    c1b8:	b	c10c <fputs@plt+0x2f44>
    c1bc:	add	sp, sp, #20
    c1c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c1c4:	b	c36c <fputs@plt+0x31a4>
    c1c8:	push	{r4, r5, r6, lr}
    c1cc:	movw	ip, #11560	; 0x2d28
    c1d0:	sub	sp, sp, #16
    c1d4:	movt	ip, #2
    c1d8:	movw	r4, #11364	; 0x2c64
    c1dc:	movw	lr, #11360	; 0x2c60
    c1e0:	movt	r4, #2
    c1e4:	movt	lr, #2
    c1e8:	ldr	r6, [r4]
    c1ec:	mov	r4, r0
    c1f0:	ldr	r5, [lr]
    c1f4:	ldr	lr, [ip]
    c1f8:	ldr	ip, [sp, #32]
    c1fc:	mov	r0, r6
    c200:	str	r1, [sp]
    c204:	mov	r1, r5
    c208:	str	r2, [sp, #4]
    c20c:	mov	r2, lr
    c210:	str	r3, [sp, #8]
    c214:	mov	r3, r4
    c218:	str	ip, [sp, #12]
    c21c:	bl	c044 <fputs@plt+0x2e7c>
    c220:	add	sp, sp, #16
    c224:	pop	{r4, r5, r6, pc}
    c228:	push	{lr}		; (str lr, [sp, #-4]!)
    c22c:	sub	sp, sp, #12
    c230:	mov	lr, r1
    c234:	mov	ip, r2
    c238:	mov	r1, r0
    c23c:	str	r3, [sp]
    c240:	mov	r2, lr
    c244:	mov	r0, #1
    c248:	mov	r3, ip
    c24c:	bl	c1c8 <fputs@plt+0x3000>
    c250:	add	sp, sp, #12
    c254:	pop	{pc}		; (ldr pc, [sp], #4)
    c258:	push	{lr}		; (str lr, [sp, #-4]!)
    c25c:	sub	sp, sp, #12
    c260:	mov	lr, r1
    c264:	mov	ip, r2
    c268:	mov	r1, r0
    c26c:	str	r3, [sp]
    c270:	mov	r2, lr
    c274:	mov	r0, #0
    c278:	mov	r3, ip
    c27c:	bl	c1c8 <fputs@plt+0x3000>
    c280:	add	sp, sp, #12
    c284:	pop	{pc}		; (ldr pc, [sp], #4)
    c288:	push	{lr}		; (str lr, [sp, #-4]!)
    c28c:	sub	sp, sp, #12
    c290:	mov	lr, r1
    c294:	mov	ip, r2
    c298:	mov	r1, r0
    c29c:	str	r3, [sp]
    c2a0:	mov	r2, lr
    c2a4:	mov	r0, #2
    c2a8:	mov	r3, ip
    c2ac:	bl	c1c8 <fputs@plt+0x3000>
    c2b0:	add	sp, sp, #12
    c2b4:	pop	{pc}		; (ldr pc, [sp], #4)
    c2b8:	push	{r4, lr}
    c2bc:	sub	sp, sp, #16
    c2c0:	mov	r4, r1
    c2c4:	mov	r1, #0
    c2c8:	ldr	lr, [sp, #24]
    c2cc:	ldr	ip, [sp, #28]
    c2d0:	str	r2, [sp]
    c2d4:	mov	r2, r4
    c2d8:	str	r3, [sp, #4]
    c2dc:	mov	r3, #1
    c2e0:	str	lr, [sp, #8]
    c2e4:	str	ip, [sp, #12]
    c2e8:	bl	c044 <fputs@plt+0x2e7c>
    c2ec:	add	sp, sp, #16
    c2f0:	pop	{r4, pc}
    c2f4:	push	{r4, lr}
    c2f8:	sub	sp, sp, #16
    c2fc:	mov	r4, r1
    c300:	mov	r1, #0
    c304:	ldr	lr, [sp, #24]
    c308:	ldr	ip, [sp, #28]
    c30c:	str	r2, [sp]
    c310:	mov	r2, r4
    c314:	str	r3, [sp, #4]
    c318:	mov	r3, r1
    c31c:	str	lr, [sp, #8]
    c320:	str	ip, [sp, #12]
    c324:	bl	c044 <fputs@plt+0x2e7c>
    c328:	add	sp, sp, #16
    c32c:	pop	{r4, pc}
    c330:	push	{r4, lr}
    c334:	sub	sp, sp, #16
    c338:	mov	r4, r1
    c33c:	mov	r1, #0
    c340:	ldr	lr, [sp, #24]
    c344:	ldr	ip, [sp, #28]
    c348:	str	r2, [sp]
    c34c:	mov	r2, r4
    c350:	str	r3, [sp, #4]
    c354:	mov	r3, #2
    c358:	str	lr, [sp, #8]
    c35c:	str	ip, [sp, #12]
    c360:	bl	c044 <fputs@plt+0x2e7c>
    c364:	add	sp, sp, #16
    c368:	pop	{r4, pc}
    c36c:	push	{r3, lr}
    c370:	mov	r0, #3
    c374:	bl	91b0 <exit@plt>
    c378:	bx	lr
    c37c:	push	{r3, r4, r5, lr}
    c380:	subs	r4, r0, #0
    c384:	beq	c3f4 <fputs@plt+0x322c>
    c388:	ldrb	r3, [r4]
    c38c:	movw	r5, #9544	; 0x2548
    c390:	movt	r5, #2
    c394:	ldrb	r3, [r5, r3]
    c398:	cmp	r3, #0
    c39c:	beq	c3bc <fputs@plt+0x31f4>
    c3a0:	add	r3, r4, #1
    c3a4:	mov	r4, r3
    c3a8:	add	r3, r3, #1
    c3ac:	ldrb	r2, [r4]
    c3b0:	ldrb	r2, [r5, r2]
    c3b4:	cmp	r2, #0
    c3b8:	bne	c3a4 <fputs@plt+0x31dc>
    c3bc:	mov	r0, r4
    c3c0:	mov	r1, #0
    c3c4:	bl	8f88 <strchr@plt>
    c3c8:	cmp	r0, r4
    c3cc:	bls	c3ec <fputs@plt+0x3224>
    c3d0:	ldrb	r3, [r0, #-1]
    c3d4:	ldrb	r3, [r5, r3]
    c3d8:	cmp	r3, #0
    c3dc:	beq	c3ec <fputs@plt+0x3224>
    c3e0:	sub	r0, r0, #1
    c3e4:	cmp	r0, r4
    c3e8:	bne	c3d0 <fputs@plt+0x3208>
    c3ec:	mov	r3, #0
    c3f0:	strb	r3, [r0]
    c3f4:	mov	r0, r4
    c3f8:	pop	{r3, r4, r5, pc}
    c3fc:	ldr	r1, [r0, #56]	; 0x38
    c400:	push	{r3, r4, r5, r6, r7, lr}
    c404:	cmp	r1, #0
    c408:	ldr	r3, [pc, #276]	; c524 <fputs@plt+0x335c>
    c40c:	mov	r6, r0
    c410:	movgt	r4, #0
    c414:	movgt	r5, r4
    c418:	str	r3, [r0]
    c41c:	ldr	r3, [r0, #52]	; 0x34
    c420:	ble	c450 <fputs@plt+0x3288>
    c424:	add	r2, r3, r4
    c428:	add	r5, r5, #1
    c42c:	add	r4, r4, #36	; 0x24
    c430:	ldr	r0, [r2, #32]
    c434:	cmp	r0, #0
    c438:	beq	c448 <fputs@plt+0x3280>
    c43c:	bl	90e4 <_ZdaPv@plt>
    c440:	ldr	r3, [r6, #52]	; 0x34
    c444:	ldr	r1, [r6, #56]	; 0x38
    c448:	cmp	r1, r5
    c44c:	bgt	c424 <fputs@plt+0x325c>
    c450:	cmp	r3, #0
    c454:	beq	c460 <fputs@plt+0x3298>
    c458:	mov	r0, r3
    c45c:	bl	90e4 <_ZdaPv@plt>
    c460:	ldr	r0, [r6, #44]	; 0x2c
    c464:	cmp	r0, #0
    c468:	beq	c470 <fputs@plt+0x32a8>
    c46c:	bl	90e4 <_ZdaPv@plt>
    c470:	ldr	r3, [r6, #8]
    c474:	cmp	r3, #0
    c478:	beq	c4c4 <fputs@plt+0x32fc>
    c47c:	mov	r5, #0
    c480:	movw	r7, #2012	; 0x7dc
    c484:	ldr	r0, [r3, r5]
    c488:	cmp	r0, #0
    c48c:	beq	c4a8 <fputs@plt+0x32e0>
    c490:	ldr	r4, [r0, #12]
    c494:	bl	11870 <_ZdlPv@@Base>
    c498:	cmp	r4, #0
    c49c:	mov	r0, r4
    c4a0:	bne	c490 <fputs@plt+0x32c8>
    c4a4:	ldr	r3, [r6, #8]
    c4a8:	add	r5, r5, #4
    c4ac:	cmp	r5, r7
    c4b0:	bne	c484 <fputs@plt+0x32bc>
    c4b4:	cmp	r3, #0
    c4b8:	beq	c4c4 <fputs@plt+0x32fc>
    c4bc:	mov	r0, r3
    c4c0:	bl	90e4 <_ZdaPv@plt>
    c4c4:	ldr	r0, [r6, #20]
    c4c8:	cmp	r0, #0
    c4cc:	beq	c4d4 <fputs@plt+0x330c>
    c4d0:	bl	90e4 <_ZdaPv@plt>
    c4d4:	ldr	r0, [r6, #24]
    c4d8:	cmp	r0, #0
    c4dc:	beq	c4e4 <fputs@plt+0x331c>
    c4e0:	bl	90e4 <_ZdaPv@plt>
    c4e4:	ldr	r4, [r6, #64]	; 0x40
    c4e8:	cmp	r4, #0
    c4ec:	beq	c51c <fputs@plt+0x3354>
    c4f0:	ldr	r0, [r4, #8]
    c4f4:	ldr	r3, [r4]
    c4f8:	cmp	r0, #0
    c4fc:	str	r3, [r6, #64]	; 0x40
    c500:	beq	c508 <fputs@plt+0x3340>
    c504:	bl	90e4 <_ZdaPv@plt>
    c508:	mov	r0, r4
    c50c:	bl	11870 <_ZdlPv@@Base>
    c510:	ldr	r4, [r6, #64]	; 0x40
    c514:	cmp	r4, #0
    c518:	bne	c4f0 <fputs@plt+0x3328>
    c51c:	mov	r0, r6
    c520:	pop	{r3, r4, r5, r6, r7, pc}
    c524:	andeq	r3, r1, r0, lsr #21
    c528:	push	{r4, lr}
    c52c:	mov	r4, r0
    c530:	bl	c3fc <fputs@plt+0x3234>
    c534:	mov	r0, r4
    c538:	bl	11870 <_ZdlPv@@Base>
    c53c:	mov	r0, r4
    c540:	pop	{r4, pc}
    c544:	cmp	r1, #0
    c548:	cmpge	r2, #0
    c54c:	push	{r3, r4, r5, r6, r7, lr}
    c550:	mov	r4, r1
    c554:	mov	r5, r2
    c558:	mov	r6, r0
    c55c:	ble	c5ac <fputs@plt+0x33e4>
    c560:	cmp	r4, #0
    c564:	beq	c5a4 <fputs@plt+0x33dc>
    c568:	add	r7, r5, r5, lsr #31
    c56c:	cmp	r6, #0
    c570:	asr	r7, r7, #1
    c574:	blt	c5f4 <fputs@plt+0x342c>
    c578:	movw	r0, #65535	; 0xffff
    c57c:	movt	r0, #32767	; 0x7fff
    c580:	rsb	r0, r7, r0
    c584:	mov	r1, r4
    c588:	bl	9120 <__aeabi_idiv@plt>
    c58c:	cmp	r6, r0
    c590:	bgt	c5c0 <fputs@plt+0x33f8>
    c594:	mla	r0, r4, r6, r7
    c598:	mov	r1, r5
    c59c:	bl	9120 <__aeabi_idiv@plt>
    c5a0:	pop	{r3, r4, r5, r6, r7, pc}
    c5a4:	mov	r0, r4
    c5a8:	pop	{r3, r4, r5, r6, r7, pc}
    c5ac:	movw	r1, #15120	; 0x3b10
    c5b0:	mov	r0, #236	; 0xec
    c5b4:	movt	r1, #1
    c5b8:	bl	b9bc <fputs@plt+0x27f4>
    c5bc:	b	c560 <fputs@plt+0x3398>
    c5c0:	vmov	s11, r6
    c5c4:	vcvt.f64.s32	d6, s11
    c5c8:	vmov	s11, r4
    c5cc:	vcvt.f64.s32	d7, s11
    c5d0:	vmov	s11, r5
    c5d4:	vmul.f64	d7, d6, d7
    c5d8:	vcvt.f64.s32	d6, s11
    c5dc:	vdiv.f64	d7, d7, d6
    c5e0:	vmov.f64	d6, #96	; 0x3f000000  0.5
    c5e4:	vadd.f64	d7, d7, d6
    c5e8:	vcvt.s32.f64	s13, d7
    c5ec:	vmov	r0, s13
    c5f0:	pop	{r3, r4, r5, r6, r7, pc}
    c5f4:	rsb	r0, r7, #-2147483648	; 0x80000000
    c5f8:	mov	r1, r4
    c5fc:	bl	9048 <__aeabi_uidiv@plt>
    c600:	rsb	r3, r6, #0
    c604:	cmp	r3, r0
    c608:	bls	c640 <fputs@plt+0x3478>
    c60c:	vmov	s15, r6
    c610:	vmov	s11, r4
    c614:	vcvt.f64.s32	d6, s15
    c618:	vcvt.f64.s32	d7, s11
    c61c:	vmov	s11, r5
    c620:	vmul.f64	d7, d6, d7
    c624:	vcvt.f64.s32	d6, s11
    c628:	vdiv.f64	d7, d7, d6
    c62c:	vmov.f64	d6, #96	; 0x3f000000  0.5
    c630:	vsub.f64	d7, d7, d6
    c634:	vcvt.s32.f64	s13, d7
    c638:	vmov	r0, s13
    c63c:	pop	{r3, r4, r5, r6, r7, pc}
    c640:	mul	r0, r4, r6
    c644:	mov	r1, r5
    c648:	rsb	r0, r7, r0
    c64c:	bl	9120 <__aeabi_idiv@plt>
    c650:	pop	{r3, r4, r5, r6, r7, pc}
    c654:	cmp	r1, #0
    c658:	cmpge	r2, #0
    c65c:	push	{r3, r4, r5, r6, r7, lr}
    c660:	mov	r4, r1
    c664:	mov	r5, r2
    c668:	mov	r6, r0
    c66c:	mov	r7, r3
    c670:	ble	c6d0 <fputs@plt+0x3508>
    c674:	cmp	r3, #0
    c678:	ble	c6d0 <fputs@plt+0x3508>
    c67c:	cmp	r4, #0
    c680:	beq	c6e8 <fputs@plt+0x3520>
    c684:	cmp	r6, #0
    c688:	blt	c6f0 <fputs@plt+0x3528>
    c68c:	vmov	s7, r6
    c690:	vldr	d7, [pc, #160]	; c738 <fputs@plt+0x3570>
    c694:	vmov	s9, r4
    c698:	vcvt.f64.s32	d5, s7
    c69c:	vmov	s7, r7
    c6a0:	vcvt.f64.s32	d6, s9
    c6a4:	vmul.f64	d5, d5, d6
    c6a8:	vmov	s13, r5
    c6ac:	vcvt.f64.s32	d4, s13
    c6b0:	vcvt.f64.s32	d6, s7
    c6b4:	vdiv.f64	d5, d5, d4
    c6b8:	vdiv.f64	d6, d6, d7
    c6bc:	vmov.f64	d7, #96	; 0x3f000000  0.5
    c6c0:	vmla.f64	d7, d5, d6
    c6c4:	vcvt.s32.f64	s9, d7
    c6c8:	vmov	r0, s9
    c6cc:	pop	{r3, r4, r5, r6, r7, pc}
    c6d0:	movw	r1, #15120	; 0x3b10
    c6d4:	mov	r0, #254	; 0xfe
    c6d8:	movt	r1, #1
    c6dc:	bl	b9bc <fputs@plt+0x27f4>
    c6e0:	cmp	r4, #0
    c6e4:	bne	c684 <fputs@plt+0x34bc>
    c6e8:	mov	r0, r4
    c6ec:	pop	{r3, r4, r5, r6, r7, pc}
    c6f0:	vmov	s13, r6
    c6f4:	vldr	d7, [pc, #60]	; c738 <fputs@plt+0x3570>
    c6f8:	vmov	s7, r4
    c6fc:	vcvt.f64.s32	d5, s13
    c700:	vcvt.f64.s32	d6, s7
    c704:	vmov	s7, r7
    c708:	vmul.f64	d5, d5, d6
    c70c:	vmov	s13, r5
    c710:	vcvt.f64.s32	d4, s13
    c714:	vcvt.f64.s32	d6, s7
    c718:	vdiv.f64	d5, d5, d4
    c71c:	vdiv.f64	d6, d6, d7
    c720:	vmov.f64	d7, #96	; 0x3f000000  0.5
    c724:	vnmls.f64	d7, d5, d6
    c728:	vcvt.s32.f64	s9, d7
    c72c:	vmov	r0, s9
    c730:	pop	{r3, r4, r5, r6, r7, pc}
    c734:	nop	{0}
    c738:	andeq	r0, r0, r0
    c73c:	addmi	r4, pc, r0
    c740:	push	{r4, lr}
    c744:	sub	sp, sp, #8
    c748:	ldr	lr, [r0, #4]
    c74c:	mov	r4, r1
    c750:	ldr	ip, [sp, #16]
    c754:	ldr	r1, [r0, #8]
    c758:	mov	r0, r2
    c75c:	str	r3, [sp]
    c760:	mov	r2, r4
    c764:	mov	r3, r0
    c768:	str	ip, [sp, #4]
    c76c:	mov	r0, lr
    c770:	bl	c2b8 <fputs@plt+0x30f0>
    c774:	add	sp, sp, #8
    c778:	pop	{r4, pc}
    c77c:	mov	ip, #1
    c780:	str	r1, [r0]
    c784:	str	r2, [r0, #4]
    c788:	mov	r1, #0
    c78c:	str	ip, [r0, #16]
    c790:	str	r1, [r0, #8]
    c794:	str	r1, [r0, #12]
    c798:	str	r1, [r0, #20]
    c79c:	str	r1, [r0, #24]
    c7a0:	bx	lr
    c7a4:	push	{r4, lr}
    c7a8:	mov	r4, r0
    c7ac:	ldr	r0, [r0, #24]
    c7b0:	cmp	r0, #0
    c7b4:	beq	c7bc <fputs@plt+0x35f4>
    c7b8:	bl	90e4 <_ZdaPv@plt>
    c7bc:	ldr	r0, [r4, #4]
    c7c0:	cmp	r0, #0
    c7c4:	beq	c7cc <fputs@plt+0x3604>
    c7c8:	bl	90e4 <_ZdaPv@plt>
    c7cc:	ldr	r0, [r4]
    c7d0:	cmp	r0, #0
    c7d4:	beq	c7dc <fputs@plt+0x3614>
    c7d8:	bl	8f4c <fclose@plt>
    c7dc:	mov	r0, r4
    c7e0:	pop	{r4, pc}
    c7e4:	movw	r1, #16
    c7e8:	movt	r1, #2
    c7ec:	ldr	r3, [r0]
    c7f0:	ldr	r2, [r1]
    c7f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c7f8:	cmp	r3, #0
    c7fc:	sub	sp, sp, #44	; 0x2c
    c800:	mov	r4, r0
    c804:	str	r1, [sp, #8]
    c808:	str	r2, [sp, #36]	; 0x24
    c80c:	beq	c978 <fputs@plt+0x37b0>
    c810:	ldr	r2, [r0, #24]
    c814:	cmp	r2, #0
    c818:	beq	c9a0 <fputs@plt+0x37d8>
    c81c:	mov	sl, #0
    c820:	movw	r9, #9544	; 0x2548
    c824:	movw	r5, #65232	; 0xfed0
    c828:	movw	r2, #11344	; 0x2c50
    c82c:	mov	r6, sl
    c830:	movt	r2, #2
    c834:	movt	r9, #2
    c838:	movt	r5, #1
    c83c:	str	r2, [sp, #12]
    c840:	b	c874 <fputs@plt+0x36ac>
    c844:	cmp	r0, #0
    c848:	blt	c8ec <fputs@plt+0x3724>
    c84c:	ldrb	r2, [r5, r0]
    c850:	cmp	r2, #0
    c854:	beq	c8ec <fputs@plt+0x3724>
    c858:	mov	r1, r0
    c85c:	add	r0, sp, #16
    c860:	bl	bdb0 <fputs@plt+0x2be8>
    c864:	ldr	r3, [r4, #20]
    c868:	cmp	r3, #0
    c86c:	beq	c950 <fputs@plt+0x3788>
    c870:	ldr	r3, [r4]
    c874:	mov	r0, r3
    c878:	bl	8f7c <_IO_getc@plt>
    c87c:	cmn	r0, #1
    c880:	mov	r8, r0
    c884:	bne	c844 <fputs@plt+0x367c>
    c888:	cmp	sl, #0
    c88c:	beq	c978 <fputs@plt+0x37b0>
    c890:	ldr	r3, [r4, #24]
    c894:	strb	r6, [r3, sl]
    c898:	ldr	r2, [r4, #24]
    c89c:	ldr	r3, [r4, #8]
    c8a0:	add	r3, r3, #1
    c8a4:	str	r3, [r4, #8]
    c8a8:	ldrb	r3, [r2]
    c8ac:	ldrb	r1, [r9, r3]
    c8b0:	cmp	r1, #0
    c8b4:	beq	c8c8 <fputs@plt+0x3700>
    c8b8:	ldrb	r3, [r2, #1]!
    c8bc:	ldrb	r1, [r9, r3]
    c8c0:	cmp	r1, #0
    c8c4:	bne	c8b8 <fputs@plt+0x36f0>
    c8c8:	cmp	r3, #0
    c8cc:	beq	c8e4 <fputs@plt+0x371c>
    c8d0:	ldr	r2, [r4, #16]
    c8d4:	cmp	r2, #0
    c8d8:	beq	c998 <fputs@plt+0x37d0>
    c8dc:	cmp	r3, #35	; 0x23
    c8e0:	bne	c998 <fputs@plt+0x37d0>
    c8e4:	mov	sl, #0
    c8e8:	b	c870 <fputs@plt+0x36a8>
    c8ec:	ldr	r0, [r4, #12]
    c8f0:	add	r7, sl, #1
    c8f4:	cmp	r7, r0
    c8f8:	bge	c914 <fputs@plt+0x374c>
    c8fc:	ldr	r2, [r4, #24]
    c900:	cmp	r8, #10
    c904:	strb	r8, [r2, sl]
    c908:	mov	sl, r7
    c90c:	bne	c870 <fputs@plt+0x36a8>
    c910:	b	c890 <fputs@plt+0x36c8>
    c914:	lsl	r0, r0, #1
    c918:	ldr	fp, [r4, #24]
    c91c:	bl	9078 <_Znaj@plt>
    c920:	ldr	r2, [r4, #12]
    c924:	mov	r1, fp
    c928:	str	r0, [r4, #24]
    c92c:	bl	9024 <memcpy@plt>
    c930:	cmp	fp, #0
    c934:	beq	c940 <fputs@plt+0x3778>
    c938:	mov	r0, fp
    c93c:	bl	90e4 <_ZdaPv@plt>
    c940:	ldr	r2, [r4, #12]
    c944:	lsl	r2, r2, #1
    c948:	str	r2, [r4, #12]
    c94c:	b	c8fc <fputs@plt+0x3734>
    c950:	ldr	r3, [sp, #12]
    c954:	movw	r1, #15132	; 0x3b1c
    c958:	mov	r0, r4
    c95c:	movt	r1, #1
    c960:	add	r2, sp, #16
    c964:	str	r3, [sp]
    c968:	movw	r3, #11344	; 0x2c50
    c96c:	movt	r3, #2
    c970:	bl	c740 <fputs@plt+0x3578>
    c974:	b	c870 <fputs@plt+0x36a8>
    c978:	mov	r0, #0
    c97c:	ldr	r1, [sp, #8]
    c980:	ldr	r2, [sp, #36]	; 0x24
    c984:	ldr	r3, [r1]
    c988:	cmp	r2, r3
    c98c:	bne	c9bc <fputs@plt+0x37f4>
    c990:	add	sp, sp, #44	; 0x2c
    c994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c998:	mov	r0, #1
    c99c:	b	c97c <fputs@plt+0x37b4>
    c9a0:	mov	r0, #128	; 0x80
    c9a4:	bl	9078 <_Znaj@plt>
    c9a8:	mov	r2, #128	; 0x80
    c9ac:	ldr	r3, [r4]
    c9b0:	str	r2, [r4, #12]
    c9b4:	str	r0, [r4, #24]
    c9b8:	b	c81c <fputs@plt+0x3654>
    c9bc:	bl	90a8 <__stack_chk_fail@plt>
    c9c0:	ldr	ip, [r0, #20]
    c9c4:	push	{r4}		; (str r4, [sp, #-4]!)
    c9c8:	cmp	ip, #0
    c9cc:	beq	c9d8 <fputs@plt+0x3810>
    c9d0:	pop	{r4}		; (ldr r4, [sp], #4)
    c9d4:	bx	lr
    c9d8:	pop	{r4}		; (ldr r4, [sp], #4)
    c9dc:	b	c740 <fputs@plt+0x3578>
    c9e0:	push	{r4, r5, lr}
    c9e4:	movw	r5, #16
    c9e8:	movt	r5, #2
    c9ec:	sub	sp, sp, #20
    c9f0:	ldr	r3, [r5]
    c9f4:	str	r3, [sp, #12]
    c9f8:	bl	11818 <fputs@plt+0x8650>
    c9fc:	subs	r4, r0, #0
    ca00:	beq	cb44 <fputs@plt+0x397c>
    ca04:	ldrb	r3, [r4]
    ca08:	cmp	r3, #99	; 0x63
    ca0c:	beq	ca48 <fputs@plt+0x3880>
    ca10:	mov	r0, r4
    ca14:	bl	12cc0 <_ZdlPv@@Base+0x1450>
    ca18:	cmp	r0, #0
    ca1c:	beq	caec <fputs@plt+0x3924>
    ca20:	add	r0, r4, #1
    ca24:	add	r1, sp, #4
    ca28:	mov	r2, #16
    ca2c:	bl	9030 <strtol@plt>
    ca30:	ldr	r2, [sp, #12]
    ca34:	ldr	r3, [r5]
    ca38:	cmp	r2, r3
    ca3c:	bne	cb4c <fputs@plt+0x3984>
    ca40:	add	sp, sp, #20
    ca44:	pop	{r4, r5, pc}
    ca48:	ldrb	r3, [r4, #1]
    ca4c:	cmp	r3, #104	; 0x68
    ca50:	bne	ca10 <fputs@plt+0x3848>
    ca54:	ldrb	r3, [r4, #2]
    ca58:	cmp	r3, #97	; 0x61
    ca5c:	bne	ca10 <fputs@plt+0x3848>
    ca60:	ldrb	r3, [r4, #3]
    ca64:	cmp	r3, #114	; 0x72
    ca68:	bne	ca10 <fputs@plt+0x3848>
    ca6c:	ldrb	r0, [r4, #4]
    ca70:	sub	r0, r0, #48	; 0x30
    ca74:	uxtb	r3, r0
    ca78:	cmp	r3, #9
    ca7c:	bhi	ca10 <fputs@plt+0x3848>
    ca80:	ldrb	r3, [r4, #5]
    ca84:	cmp	r3, #0
    ca88:	beq	ca30 <fputs@plt+0x3868>
    ca8c:	cmp	r0, #0
    ca90:	beq	ca10 <fputs@plt+0x3848>
    ca94:	sub	r3, r3, #48	; 0x30
    ca98:	uxtb	r2, r3
    ca9c:	cmp	r2, #9
    caa0:	bhi	ca10 <fputs@plt+0x3848>
    caa4:	add	r0, r0, r0, lsl #2
    caa8:	ldrb	r2, [r4, #6]
    caac:	add	r3, r3, r0, lsl #1
    cab0:	cmp	r2, #0
    cab4:	moveq	r0, r3
    cab8:	beq	ca30 <fputs@plt+0x3868>
    cabc:	sub	r2, r2, #48	; 0x30
    cac0:	uxtb	r1, r2
    cac4:	cmp	r1, #9
    cac8:	bhi	ca10 <fputs@plt+0x3848>
    cacc:	ldrb	r1, [r4, #7]
    cad0:	cmp	r1, #0
    cad4:	bne	ca10 <fputs@plt+0x3848>
    cad8:	mov	r0, #10
    cadc:	mla	r0, r0, r3, r2
    cae0:	cmp	r0, #127	; 0x7f
    cae4:	ble	ca30 <fputs@plt+0x3868>
    cae8:	b	ca10 <fputs@plt+0x3848>
    caec:	strb	r0, [sp, #9]
    caf0:	mov	r3, #92	; 0x5c
    caf4:	strb	r0, [sp, #10]
    caf8:	strb	r3, [sp, #8]
    cafc:	ldrb	r3, [r4, #1]
    cb00:	cmp	r3, #0
    cb04:	ldrbeq	r3, [r4]
    cb08:	addeq	r4, sp, #8
    cb0c:	mov	r0, r4
    cb10:	strbeq	r3, [sp, #9]
    cb14:	bl	10b78 <fputs@plt+0x79b0>
    cb18:	subs	r4, r0, #0
    cb1c:	beq	cb44 <fputs@plt+0x397c>
    cb20:	mov	r1, #95	; 0x5f
    cb24:	bl	8f88 <strchr@plt>
    cb28:	cmp	r0, #0
    cb2c:	bne	cb44 <fputs@plt+0x397c>
    cb30:	mov	r0, r4
    cb34:	add	r1, sp, #4
    cb38:	mov	r2, #16
    cb3c:	bl	9030 <strtol@plt>
    cb40:	b	ca30 <fputs@plt+0x3868>
    cb44:	mvn	r0, #0
    cb48:	b	ca30 <fputs@plt+0x3868>
    cb4c:	bl	90a8 <__stack_chk_fail@plt>
    cb50:	ldr	r3, [pc, #108]	; cbc4 <fputs@plt+0x39fc>
    cb54:	push	{r4, r5, r6, lr}
    cb58:	mov	r4, r0
    cb5c:	mov	r5, #0
    cb60:	mov	r0, r1
    cb64:	stm	r4, {r3, r5}
    cb68:	mov	r6, r1
    cb6c:	str	r5, [r4, #8]
    cb70:	str	r5, [r4, #12]
    cb74:	str	r5, [r4, #16]
    cb78:	str	r5, [r4, #44]	; 0x2c
    cb7c:	str	r5, [r4, #48]	; 0x30
    cb80:	str	r5, [r4, #52]	; 0x34
    cb84:	str	r5, [r4, #56]	; 0x38
    cb88:	str	r5, [r4, #60]	; 0x3c
    cb8c:	str	r5, [r4, #64]	; 0x40
    cb90:	bl	900c <strlen@plt>
    cb94:	add	r0, r0, #1
    cb98:	bl	9078 <_Znaj@plt>
    cb9c:	mov	r1, r6
    cba0:	str	r0, [r4, #20]
    cba4:	bl	903c <strcpy@plt>
    cba8:	mov	r2, #0
    cbac:	mov	r3, #0
    cbb0:	str	r5, [r4, #24]
    cbb4:	str	r5, [r4, #40]	; 0x28
    cbb8:	mov	r0, r4
    cbbc:	strd	r2, [r4, #32]
    cbc0:	pop	{r4, r5, r6, pc}
    cbc4:	andeq	r3, r1, r0, lsr #21
    cbc8:	sub	r1, r1, #80	; 0x50
    cbcc:	push	{r3, lr}
    cbd0:	mov	r3, r0
    cbd4:	cmp	r1, #32
    cbd8:	ldrls	pc, [pc, r1, lsl #2]
    cbdc:	b	cc94 <fputs@plt+0x3acc>
    cbe0:	andeq	ip, r0, ip, ror ip
    cbe4:	muleq	r0, r4, ip
    cbe8:	muleq	r0, r4, ip
    cbec:	muleq	r0, r4, ip
    cbf0:	muleq	r0, r4, ip
    cbf4:	muleq	r0, r4, ip
    cbf8:	muleq	r0, r4, ip
    cbfc:	muleq	r0, r4, ip
    cc00:	muleq	r0, r4, ip
    cc04:	muleq	r0, r4, ip
    cc08:	muleq	r0, r4, ip
    cc0c:	muleq	r0, r4, ip
    cc10:	muleq	r0, r4, ip
    cc14:	muleq	r0, r4, ip
    cc18:	muleq	r0, r4, ip
    cc1c:	muleq	r0, r4, ip
    cc20:	muleq	r0, r4, ip
    cc24:	muleq	r0, r4, ip
    cc28:	muleq	r0, r4, ip
    cc2c:	andeq	ip, r0, r4, lsl #25
    cc30:	muleq	r0, r4, ip
    cc34:	muleq	r0, r4, ip
    cc38:	muleq	r0, r4, ip
    cc3c:	muleq	r0, r4, ip
    cc40:	muleq	r0, r4, ip
    cc44:	andeq	ip, r0, r4, ror #24
    cc48:	muleq	r0, r4, ip
    cc4c:	muleq	r0, r4, ip
    cc50:	muleq	r0, r4, ip
    cc54:	muleq	r0, r4, ip
    cc58:	muleq	r0, r4, ip
    cc5c:	muleq	r0, r4, ip
    cc60:	andeq	ip, r0, ip, lsl #25
    cc64:	vmov.f64	d7, #112	; 0x3f800000  1.0
    cc68:	vldr	d6, [r3]
    cc6c:	mov	r0, #1
    cc70:	vdiv.f64	d7, d6, d7
    cc74:	vstr	d7, [r3]
    cc78:	pop	{r3, pc}
    cc7c:	vmov.f64	d7, #24	; 0x40c00000  6.0
    cc80:	b	cc68 <fputs@plt+0x3aa0>
    cc84:	vldr	d7, [pc, #36]	; ccb0 <fputs@plt+0x3ae8>
    cc88:	b	cc68 <fputs@plt+0x3aa0>
    cc8c:	vldr	d7, [pc, #36]	; ccb8 <fputs@plt+0x3af0>
    cc90:	b	cc68 <fputs@plt+0x3aa0>
    cc94:	movw	r0, #289	; 0x121
    cc98:	movw	r1, #15120	; 0x3b10
    cc9c:	movt	r1, #1
    cca0:	bl	b9bc <fputs@plt+0x27f4>
    cca4:	mov	r0, #0
    cca8:	pop	{r3, pc}
    ccac:	nop	{0}
    ccb0:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
    ccb4:	andmi	r5, r4, fp, ror #3
    ccb8:	andeq	r0, r0, r0
    ccbc:	subsmi	r0, r2, r0
    ccc0:	push	{r4, r5, r6, lr}
    ccc4:	mov	r6, r1
    ccc8:	ldr	r4, [r1]
    cccc:	mov	r5, r0
    ccd0:	cmp	r4, #0
    ccd4:	blt	cd30 <fputs@plt+0x3b68>
    ccd8:	ldr	r3, [r5, #48]	; 0x30
    ccdc:	cmp	r4, r3
    cce0:	bge	ccfc <fputs@plt+0x3b34>
    cce4:	ldr	r3, [r5, #44]	; 0x2c
    cce8:	ldr	r3, [r3, r4, lsl #2]
    ccec:	cmp	r3, #0
    ccf0:	blt	ccfc <fputs@plt+0x3b34>
    ccf4:	mov	r0, #1
    ccf8:	pop	{r4, r5, r6, pc}
    ccfc:	movw	r3, #11408	; 0x2c90
    cd00:	movt	r3, #2
    cd04:	ldr	r0, [r3]
    cd08:	cmp	r0, #0
    cd0c:	popeq	{r4, r5, r6, pc}
    cd10:	mov	r0, r6
    cd14:	bl	c9e0 <fputs@plt+0x3818>
    cd18:	cmp	r0, #0
    cd1c:	bge	ccf4 <fputs@plt+0x3b2c>
    cd20:	ldr	r0, [r6, #4]
    cd24:	mvn	r0, r0
    cd28:	lsr	r0, r0, #31
    cd2c:	pop	{r4, r5, r6, pc}
    cd30:	movw	r1, #15120	; 0x3b10
    cd34:	mov	r0, #308	; 0x134
    cd38:	movt	r1, #1
    cd3c:	bl	b9bc <fputs@plt+0x27f4>
    cd40:	b	ccd8 <fputs@plt+0x3b10>
    cd44:	ldr	r0, [r0, #16]
    cd48:	bx	lr
    cd4c:	cmp	r2, #532676608	; 0x1fc00000
    cd50:	push	{r3, r4, r5, lr}
    cd54:	mov	r4, r0
    cd58:	str	r3, [r0]
    cd5c:	mov	r5, r2
    cd60:	str	r1, [r0, #4]
    cd64:	lslls	r0, r2, #2
    cd68:	mvnhi	r0, #0
    cd6c:	bl	9078 <_Znaj@plt>
    cd70:	cmp	r5, #0
    cd74:	str	r0, [r4, #8]
    cd78:	ble	cd94 <fputs@plt+0x3bcc>
    cd7c:	add	r2, r0, r5, lsl #2
    cd80:	mov	r3, r0
    cd84:	mvn	r1, #0
    cd88:	str	r1, [r3], #4
    cd8c:	cmp	r3, r2
    cd90:	bne	cd88 <fputs@plt+0x3bc0>
    cd94:	mov	r0, r4
    cd98:	pop	{r3, r4, r5, pc}
    cd9c:	push	{r4, lr}
    cda0:	mov	r4, r0
    cda4:	ldr	r0, [r0, #8]
    cda8:	cmp	r0, #0
    cdac:	beq	cdb4 <fputs@plt+0x3bec>
    cdb0:	bl	90e4 <_ZdaPv@plt>
    cdb4:	mov	r0, r4
    cdb8:	pop	{r4, pc}
    cdbc:	push	{r4, r5, lr}
    cdc0:	mov	r5, r0
    cdc4:	ldr	r4, [r1]
    cdc8:	sub	sp, sp, #12
    cdcc:	cmp	r4, #0
    cdd0:	blt	ce54 <fputs@plt+0x3c8c>
    cdd4:	ldr	r3, [r5, #48]	; 0x30
    cdd8:	cmp	r4, r3
    cddc:	bge	cdf0 <fputs@plt+0x3c28>
    cde0:	ldr	r3, [r5, #44]	; 0x2c
    cde4:	ldr	r3, [r3, r4, lsl #2]
    cde8:	cmp	r3, #0
    cdec:	bge	ce10 <fputs@plt+0x3c48>
    cdf0:	movw	r3, #11408	; 0x2c90
    cdf4:	movt	r3, #2
    cdf8:	ldr	r3, [r3]
    cdfc:	cmp	r3, #0
    ce00:	movne	r0, #0
    ce04:	beq	ce8c <fputs@plt+0x3cc4>
    ce08:	add	sp, sp, #12
    ce0c:	pop	{r4, r5, pc}
    ce10:	add	r0, r3, r3, lsl #3
    ce14:	ldr	r1, [r5, #52]	; 0x34
    ce18:	ldr	r3, [r5, #40]	; 0x28
    ce1c:	add	r1, r1, r0, lsl #2
    ce20:	cmp	r3, #0
    ce24:	ldr	r0, [r1, #12]
    ce28:	bne	ce70 <fputs@plt+0x3ca8>
    ce2c:	movw	r3, #11448	; 0x2cb8
    ce30:	movt	r3, #2
    ce34:	ldr	r3, [r3]
    ce38:	cmp	r2, r3
    ce3c:	beq	ce08 <fputs@plt+0x3c40>
    ce40:	mov	r1, r2
    ce44:	mov	r2, r3
    ce48:	add	sp, sp, #12
    ce4c:	pop	{r4, r5, lr}
    ce50:	b	c544 <fputs@plt+0x337c>
    ce54:	movw	r1, #15120	; 0x3b10
    ce58:	movw	r0, #402	; 0x192
    ce5c:	movt	r1, #1
    ce60:	str	r2, [sp, #4]
    ce64:	bl	b9bc <fputs@plt+0x27f4>
    ce68:	ldr	r2, [sp, #4]
    ce6c:	b	cdd4 <fputs@plt+0x3c0c>
    ce70:	movw	ip, #11448	; 0x2cb8
    ce74:	movt	ip, #2
    ce78:	mov	r1, r2
    ce7c:	ldr	r2, [ip]
    ce80:	add	sp, sp, #12
    ce84:	pop	{r4, r5, lr}
    ce88:	b	c654 <fputs@plt+0x348c>
    ce8c:	bl	8f10 <abort@plt>
    ce90:	push	{r4, lr}
    ce94:	sub	sp, sp, #8
    ce98:	mov	r4, r0
    ce9c:	str	r3, [sp, #4]
    cea0:	bl	cdbc <fputs@plt+0x3bf4>
    cea4:	ldr	r3, [sp, #4]
    cea8:	vldr	d4, [r4, #32]
    ceac:	vldr	d7, [pc, #68]	; cef8 <fputs@plt+0x3d30>
    ceb0:	vmov	s11, r3
    ceb4:	vcvt.f64.s32	d0, s11
    ceb8:	vldr	d5, [pc, #64]	; cf00 <fputs@plt+0x3d38>
    cebc:	vadd.f64	d0, d0, d4
    cec0:	vmul.f64	d0, d0, d5
    cec4:	str	r0, [sp, #4]
    cec8:	vdiv.f64	d0, d0, d7
    cecc:	bl	912c <tan@plt>
    ced0:	ldr	r0, [sp, #4]
    ced4:	vmov	s11, r0
    ced8:	vmov.f64	d7, #96	; 0x3f000000  0.5
    cedc:	vcvt.f64.s32	d6, s11
    cee0:	vmla.f64	d7, d6, d0
    cee4:	vcvt.s32.f64	s13, d7
    cee8:	vmov	r0, s13
    ceec:	add	sp, sp, #8
    cef0:	pop	{r4, pc}
    cef4:	nop	{0}
    cef8:	andeq	r0, r0, r0
    cefc:	rsbmi	r8, r6, r0
    cf00:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    cf04:	strdmi	r2, [r9], -fp
    cf08:	push	{r4, r5, lr}
    cf0c:	mov	r5, r0
    cf10:	ldr	r4, [r1]
    cf14:	sub	sp, sp, #12
    cf18:	cmp	r4, #0
    cf1c:	blt	cfa0 <fputs@plt+0x3dd8>
    cf20:	ldr	r3, [r5, #48]	; 0x30
    cf24:	cmp	r4, r3
    cf28:	bge	cf3c <fputs@plt+0x3d74>
    cf2c:	ldr	r3, [r5, #44]	; 0x2c
    cf30:	ldr	r3, [r3, r4, lsl #2]
    cf34:	cmp	r3, #0
    cf38:	bge	cf5c <fputs@plt+0x3d94>
    cf3c:	movw	r3, #11408	; 0x2c90
    cf40:	movt	r3, #2
    cf44:	ldr	r3, [r3]
    cf48:	cmp	r3, #0
    cf4c:	movne	r0, #0
    cf50:	beq	cfd8 <fputs@plt+0x3e10>
    cf54:	add	sp, sp, #12
    cf58:	pop	{r4, r5, pc}
    cf5c:	add	r0, r3, r3, lsl #3
    cf60:	ldr	r1, [r5, #52]	; 0x34
    cf64:	ldr	r3, [r5, #40]	; 0x28
    cf68:	add	r1, r1, r0, lsl #2
    cf6c:	cmp	r3, #0
    cf70:	ldr	r0, [r1, #16]
    cf74:	bne	cfbc <fputs@plt+0x3df4>
    cf78:	movw	r3, #11448	; 0x2cb8
    cf7c:	movt	r3, #2
    cf80:	ldr	r3, [r3]
    cf84:	cmp	r2, r3
    cf88:	beq	cf54 <fputs@plt+0x3d8c>
    cf8c:	mov	r1, r2
    cf90:	mov	r2, r3
    cf94:	add	sp, sp, #12
    cf98:	pop	{r4, r5, lr}
    cf9c:	b	c544 <fputs@plt+0x337c>
    cfa0:	movw	r1, #15120	; 0x3b10
    cfa4:	movw	r0, #417	; 0x1a1
    cfa8:	movt	r1, #1
    cfac:	str	r2, [sp, #4]
    cfb0:	bl	b9bc <fputs@plt+0x27f4>
    cfb4:	ldr	r2, [sp, #4]
    cfb8:	b	cf20 <fputs@plt+0x3d58>
    cfbc:	movw	ip, #11448	; 0x2cb8
    cfc0:	movt	ip, #2
    cfc4:	mov	r1, r2
    cfc8:	ldr	r2, [ip]
    cfcc:	add	sp, sp, #12
    cfd0:	pop	{r4, r5, lr}
    cfd4:	b	c654 <fputs@plt+0x348c>
    cfd8:	bl	8f10 <abort@plt>
    cfdc:	push	{r4, r5, lr}
    cfe0:	mov	r5, r0
    cfe4:	ldr	r4, [r1]
    cfe8:	sub	sp, sp, #12
    cfec:	cmp	r4, #0
    cff0:	blt	d074 <fputs@plt+0x3eac>
    cff4:	ldr	r3, [r5, #48]	; 0x30
    cff8:	cmp	r4, r3
    cffc:	bge	d010 <fputs@plt+0x3e48>
    d000:	ldr	r3, [r5, #44]	; 0x2c
    d004:	ldr	r3, [r3, r4, lsl #2]
    d008:	cmp	r3, #0
    d00c:	bge	d030 <fputs@plt+0x3e68>
    d010:	movw	r3, #11408	; 0x2c90
    d014:	movt	r3, #2
    d018:	ldr	r3, [r3]
    d01c:	cmp	r3, #0
    d020:	movne	r0, #0
    d024:	beq	d0ac <fputs@plt+0x3ee4>
    d028:	add	sp, sp, #12
    d02c:	pop	{r4, r5, pc}
    d030:	add	r0, r3, r3, lsl #3
    d034:	ldr	r1, [r5, #52]	; 0x34
    d038:	ldr	r3, [r5, #40]	; 0x28
    d03c:	add	r1, r1, r0, lsl #2
    d040:	cmp	r3, #0
    d044:	ldr	r0, [r1, #24]
    d048:	bne	d090 <fputs@plt+0x3ec8>
    d04c:	movw	r3, #11448	; 0x2cb8
    d050:	movt	r3, #2
    d054:	ldr	r3, [r3]
    d058:	cmp	r2, r3
    d05c:	beq	d028 <fputs@plt+0x3e60>
    d060:	mov	r1, r2
    d064:	mov	r2, r3
    d068:	add	sp, sp, #12
    d06c:	pop	{r4, r5, lr}
    d070:	b	c544 <fputs@plt+0x337c>
    d074:	movw	r1, #15120	; 0x3b10
    d078:	mov	r0, #432	; 0x1b0
    d07c:	movt	r1, #1
    d080:	str	r2, [sp, #4]
    d084:	bl	b9bc <fputs@plt+0x27f4>
    d088:	ldr	r2, [sp, #4]
    d08c:	b	cff4 <fputs@plt+0x3e2c>
    d090:	movw	ip, #11448	; 0x2cb8
    d094:	movt	ip, #2
    d098:	mov	r1, r2
    d09c:	ldr	r2, [ip]
    d0a0:	add	sp, sp, #12
    d0a4:	pop	{r4, r5, lr}
    d0a8:	b	c654 <fputs@plt+0x348c>
    d0ac:	bl	8f10 <abort@plt>
    d0b0:	push	{r4, r5, lr}
    d0b4:	mov	r5, r0
    d0b8:	ldr	r4, [r1]
    d0bc:	sub	sp, sp, #12
    d0c0:	cmp	r4, #0
    d0c4:	blt	d148 <fputs@plt+0x3f80>
    d0c8:	ldr	r3, [r5, #48]	; 0x30
    d0cc:	cmp	r4, r3
    d0d0:	bge	d0e4 <fputs@plt+0x3f1c>
    d0d4:	ldr	r3, [r5, #44]	; 0x2c
    d0d8:	ldr	r3, [r3, r4, lsl #2]
    d0dc:	cmp	r3, #0
    d0e0:	bge	d104 <fputs@plt+0x3f3c>
    d0e4:	movw	r3, #11408	; 0x2c90
    d0e8:	movt	r3, #2
    d0ec:	ldr	r3, [r3]
    d0f0:	cmp	r3, #0
    d0f4:	movne	r0, #0
    d0f8:	beq	d180 <fputs@plt+0x3fb8>
    d0fc:	add	sp, sp, #12
    d100:	pop	{r4, r5, pc}
    d104:	add	r0, r3, r3, lsl #3
    d108:	ldr	r1, [r5, #52]	; 0x34
    d10c:	ldr	r3, [r5, #40]	; 0x28
    d110:	add	r1, r1, r0, lsl #2
    d114:	cmp	r3, #0
    d118:	ldr	r0, [r1, #20]
    d11c:	bne	d164 <fputs@plt+0x3f9c>
    d120:	movw	r3, #11448	; 0x2cb8
    d124:	movt	r3, #2
    d128:	ldr	r3, [r3]
    d12c:	cmp	r2, r3
    d130:	beq	d0fc <fputs@plt+0x3f34>
    d134:	mov	r1, r2
    d138:	mov	r2, r3
    d13c:	add	sp, sp, #12
    d140:	pop	{r4, r5, lr}
    d144:	b	c544 <fputs@plt+0x337c>
    d148:	movw	r1, #15120	; 0x3b10
    d14c:	movw	r0, #447	; 0x1bf
    d150:	movt	r1, #1
    d154:	str	r2, [sp, #4]
    d158:	bl	b9bc <fputs@plt+0x27f4>
    d15c:	ldr	r2, [sp, #4]
    d160:	b	d0c8 <fputs@plt+0x3f00>
    d164:	movw	ip, #11448	; 0x2cb8
    d168:	movt	ip, #2
    d16c:	mov	r1, r2
    d170:	ldr	r2, [ip]
    d174:	add	sp, sp, #12
    d178:	pop	{r4, r5, lr}
    d17c:	b	c654 <fputs@plt+0x348c>
    d180:	bl	8f10 <abort@plt>
    d184:	push	{r4, r5, lr}
    d188:	mov	r5, r0
    d18c:	ldr	r4, [r1]
    d190:	sub	sp, sp, #12
    d194:	cmp	r4, #0
    d198:	blt	d21c <fputs@plt+0x4054>
    d19c:	ldr	r3, [r5, #48]	; 0x30
    d1a0:	cmp	r4, r3
    d1a4:	bge	d1b8 <fputs@plt+0x3ff0>
    d1a8:	ldr	r3, [r5, #44]	; 0x2c
    d1ac:	ldr	r3, [r3, r4, lsl #2]
    d1b0:	cmp	r3, #0
    d1b4:	bge	d1d8 <fputs@plt+0x4010>
    d1b8:	movw	r3, #11408	; 0x2c90
    d1bc:	movt	r3, #2
    d1c0:	ldr	r3, [r3]
    d1c4:	cmp	r3, #0
    d1c8:	movne	r0, #0
    d1cc:	beq	d254 <fputs@plt+0x408c>
    d1d0:	add	sp, sp, #12
    d1d4:	pop	{r4, r5, pc}
    d1d8:	add	r0, r3, r3, lsl #3
    d1dc:	ldr	r1, [r5, #52]	; 0x34
    d1e0:	ldr	r3, [r5, #40]	; 0x28
    d1e4:	add	r1, r1, r0, lsl #2
    d1e8:	cmp	r3, #0
    d1ec:	ldr	r0, [r1, #28]
    d1f0:	bne	d238 <fputs@plt+0x4070>
    d1f4:	movw	r3, #11448	; 0x2cb8
    d1f8:	movt	r3, #2
    d1fc:	ldr	r3, [r3]
    d200:	cmp	r2, r3
    d204:	beq	d1d0 <fputs@plt+0x4008>
    d208:	mov	r1, r2
    d20c:	mov	r2, r3
    d210:	add	sp, sp, #12
    d214:	pop	{r4, r5, lr}
    d218:	b	c544 <fputs@plt+0x337c>
    d21c:	movw	r1, #15120	; 0x3b10
    d220:	movw	r0, #462	; 0x1ce
    d224:	movt	r1, #1
    d228:	str	r2, [sp, #4]
    d22c:	bl	b9bc <fputs@plt+0x27f4>
    d230:	ldr	r2, [sp, #4]
    d234:	b	d19c <fputs@plt+0x3fd4>
    d238:	movw	ip, #11448	; 0x2cb8
    d23c:	movt	ip, #2
    d240:	mov	r1, r2
    d244:	ldr	r2, [ip]
    d248:	add	sp, sp, #12
    d24c:	pop	{r4, r5, lr}
    d250:	b	c654 <fputs@plt+0x348c>
    d254:	bl	8f10 <abort@plt>
    d258:	push	{r3, r4, r5, lr}
    d25c:	subs	r4, r1, #0
    d260:	mov	r5, r0
    d264:	blt	d27c <fputs@plt+0x40b4>
    d268:	cmp	r4, #1000	; 0x3e8
    d26c:	moveq	r3, #0
    d270:	streq	r3, [r0, #40]	; 0x28
    d274:	strne	r4, [r5, #40]	; 0x28
    d278:	pop	{r3, r4, r5, pc}
    d27c:	movw	r1, #15120	; 0x3b10
    d280:	mov	r0, #476	; 0x1dc
    d284:	movt	r1, #1
    d288:	bl	b9bc <fputs@plt+0x27f4>
    d28c:	str	r4, [r5, #40]	; 0x28
    d290:	pop	{r3, r4, r5, pc}
    d294:	ldr	r0, [r0, #40]	; 0x28
    d298:	bx	lr
    d29c:	ldr	r3, [r0, #40]	; 0x28
    d2a0:	ldr	r0, [r0, #12]
    d2a4:	cmp	r3, #0
    d2a8:	bne	d2c4 <fputs@plt+0x40fc>
    d2ac:	movw	r3, #11448	; 0x2cb8
    d2b0:	movt	r3, #2
    d2b4:	ldr	r2, [r3]
    d2b8:	cmp	r1, r2
    d2bc:	bxeq	lr
    d2c0:	b	c544 <fputs@plt+0x337c>
    d2c4:	movw	r2, #11448	; 0x2cb8
    d2c8:	movt	r2, #2
    d2cc:	ldr	r2, [r2]
    d2d0:	b	c654 <fputs@plt+0x348c>
    d2d4:	push	{r4}		; (str r4, [sp, #-4]!)
    d2d8:	ldr	r4, [sp, #4]
    d2dc:	stm	r0, {r1, r2, r3, r4}
    d2e0:	pop	{r4}		; (ldr r4, [sp], #4)
    d2e4:	bx	lr
    d2e8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    d2ec:	mov	r4, r0
    d2f0:	ldr	r5, [r0, #8]
    d2f4:	mov	r8, r1
    d2f8:	mov	r9, r2
    d2fc:	mov	r7, r3
    d300:	cmp	r5, #0
    d304:	beq	d360 <fputs@plt+0x4198>
    d308:	ldr	lr, [r8]
    d30c:	movw	r3, #20065	; 0x4e61
    d310:	ldr	r2, [r9]
    d314:	movt	r3, #33354	; 0x824a
    d318:	mov	r0, #16
    d31c:	add	lr, r2, lr, lsl #10
    d320:	smull	r2, r3, r3, lr
    d324:	asr	r2, lr, #31
    d328:	add	r3, r3, lr
    d32c:	rsb	r3, r2, r3, asr #8
    d330:	rsb	r4, r3, r3, lsl #6
    d334:	rsb	r3, r3, r4, lsl #3
    d338:	rsb	lr, r3, lr
    d33c:	eor	r4, lr, lr, asr #31
    d340:	sub	r4, r4, lr, asr #31
    d344:	bl	11820 <_Znwj@@Base>
    d348:	ldr	r3, [r5, r4, lsl #2]
    d34c:	stm	r0, {r8, r9}
    d350:	str	r3, [r0, #12]
    d354:	str	r7, [r0, #8]
    d358:	str	r0, [r5, r4, lsl #2]
    d35c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    d360:	movw	r0, #2012	; 0x7dc
    d364:	mov	r6, r5
    d368:	bl	9078 <_Znaj@plt>
    d36c:	mov	ip, r5
    d370:	movw	r5, #2012	; 0x7dc
    d374:	mov	lr, r0
    d378:	str	r0, [r4, #8]
    d37c:	b	d384 <fputs@plt+0x41bc>
    d380:	ldr	lr, [r4, #8]
    d384:	str	r6, [lr, ip]
    d388:	add	ip, ip, #4
    d38c:	cmp	ip, r5
    d390:	bne	d380 <fputs@plt+0x41b8>
    d394:	ldr	r5, [r4, #8]
    d398:	b	d308 <fputs@plt+0x4140>
    d39c:	ldr	ip, [r0, #8]
    d3a0:	push	{r4, r5, r6}
    d3a4:	cmp	ip, #0
    d3a8:	beq	d448 <fputs@plt+0x4280>
    d3ac:	ldr	r6, [r1]
    d3b0:	movw	r5, #20065	; 0x4e61
    d3b4:	ldr	r4, [r2]
    d3b8:	movt	r5, #33354	; 0x824a
    d3bc:	add	r4, r4, r6, lsl #10
    d3c0:	smull	r6, r5, r5, r4
    d3c4:	asr	r6, r4, #31
    d3c8:	add	r5, r5, r4
    d3cc:	rsb	r5, r6, r5, asr #8
    d3d0:	rsb	r6, r5, r5, lsl #6
    d3d4:	rsb	r5, r5, r6, lsl #3
    d3d8:	rsb	r4, r5, r4
    d3dc:	cmp	r4, #0
    d3e0:	rsblt	r4, r4, #0
    d3e4:	ldr	ip, [ip, r4, lsl #2]
    d3e8:	cmp	ip, #0
    d3ec:	bne	d400 <fputs@plt+0x4238>
    d3f0:	b	d448 <fputs@plt+0x4280>
    d3f4:	ldr	ip, [ip, #12]
    d3f8:	cmp	ip, #0
    d3fc:	beq	d448 <fputs@plt+0x4280>
    d400:	ldr	r4, [ip]
    d404:	cmp	r4, r1
    d408:	bne	d3f4 <fputs@plt+0x422c>
    d40c:	ldr	r4, [ip, #4]
    d410:	cmp	r4, r2
    d414:	bne	d3f4 <fputs@plt+0x422c>
    d418:	ldr	r2, [r0, #40]	; 0x28
    d41c:	ldr	r0, [ip, #8]
    d420:	cmp	r2, #0
    d424:	bne	d454 <fputs@plt+0x428c>
    d428:	movw	r2, #11448	; 0x2cb8
    d42c:	movt	r2, #2
    d430:	ldr	r2, [r2]
    d434:	cmp	r3, r2
    d438:	beq	d44c <fputs@plt+0x4284>
    d43c:	mov	r1, r3
    d440:	pop	{r4, r5, r6}
    d444:	b	c544 <fputs@plt+0x337c>
    d448:	mov	r0, ip
    d44c:	pop	{r4, r5, r6}
    d450:	bx	lr
    d454:	movw	ip, #11448	; 0x2cb8
    d458:	movt	ip, #2
    d45c:	mov	r1, r3
    d460:	mov	r3, r2
    d464:	pop	{r4, r5, r6}
    d468:	ldr	r2, [ip]
    d46c:	b	c654 <fputs@plt+0x348c>
    d470:	ldr	r0, [r0, #4]
    d474:	and	r0, r1, r0
    d478:	bx	lr
    d47c:	push	{r3, r4, r5, lr}
    d480:	mov	r5, r0
    d484:	ldr	r4, [r1]
    d488:	cmp	r4, #0
    d48c:	blt	d4d8 <fputs@plt+0x4310>
    d490:	ldr	r3, [r5, #48]	; 0x30
    d494:	cmp	r4, r3
    d498:	bge	d4bc <fputs@plt+0x42f4>
    d49c:	ldr	r3, [r5, #44]	; 0x2c
    d4a0:	ldr	r3, [r3, r4, lsl #2]
    d4a4:	cmp	r3, #0
    d4a8:	blt	d4bc <fputs@plt+0x42f4>
    d4ac:	ldr	r2, [r5, #52]	; 0x34
    d4b0:	add	r3, r3, r3, lsl #3
    d4b4:	ldrb	r0, [r2, r3, lsl #2]
    d4b8:	pop	{r3, r4, r5, pc}
    d4bc:	movw	r3, #11408	; 0x2c90
    d4c0:	movt	r3, #2
    d4c4:	ldr	r3, [r3]
    d4c8:	cmp	r3, #0
    d4cc:	beq	d4ec <fputs@plt+0x4324>
    d4d0:	mov	r0, #0
    d4d4:	pop	{r3, r4, r5, pc}
    d4d8:	movw	r1, #15120	; 0x3b10
    d4dc:	movw	r0, #535	; 0x217
    d4e0:	movt	r1, #1
    d4e4:	bl	b9bc <fputs@plt+0x27f4>
    d4e8:	b	d490 <fputs@plt+0x42c8>
    d4ec:	bl	8f10 <abort@plt>
    d4f0:	push	{r4, r5, r6, lr}
    d4f4:	mov	r5, r1
    d4f8:	ldr	r4, [r1]
    d4fc:	mov	r6, r0
    d500:	cmp	r4, #0
    d504:	blt	d56c <fputs@plt+0x43a4>
    d508:	ldr	r3, [r6, #48]	; 0x30
    d50c:	cmp	r4, r3
    d510:	bge	d538 <fputs@plt+0x4370>
    d514:	ldr	r3, [r6, #44]	; 0x2c
    d518:	ldr	r3, [r3, r4, lsl #2]
    d51c:	cmp	r3, #0
    d520:	blt	d538 <fputs@plt+0x4370>
    d524:	ldr	r2, [r6, #52]	; 0x34
    d528:	add	r3, r3, r3, lsl #3
    d52c:	add	r3, r2, r3, lsl #2
    d530:	ldr	r0, [r3, #4]
    d534:	pop	{r4, r5, r6, pc}
    d538:	movw	r3, #11408	; 0x2c90
    d53c:	movt	r3, #2
    d540:	ldr	r3, [r3]
    d544:	cmp	r3, #0
    d548:	beq	d580 <fputs@plt+0x43b8>
    d54c:	mov	r0, r5
    d550:	bl	c9e0 <fputs@plt+0x3818>
    d554:	cmp	r0, #0
    d558:	popge	{r4, r5, r6, pc}
    d55c:	ldr	r0, [r5, #4]
    d560:	cmp	r0, #0
    d564:	blt	d580 <fputs@plt+0x43b8>
    d568:	pop	{r4, r5, r6, pc}
    d56c:	movw	r1, #15120	; 0x3b10
    d570:	movw	r0, #550	; 0x226
    d574:	movt	r1, #1
    d578:	bl	b9bc <fputs@plt+0x27f4>
    d57c:	b	d508 <fputs@plt+0x4340>
    d580:	bl	8f10 <abort@plt>
    d584:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    d588:	mov	r8, r1
    d58c:	ldr	r5, [r1]
    d590:	mov	r4, r0
    d594:	mov	r7, r2
    d598:	cmp	r5, #0
    d59c:	blt	d78c <fputs@plt+0x45c4>
    d5a0:	ldr	r6, [r4, #40]	; 0x28
    d5a4:	cmp	r6, #0
    d5a8:	moveq	r6, r7
    d5ac:	beq	d5e4 <fputs@plt+0x441c>
    d5b0:	movw	r0, #65035	; 0xfe0b
    d5b4:	mov	r1, r6
    d5b8:	movt	r0, #32767	; 0x7fff
    d5bc:	bl	9120 <__aeabi_idiv@plt>
    d5c0:	cmp	r7, r0
    d5c4:	bgt	d748 <fputs@plt+0x4580>
    d5c8:	mul	r6, r7, r6
    d5cc:	movw	r2, #19923	; 0x4dd3
    d5d0:	movt	r2, #4194	; 0x1062
    d5d4:	add	r3, r6, #500	; 0x1f4
    d5d8:	smull	r1, r6, r2, r3
    d5dc:	asr	r3, r3, #31
    d5e0:	rsb	r6, r3, r6, asr #6
    d5e4:	ldr	r3, [r4, #48]	; 0x30
    d5e8:	cmp	r5, r3
    d5ec:	bge	d6cc <fputs@plt+0x4504>
    d5f0:	ldr	r3, [r4, #44]	; 0x2c
    d5f4:	ldr	r9, [r3, r5, lsl #2]
    d5f8:	cmp	r9, #0
    d5fc:	blt	d6cc <fputs@plt+0x4504>
    d600:	movw	r8, #11448	; 0x2cb8
    d604:	movt	r8, #2
    d608:	ldr	r3, [r8]
    d60c:	cmp	r6, r3
    d610:	beq	d778 <fputs@plt+0x45b0>
    d614:	movw	r3, #11416	; 0x2c98
    d618:	movt	r3, #2
    d61c:	ldr	r3, [r3]
    d620:	cmp	r3, #0
    d624:	bne	d778 <fputs@plt+0x45b0>
    d628:	ldr	r5, [r4, #64]	; 0x40
    d62c:	cmp	r5, #0
    d630:	beq	d7c8 <fputs@plt+0x4600>
    d634:	ldr	r3, [r5, #4]
    d638:	cmp	r3, r6
    d63c:	bne	d654 <fputs@plt+0x448c>
    d640:	b	d684 <fputs@plt+0x44bc>
    d644:	ldr	r3, [ip, #4]
    d648:	cmp	r3, r6
    d64c:	beq	d7a0 <fputs@plt+0x45d8>
    d650:	mov	r5, ip
    d654:	ldr	ip, [r5]
    d658:	cmp	ip, #0
    d65c:	bne	d644 <fputs@plt+0x447c>
    d660:	mov	r0, #12
    d664:	bl	11820 <_Znwj@@Base>
    d668:	mov	r1, r6
    d66c:	ldr	r2, [r4, #60]	; 0x3c
    d670:	ldr	r3, [r4, #64]	; 0x40
    d674:	mov	sl, r0
    d678:	bl	cd4c <fputs@plt+0x3b84>
    d67c:	mov	r5, sl
    d680:	str	sl, [r4, #64]	; 0x40
    d684:	ldr	r5, [r5, #8]
    d688:	ldr	r0, [r5, r9, lsl #2]
    d68c:	cmp	r0, #0
    d690:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
    d694:	ldr	r1, [r4, #52]	; 0x34
    d698:	add	r2, r9, r9, lsl #3
    d69c:	ldr	r3, [r4, #40]	; 0x28
    d6a0:	add	r2, r1, r2, lsl #2
    d6a4:	cmp	r3, #0
    d6a8:	ldr	r0, [r2, #8]
    d6ac:	bne	d7f0 <fputs@plt+0x4628>
    d6b0:	ldr	r2, [r8]
    d6b4:	cmp	r7, r2
    d6b8:	beq	d6c4 <fputs@plt+0x44fc>
    d6bc:	mov	r1, r7
    d6c0:	bl	c544 <fputs@plt+0x337c>
    d6c4:	str	r0, [r5, r9, lsl #2]
    d6c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    d6cc:	movw	r3, #11408	; 0x2c90
    d6d0:	movt	r3, #2
    d6d4:	ldr	r3, [r3]
    d6d8:	cmp	r3, #0
    d6dc:	beq	d800 <fputs@plt+0x4638>
    d6e0:	mov	r1, r8
    d6e4:	mov	r0, r4
    d6e8:	bl	d4f0 <fputs@plt+0x4328>
    d6ec:	bl	9144 <wcwidth@plt>
    d6f0:	movw	r3, #11448	; 0x2cb8
    d6f4:	movt	r3, #2
    d6f8:	ldr	r2, [r3]
    d6fc:	cmp	r0, #1
    d700:	addgt	r0, r0, r0, lsl #1
    d704:	movle	r0, #24
    d708:	lslgt	r0, r0, #3
    d70c:	cmp	r6, r2
    d710:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    d714:	movw	r3, #11416	; 0x2c98
    d718:	movt	r3, #2
    d71c:	ldr	r3, [r3]
    d720:	cmp	r3, #0
    d724:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
    d728:	ldr	r3, [r4, #40]	; 0x28
    d72c:	cmp	r3, #0
    d730:	bne	d7bc <fputs@plt+0x45f4>
    d734:	cmp	r7, r2
    d738:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    d73c:	mov	r1, r7
    d740:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    d744:	b	c544 <fputs@plt+0x337c>
    d748:	vmov	s9, r6
    d74c:	vldr	d6, [pc, #196]	; d818 <fputs@plt+0x4650>
    d750:	vcvt.f64.s32	d7, s9
    d754:	vmov	s9, r7
    d758:	vcvt.f64.s32	d5, s9
    d75c:	vmul.f64	d7, d5, d7
    d760:	vdiv.f64	d7, d7, d6
    d764:	vmov.f64	d6, #96	; 0x3f000000  0.5
    d768:	vadd.f64	d7, d7, d6
    d76c:	vcvt.s32.f64	s11, d7
    d770:	vmov	r6, s11
    d774:	b	d5e4 <fputs@plt+0x441c>
    d778:	ldr	r3, [r4, #52]	; 0x34
    d77c:	add	r9, r9, r9, lsl #3
    d780:	add	r9, r3, r9, lsl #2
    d784:	ldr	r0, [r9, #8]
    d788:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    d78c:	movw	r1, #15120	; 0x3b10
    d790:	movw	r0, #346	; 0x15a
    d794:	movt	r1, #1
    d798:	bl	b9bc <fputs@plt+0x27f4>
    d79c:	b	d5a0 <fputs@plt+0x43d8>
    d7a0:	ldr	r3, [ip]
    d7a4:	str	r3, [r5]
    d7a8:	mov	r5, ip
    d7ac:	ldr	r3, [r4, #64]	; 0x40
    d7b0:	str	r3, [ip]
    d7b4:	str	ip, [r4, #64]	; 0x40
    d7b8:	b	d684 <fputs@plt+0x44bc>
    d7bc:	mov	r1, r7
    d7c0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    d7c4:	b	c654 <fputs@plt+0x348c>
    d7c8:	mov	r0, #12
    d7cc:	bl	11820 <_Znwj@@Base>
    d7d0:	mov	r1, r6
    d7d4:	mov	r3, r5
    d7d8:	ldr	r2, [r4, #60]	; 0x3c
    d7dc:	mov	sl, r0
    d7e0:	bl	cd4c <fputs@plt+0x3b84>
    d7e4:	str	sl, [r4, #64]	; 0x40
    d7e8:	mov	r5, sl
    d7ec:	b	d684 <fputs@plt+0x44bc>
    d7f0:	mov	r1, r7
    d7f4:	ldr	r2, [r8]
    d7f8:	bl	c654 <fputs@plt+0x348c>
    d7fc:	b	d6c4 <fputs@plt+0x44fc>
    d800:	bl	8f10 <abort@plt>
    d804:	mov	r0, sl
    d808:	bl	11870 <_ZdlPv@@Base>
    d80c:	bl	8fac <__cxa_end_cleanup@plt>
    d810:	b	d804 <fputs@plt+0x463c>
    d814:	nop	{0}
    d818:	andeq	r0, r0, r0
    d81c:	addmi	r4, pc, r0
    d820:	ldr	r0, [r0, #20]
    d824:	bx	lr
    d828:	ldr	r0, [r0, #24]
    d82c:	bx	lr
    d830:	push	{r3, r4, r5, lr}
    d834:	mov	r5, r0
    d838:	ldr	r4, [r1]
    d83c:	cmp	r4, #0
    d840:	blt	d890 <fputs@plt+0x46c8>
    d844:	ldr	r3, [r5, #48]	; 0x30
    d848:	cmp	r4, r3
    d84c:	bge	d874 <fputs@plt+0x46ac>
    d850:	ldr	r3, [r5, #44]	; 0x2c
    d854:	ldr	r3, [r3, r4, lsl #2]
    d858:	cmp	r3, #0
    d85c:	blt	d874 <fputs@plt+0x46ac>
    d860:	ldr	r2, [r5, #52]	; 0x34
    d864:	add	r3, r3, r3, lsl #3
    d868:	add	r3, r2, r3, lsl #2
    d86c:	ldr	r0, [r3, #32]
    d870:	pop	{r3, r4, r5, pc}
    d874:	movw	r3, #11408	; 0x2c90
    d878:	movt	r3, #2
    d87c:	ldr	r3, [r3]
    d880:	cmp	r3, #0
    d884:	beq	d8a4 <fputs@plt+0x46dc>
    d888:	mov	r0, #0
    d88c:	pop	{r3, r4, r5, pc}
    d890:	movw	r1, #15120	; 0x3b10
    d894:	movw	r0, #583	; 0x247
    d898:	movt	r1, #1
    d89c:	bl	b9bc <fputs@plt+0x27f4>
    d8a0:	b	d844 <fputs@plt+0x467c>
    d8a4:	bl	8f10 <abort@plt>
    d8a8:	movw	r3, #11404	; 0x2c8c
    d8ac:	movt	r3, #2
    d8b0:	ldr	r0, [r3]
    d8b4:	bx	lr
    d8b8:	push	{r3, r4, r5, r6, r7, lr}
    d8bc:	mov	r5, r0
    d8c0:	ldr	r4, [r0, #48]	; 0x30
    d8c4:	cmp	r4, #0
    d8c8:	bne	d918 <fputs@plt+0x4750>
    d8cc:	cmp	r1, #127	; 0x7f
    d8d0:	bgt	d994 <fputs@plt+0x47cc>
    d8d4:	mov	r0, #512	; 0x200
    d8d8:	mov	r3, #128	; 0x80
    d8dc:	str	r3, [r5, #48]	; 0x30
    d8e0:	bl	9078 <_Znaj@plt>
    d8e4:	ldr	r3, [r5, #48]	; 0x30
    d8e8:	cmp	r3, #0
    d8ec:	str	r0, [r5, #44]	; 0x2c
    d8f0:	pople	{r3, r4, r5, r6, r7, pc}
    d8f4:	sub	r0, r0, #4
    d8f8:	mov	r3, #0
    d8fc:	mvn	r1, #0
    d900:	str	r1, [r0, #4]!
    d904:	add	r3, r3, #1
    d908:	ldr	r2, [r5, #48]	; 0x30
    d90c:	cmp	r2, r3
    d910:	bgt	d900 <fputs@plt+0x4738>
    d914:	pop	{r3, r4, r5, r6, r7, pc}
    d918:	lsl	r3, r4, #1
    d91c:	ldr	r6, [r0, #44]	; 0x2c
    d920:	cmp	r1, r3
    d924:	lsl	r7, r4, #2
    d928:	addge	r3, r1, #10
    d92c:	str	r3, [r0, #48]	; 0x30
    d930:	cmp	r3, #532676608	; 0x1fc00000
    d934:	lslls	r0, r3, #2
    d938:	mvnhi	r0, #0
    d93c:	bl	9078 <_Znaj@plt>
    d940:	mov	r1, r6
    d944:	mov	r2, r7
    d948:	str	r0, [r5, #44]	; 0x2c
    d94c:	bl	9024 <memcpy@plt>
    d950:	ldr	r3, [r5, #48]	; 0x30
    d954:	cmp	r4, r3
    d958:	bge	d980 <fputs@plt+0x47b8>
    d95c:	ldr	r3, [r5, #44]	; 0x2c
    d960:	sub	r7, r7, #4
    d964:	mvn	ip, #0
    d968:	add	r3, r3, r7
    d96c:	str	ip, [r3, #4]!
    d970:	add	r4, r4, #1
    d974:	ldr	r2, [r5, #48]	; 0x30
    d978:	cmp	r2, r4
    d97c:	bgt	d96c <fputs@plt+0x47a4>
    d980:	cmp	r6, #0
    d984:	popeq	{r3, r4, r5, r6, r7, pc}
    d988:	mov	r0, r6
    d98c:	pop	{r3, r4, r5, r6, r7, lr}
    d990:	b	90e4 <_ZdaPv@plt>
    d994:	add	r1, r1, #10
    d998:	str	r1, [r0, #48]	; 0x30
    d99c:	cmp	r1, #532676608	; 0x1fc00000
    d9a0:	lslls	r0, r1, #2
    d9a4:	mvnhi	r0, #0
    d9a8:	b	d8e0 <fputs@plt+0x4718>
    d9ac:	push	{r4, r5, r6, lr}
    d9b0:	mov	r4, r0
    d9b4:	ldr	r6, [r0, #52]	; 0x34
    d9b8:	cmp	r6, #0
    d9bc:	beq	da00 <fputs@plt+0x4838>
    d9c0:	ldr	r5, [r0, #60]	; 0x3c
    d9c4:	lsl	r0, r5, #1
    d9c8:	str	r0, [r4, #60]	; 0x3c
    d9cc:	cmp	r0, #59244544	; 0x3880000
    d9d0:	addls	r0, r0, r5, lsl #4
    d9d4:	mvnhi	r0, #0
    d9d8:	lslls	r0, r0, #2
    d9dc:	bl	9078 <_Znaj@plt>
    d9e0:	add	r2, r5, r5, lsl #3
    d9e4:	mov	r1, r6
    d9e8:	lsl	r2, r2, #2
    d9ec:	str	r0, [r4, #52]	; 0x34
    d9f0:	bl	9024 <memcpy@plt>
    d9f4:	mov	r0, r6
    d9f8:	pop	{r4, r5, r6, lr}
    d9fc:	b	90e4 <_ZdaPv@plt>
    da00:	mov	r3, #16
    da04:	mov	r0, #576	; 0x240
    da08:	str	r3, [r4, #60]	; 0x3c
    da0c:	bl	9078 <_Znaj@plt>
    da10:	str	r0, [r4, #52]	; 0x34
    da14:	pop	{r4, r5, r6, pc}
    da18:	push	{r3, r4, r5, r6, r7, lr}
    da1c:	mov	r4, r0
    da20:	ldr	r0, [r0, #48]	; 0x30
    da24:	subs	r3, r0, #1
    da28:	bmi	da5c <fputs@plt+0x4894>
    da2c:	ldr	r2, [r4, #44]	; 0x2c
    da30:	lsl	ip, r3, #2
    da34:	ldr	r1, [r2, r3, lsl #2]
    da38:	cmp	r1, #0
    da3c:	bge	da5c <fputs@plt+0x4894>
    da40:	add	r2, r2, ip
    da44:	b	da54 <fputs@plt+0x488c>
    da48:	ldr	r1, [r2, #-4]!
    da4c:	cmp	r1, #0
    da50:	bge	da5c <fputs@plt+0x4894>
    da54:	subs	r3, r3, #1
    da58:	bcs	da48 <fputs@plt+0x4880>
    da5c:	add	r5, r3, #1
    da60:	cmp	r0, r5
    da64:	ble	daa8 <fputs@plt+0x48e0>
    da68:	cmp	r5, #532676608	; 0x1fc00000
    da6c:	ldr	r6, [r4, #44]	; 0x2c
    da70:	lslls	r0, r5, #2
    da74:	lslhi	r7, r5, #2
    da78:	mvnhi	r0, #0
    da7c:	movls	r7, r0
    da80:	bl	9078 <_Znaj@plt>
    da84:	mov	r2, r7
    da88:	mov	r1, r6
    da8c:	str	r0, [r4, #44]	; 0x2c
    da90:	bl	9024 <memcpy@plt>
    da94:	cmp	r6, #0
    da98:	beq	daa4 <fputs@plt+0x48dc>
    da9c:	mov	r0, r6
    daa0:	bl	90e4 <_ZdaPv@plt>
    daa4:	str	r5, [r4, #48]	; 0x30
    daa8:	ldr	r3, [r4, #56]	; 0x38
    daac:	ldr	r2, [r4, #60]	; 0x3c
    dab0:	cmp	r3, r2
    dab4:	popge	{r3, r4, r5, r6, r7, pc}
    dab8:	cmp	r3, #59244544	; 0x3880000
    dabc:	ldr	r5, [r4, #52]	; 0x34
    dac0:	addls	r3, r3, r3, lsl #3
    dac4:	mvnhi	r0, #0
    dac8:	lslls	r0, r3, #2
    dacc:	bl	9078 <_Znaj@plt>
    dad0:	ldr	r3, [r4, #56]	; 0x38
    dad4:	mov	r1, r5
    dad8:	add	r2, r3, r3, lsl #3
    dadc:	lsl	r2, r2, #2
    dae0:	str	r0, [r4, #52]	; 0x34
    dae4:	bl	9024 <memcpy@plt>
    dae8:	cmp	r5, #0
    daec:	beq	daf8 <fputs@plt+0x4930>
    daf0:	mov	r0, r5
    daf4:	bl	90e4 <_ZdaPv@plt>
    daf8:	ldr	r3, [r4, #56]	; 0x38
    dafc:	str	r3, [r4, #60]	; 0x3c
    db00:	pop	{r3, r4, r5, r6, r7, pc}
    db04:	push	{r3, r4, r5, r6, r7, lr}
    db08:	mov	r5, r0
    db0c:	ldr	r6, [r1]
    db10:	mov	r4, r2
    db14:	cmp	r6, #0
    db18:	blt	dbd8 <fputs@plt+0x4a10>
    db1c:	ldr	r3, [r5, #48]	; 0x30
    db20:	cmp	r6, r3
    db24:	bge	db78 <fputs@plt+0x49b0>
    db28:	ldr	r3, [r5, #56]	; 0x38
    db2c:	ldr	r2, [r5, #60]	; 0x3c
    db30:	add	r1, r3, #1
    db34:	cmp	r1, r2
    db38:	bge	dba4 <fputs@plt+0x49dc>
    db3c:	ldr	r2, [r5, #44]	; 0x2c
    db40:	ldr	r7, [r5, #52]	; 0x34
    db44:	str	r3, [r2, r6, lsl #2]
    db48:	ldr	r6, [r5, #56]	; 0x38
    db4c:	add	r3, r6, #1
    db50:	str	r3, [r5, #56]	; 0x38
    db54:	ldm	r4!, {r0, r1, r2, r3}
    db58:	add	r6, r6, r6, lsl #3
    db5c:	add	ip, r7, r6, lsl #2
    db60:	stmia	ip!, {r0, r1, r2, r3}
    db64:	ldm	r4!, {r0, r1, r2, r3}
    db68:	stmia	ip!, {r0, r1, r2, r3}
    db6c:	ldr	r3, [r4]
    db70:	str	r3, [ip]
    db74:	pop	{r3, r4, r5, r6, r7, pc}
    db78:	mov	r0, r5
    db7c:	mov	r1, r6
    db80:	bl	d8b8 <fputs@plt+0x46f0>
    db84:	ldr	r3, [r5, #48]	; 0x30
    db88:	cmp	r6, r3
    db8c:	blt	db28 <fputs@plt+0x4960>
    db90:	movw	r1, #15120	; 0x3b10
    db94:	movw	r0, #667	; 0x29b
    db98:	movt	r1, #1
    db9c:	bl	b9bc <fputs@plt+0x27f4>
    dba0:	b	db28 <fputs@plt+0x4960>
    dba4:	mov	r0, r5
    dba8:	bl	d9ac <fputs@plt+0x47e4>
    dbac:	ldr	r3, [r5, #56]	; 0x38
    dbb0:	ldr	r2, [r5, #60]	; 0x3c
    dbb4:	add	r1, r3, #1
    dbb8:	cmp	r1, r2
    dbbc:	blt	db3c <fputs@plt+0x4974>
    dbc0:	movw	r1, #15120	; 0x3b10
    dbc4:	movw	r0, #670	; 0x29e
    dbc8:	movt	r1, #1
    dbcc:	bl	b9bc <fputs@plt+0x27f4>
    dbd0:	ldr	r3, [r5, #56]	; 0x38
    dbd4:	b	db3c <fputs@plt+0x4974>
    dbd8:	movw	r1, #15120	; 0x3b10
    dbdc:	mov	r0, #664	; 0x298
    dbe0:	movt	r1, #1
    dbe4:	bl	b9bc <fputs@plt+0x27f4>
    dbe8:	b	db1c <fputs@plt+0x4954>
    dbec:	push	{r4, r5, r6, lr}
    dbf0:	mov	r5, r0
    dbf4:	ldr	r4, [r1]
    dbf8:	ldr	r6, [r2]
    dbfc:	cmp	r4, #0
    dc00:	cmpge	r6, #0
    dc04:	blt	dc38 <fputs@plt+0x4a70>
    dc08:	ldr	r3, [r0, #48]	; 0x30
    dc0c:	cmp	r6, r3
    dc10:	bge	dc38 <fputs@plt+0x4a70>
    dc14:	cmp	r4, r3
    dc18:	blt	dc28 <fputs@plt+0x4a60>
    dc1c:	mov	r0, r5
    dc20:	mov	r1, r4
    dc24:	bl	d8b8 <fputs@plt+0x46f0>
    dc28:	ldr	r3, [r5, #44]	; 0x2c
    dc2c:	ldr	r2, [r3, r6, lsl #2]
    dc30:	str	r2, [r3, r4, lsl #2]
    dc34:	pop	{r4, r5, r6, pc}
    dc38:	movw	r1, #15120	; 0x3b10
    dc3c:	movw	r0, #679	; 0x2a7
    dc40:	movt	r1, #1
    dc44:	bl	b9bc <fputs@plt+0x27f4>
    dc48:	ldr	r3, [r5, #48]	; 0x30
    dc4c:	b	dc14 <fputs@plt+0x4a4c>
    dc50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dc54:	sub	sp, sp, #324	; 0x144
    dc58:	movw	r8, #16
    dc5c:	movt	r8, #2
    dc60:	str	r0, [sp, #24]
    dc64:	movw	r6, #13640	; 0x3548
    dc68:	ldr	r0, [r8]
    dc6c:	movt	r6, #2
    dc70:	ldr	r5, [sp, #24]
    dc74:	movw	ip, #9032	; 0x2348
    dc78:	str	r2, [sp, #16]
    dc7c:	movt	ip, #2
    dc80:	mov	r2, #1
    dc84:	str	ip, [sp, #8]
    dc88:	str	r1, [sp, #12]
    dc8c:	str	r3, [sp, #20]
    dc90:	str	r2, [sp, #28]
    dc94:	str	r0, [sp, #316]	; 0x13c
    dc98:	ldrb	r3, [r5]
    dc9c:	ldr	ip, [sp, #8]
    dca0:	ldrb	r9, [ip, r3]
    dca4:	cmp	r9, #0
    dca8:	bne	ddcc <fputs@plt+0x4c04>
    dcac:	movw	r7, #13640	; 0x3548
    dcb0:	mov	r4, r9
    dcb4:	movt	r7, #2
    dcb8:	b	dccc <fputs@plt+0x4b04>
    dcbc:	add	r4, r4, #1
    dcc0:	add	r9, r9, #24
    dcc4:	cmp	r4, #41	; 0x29
    dcc8:	beq	dd48 <fputs@plt+0x4b80>
    dccc:	ldr	sl, [r6, r9]
    dcd0:	mov	r1, r5
    dcd4:	movw	fp, #13640	; 0x3548
    dcd8:	movt	fp, #2
    dcdc:	mov	r0, sl
    dce0:	bl	8f94 <strcasecmp@plt>
    dce4:	cmp	r0, #0
    dce8:	bne	dcbc <fputs@plt+0x4af4>
    dcec:	ldr	ip, [sp, #16]
    dcf0:	cmp	ip, #0
    dcf4:	addne	r3, r4, r4, lsl #1
    dcf8:	addne	r2, fp, r3, lsl #3
    dcfc:	ldrdne	r2, [r2, #8]
    dd00:	strdne	r2, [ip]
    dd04:	ldr	ip, [sp, #20]
    dd08:	cmp	ip, #0
    dd0c:	addne	r4, r4, r4, lsl #1
    dd10:	addne	r7, r7, r4, lsl #3
    dd14:	ldrdne	r2, [r7, #16]
    dd18:	strdne	r2, [ip]
    dd1c:	ldr	ip, [sp, #12]
    dd20:	cmp	ip, #0
    dd24:	beq	ddc4 <fputs@plt+0x4bfc>
    dd28:	mov	r0, #1
    dd2c:	str	sl, [ip]
    dd30:	ldr	r2, [sp, #316]	; 0x13c
    dd34:	ldr	r3, [r8]
    dd38:	cmp	r2, r3
    dd3c:	bne	de88 <fputs@plt+0x4cc0>
    dd40:	add	sp, sp, #324	; 0x144
    dd44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dd48:	ldr	r2, [sp, #28]
    dd4c:	cmp	r2, #0
    dd50:	beq	ddbc <fputs@plt+0x4bf4>
    dd54:	movw	r1, #13780	; 0x35d4
    dd58:	ldr	r0, [sp, #24]
    dd5c:	movt	r1, #1
    dd60:	bl	8fa0 <fopen@plt>
    dd64:	subs	r4, r0, #0
    dd68:	beq	ddbc <fputs@plt+0x4bf4>
    dd6c:	mov	r2, r4
    dd70:	mov	r1, #254	; 0xfe
    dd74:	add	r0, sp, #60	; 0x3c
    dd78:	bl	8f58 <fgets@plt>
    dd7c:	mov	r0, r4
    dd80:	bl	8f4c <fclose@plt>
    dd84:	add	r0, sp, #60	; 0x3c
    dd88:	mov	r1, #0
    dd8c:	bl	8f88 <strchr@plt>
    dd90:	ldrb	r3, [r0, #-1]
    dd94:	cmp	r3, #10
    dd98:	addne	r5, sp, #60	; 0x3c
    dd9c:	addeq	r5, sp, #60	; 0x3c
    dda0:	movne	r3, #0
    dda4:	moveq	ip, #0
    dda8:	moveq	r2, #0
    ddac:	strne	r3, [sp, #28]
    ddb0:	strbeq	ip, [r0, #-1]
    ddb4:	streq	r2, [sp, #28]
    ddb8:	b	dc98 <fputs@plt+0x4ad0>
    ddbc:	mov	r0, #0
    ddc0:	b	dd30 <fputs@plt+0x4b68>
    ddc4:	mov	r0, #1
    ddc8:	b	dd30 <fputs@plt+0x4b68>
    ddcc:	add	r3, sp, #56	; 0x38
    ddd0:	mov	r0, r5
    ddd4:	str	r3, [sp, #4]
    ddd8:	add	r4, sp, #40	; 0x28
    dddc:	add	r2, sp, #32
    dde0:	str	r4, [sp]
    dde4:	movw	r1, #15168	; 0x3b40
    dde8:	add	r3, sp, #52	; 0x34
    ddec:	movt	r1, #1
    ddf0:	bl	9018 <sscanf@plt>
    ddf4:	cmp	r0, #4
    ddf8:	bne	ddbc <fputs@plt+0x4bf4>
    ddfc:	vldr	d7, [sp, #32]
    de00:	vcmpe.f64	d7, #0.0
    de04:	vmrs	APSR_nzcv, fpscr
    de08:	ble	ddbc <fputs@plt+0x4bf4>
    de0c:	vldr	d7, [sp, #40]	; 0x28
    de10:	vcmpe.f64	d7, #0.0
    de14:	vmrs	APSR_nzcv, fpscr
    de18:	ble	ddbc <fputs@plt+0x4bf4>
    de1c:	add	r0, sp, #32
    de20:	ldrb	r1, [sp, #52]	; 0x34
    de24:	bl	cbc8 <fputs@plt+0x3a00>
    de28:	cmp	r0, #0
    de2c:	beq	ddbc <fputs@plt+0x4bf4>
    de30:	mov	r0, r4
    de34:	ldrb	r1, [sp, #56]	; 0x38
    de38:	bl	cbc8 <fputs@plt+0x3a00>
    de3c:	cmp	r0, #0
    de40:	beq	ddbc <fputs@plt+0x4bf4>
    de44:	ldr	ip, [sp, #16]
    de48:	cmp	ip, #0
    de4c:	ldrdne	r2, [sp, #32]
    de50:	ldrne	ip, [sp, #16]
    de54:	strdne	r2, [ip]
    de58:	ldr	ip, [sp, #20]
    de5c:	cmp	ip, #0
    de60:	ldrdne	r2, [sp, #40]	; 0x28
    de64:	strdne	r2, [ip]
    de68:	ldr	ip, [sp, #12]
    de6c:	cmp	ip, #0
    de70:	beq	ddc4 <fputs@plt+0x4bfc>
    de74:	movw	r3, #15192	; 0x3b58
    de78:	mov	r0, #1
    de7c:	movt	r3, #1
    de80:	str	r3, [ip]
    de84:	b	dd30 <fputs@plt+0x4b68>
    de88:	bl	90a8 <__stack_chk_fail@plt>
    de8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    de90:	vpush	{d8-d9}
    de94:	movw	r7, #16
    de98:	movt	r7, #2
    de9c:	ldr	r6, [r0, #20]
    dea0:	sub	sp, sp, #148	; 0x94
    dea4:	mov	r5, r0
    dea8:	ldr	r3, [r7]
    deac:	mov	r4, r1
    deb0:	mov	r0, r6
    deb4:	movw	r1, #15200	; 0x3b60
    deb8:	movt	r1, #1
    debc:	mov	sl, r2
    dec0:	str	r3, [sp, #140]	; 0x8c
    dec4:	bl	91a4 <strcmp@plt>
    dec8:	subs	r8, r0, #0
    decc:	bne	df04 <fputs@plt+0x4d3c>
    ded0:	cmp	r4, #0
    ded4:	beq	e2d0 <fputs@plt+0x5108>
    ded8:	mov	r8, #0
    dedc:	mov	r3, #1
    dee0:	str	r3, [r4]
    dee4:	ldr	r2, [sp, #140]	; 0x8c
    dee8:	mov	r0, r8
    deec:	ldr	r3, [r7]
    def0:	cmp	r2, r3
    def4:	bne	e410 <fputs@plt+0x5248>
    def8:	add	sp, sp, #148	; 0x94
    defc:	vpop	{d8-d9}
    df00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    df04:	mov	r0, r6
    df08:	add	r1, sp, #28
    df0c:	bl	f750 <fputs@plt+0x6588>
    df10:	cmp	r0, #0
    df14:	beq	e300 <fputs@plt+0x5138>
    df18:	ldr	r1, [sp, #28]
    df1c:	mov	r3, #0
    df20:	mov	r2, #1
    df24:	str	r0, [sp, #76]	; 0x4c
    df28:	str	sl, [sp, #96]	; 0x60
    df2c:	vldr	d8, [pc, #956]	; e2f0 <fputs@plt+0x5128>
    df30:	str	r1, [sp, #80]	; 0x50
    df34:	vldr	d9, [pc, #956]	; e2f8 <fputs@plt+0x5130>
    df38:	str	r3, [sp, #84]	; 0x54
    df3c:	str	r3, [sp, #88]	; 0x58
    df40:	str	r3, [sp, #100]	; 0x64
    df44:	str	r2, [sp, #92]	; 0x5c
    df48:	b	df74 <fputs@plt+0x4dac>
    df4c:	movw	r1, #15276	; 0x3bac
    df50:	ldr	r0, [sp, #100]	; 0x64
    df54:	movt	r1, #1
    df58:	bl	90cc <strtok@plt>
    df5c:	movw	r1, #15240	; 0x3b88
    df60:	movt	r1, #1
    df64:	mov	r4, r0
    df68:	bl	91a4 <strcmp@plt>
    df6c:	cmp	r0, #0
    df70:	bne	dff4 <fputs@plt+0x4e2c>
    df74:	add	r0, sp, #76	; 0x4c
    df78:	bl	c7e4 <fputs@plt+0x361c>
    df7c:	cmp	r0, #0
    df80:	bne	df4c <fputs@plt+0x4d84>
    df84:	movw	r3, #11408	; 0x2c90
    df88:	movt	r3, #2
    df8c:	ldr	r3, [r3]
    df90:	cmp	r3, #0
    df94:	beq	e228 <fputs@plt+0x5060>
    df98:	ldr	r3, [r5, #12]
    df9c:	cmp	r3, #0
    dfa0:	bne	dfe4 <fputs@plt+0x4e1c>
    dfa4:	ldr	r3, [r5, #40]	; 0x28
    dfa8:	movw	r2, #61704	; 0xf108
    dfac:	movt	r2, #1
    dfb0:	cmp	r3, #0
    dfb4:	beq	e39c <fputs@plt+0x51d4>
    dfb8:	ldr	r2, [r2]
    dfbc:	movw	r0, #11448	; 0x2cb8
    dfc0:	movw	r1, #11452	; 0x2cbc
    dfc4:	movt	r0, #2
    dfc8:	movt	r1, #2
    dfcc:	mov	ip, #216	; 0xd8
    dfd0:	ldr	r0, [r0]
    dfd4:	mul	r2, ip, r2
    dfd8:	ldr	r1, [r1]
    dfdc:	bl	c654 <fputs@plt+0x348c>
    dfe0:	str	r0, [r5, #12]
    dfe4:	mov	r8, #1
    dfe8:	add	r0, sp, #76	; 0x4c
    dfec:	bl	c7a4 <fputs@plt+0x35dc>
    dff0:	b	dee4 <fputs@plt+0x4d1c>
    dff4:	movw	r1, #15284	; 0x3bb4
    dff8:	mov	r0, r4
    dffc:	movt	r1, #1
    e000:	bl	91a4 <strcmp@plt>
    e004:	subs	r8, r0, #0
    e008:	beq	e158 <fputs@plt+0x4f90>
    e00c:	movw	r1, #15340	; 0x3bec
    e010:	mov	r0, r4
    e014:	movt	r1, #1
    e018:	bl	91a4 <strcmp@plt>
    e01c:	subs	r8, r0, #0
    e020:	beq	e280 <fputs@plt+0x50b8>
    e024:	movw	r1, #15388	; 0x3c1c
    e028:	mov	r0, r4
    e02c:	movt	r1, #1
    e030:	bl	91a4 <strcmp@plt>
    e034:	subs	r8, r0, #0
    e038:	beq	e104 <fputs@plt+0x4f3c>
    e03c:	movw	r1, #15448	; 0x3c58
    e040:	mov	r0, r4
    e044:	movt	r1, #1
    e048:	bl	91a4 <strcmp@plt>
    e04c:	cmp	r0, #0
    e050:	beq	e250 <fputs@plt+0x5088>
    e054:	movw	r1, #15508	; 0x3c94
    e058:	mov	r0, r4
    e05c:	movt	r1, #1
    e060:	bl	91a4 <strcmp@plt>
    e064:	cmp	r0, #0
    e068:	moveq	r3, #1
    e06c:	streq	r3, [r5, #16]
    e070:	beq	df74 <fputs@plt+0x4dac>
    e074:	movw	r1, #15516	; 0x3c9c
    e078:	mov	r0, r4
    e07c:	movt	r1, #1
    e080:	bl	91a4 <strcmp@plt>
    e084:	cmp	r0, #0
    e088:	beq	e450 <fputs@plt+0x5288>
    e08c:	movw	r1, #15528	; 0x3ca8
    e090:	mov	r0, r4
    e094:	movt	r1, #1
    e098:	bl	91a4 <strcmp@plt>
    e09c:	cmp	r0, #0
    e0a0:	beq	e450 <fputs@plt+0x5288>
    e0a4:	movw	r1, #14104	; 0x3718
    e0a8:	mov	r0, #0
    e0ac:	movt	r1, #1
    e0b0:	bl	90cc <strtok@plt>
    e0b4:	ldr	r3, [r5]
    e0b8:	ldr	r6, [r3, #8]
    e0bc:	bl	c37c <fputs@plt+0x31b4>
    e0c0:	ldr	ip, [sp, #84]	; 0x54
    e0c4:	mov	r1, r4
    e0c8:	ldr	r3, [sp, #80]	; 0x50
    e0cc:	str	ip, [sp]
    e0d0:	mov	r2, r0
    e0d4:	mov	r0, r5
    e0d8:	blx	r6
    e0dc:	b	df74 <fputs@plt+0x4dac>
    e0e0:	movw	r1, #15412	; 0x3c34
    e0e4:	mov	r0, r4
    e0e8:	movt	r1, #1
    e0ec:	bl	91a4 <strcmp@plt>
    e0f0:	cmp	r0, #0
    e0f4:	bne	e200 <fputs@plt+0x5038>
    e0f8:	ldr	r3, [r5, #4]
    e0fc:	orr	r3, r3, #8
    e100:	str	r3, [r5, #4]
    e104:	movw	r1, #15276	; 0x3bac
    e108:	mov	r0, #0
    e10c:	movt	r1, #1
    e110:	bl	90cc <strtok@plt>
    e114:	subs	r4, r0, #0
    e118:	beq	df74 <fputs@plt+0x4dac>
    e11c:	movw	r1, #22508	; 0x57ec
    e120:	movt	r1, #1
    e124:	bl	91a4 <strcmp@plt>
    e128:	cmp	r0, #0
    e12c:	beq	df74 <fputs@plt+0x4dac>
    e130:	movw	r1, #15400	; 0x3c28
    e134:	mov	r0, r4
    e138:	movt	r1, #1
    e13c:	bl	91a4 <strcmp@plt>
    e140:	cmp	r0, #0
    e144:	bne	e1b4 <fputs@plt+0x4fec>
    e148:	ldr	r3, [r5, #4]
    e14c:	orr	r3, r3, #1
    e150:	str	r3, [r5, #4]
    e154:	b	e104 <fputs@plt+0x4f3c>
    e158:	movw	r1, #15276	; 0x3bac
    e15c:	movt	r1, #1
    e160:	bl	90cc <strtok@plt>
    e164:	cmp	r0, #0
    e168:	beq	e184 <fputs@plt+0x4fbc>
    e16c:	movw	r1, #15296	; 0x3bc0
    e170:	add	r2, sp, #104	; 0x68
    e174:	movt	r1, #1
    e178:	bl	9018 <sscanf@plt>
    e17c:	cmp	r0, #1
    e180:	beq	e23c <fputs@plt+0x5074>
    e184:	ldr	r3, [sp, #96]	; 0x60
    e188:	cmp	r3, #0
    e18c:	bne	dfe8 <fputs@plt+0x4e20>
    e190:	movw	r2, #11344	; 0x2c50
    e194:	movt	r2, #2
    e198:	movw	r1, #15300	; 0x3bc4
    e19c:	str	r2, [sp]
    e1a0:	movt	r1, #1
    e1a4:	mov	r3, r2
    e1a8:	add	r0, sp, #76	; 0x4c
    e1ac:	bl	c740 <fputs@plt+0x3578>
    e1b0:	b	dfe8 <fputs@plt+0x4e20>
    e1b4:	movw	r1, #15404	; 0x3c2c
    e1b8:	mov	r0, r4
    e1bc:	movt	r1, #1
    e1c0:	bl	91a4 <strcmp@plt>
    e1c4:	cmp	r0, #0
    e1c8:	ldreq	r3, [r5, #4]
    e1cc:	orreq	r3, r3, #2
    e1d0:	streq	r3, [r5, #4]
    e1d4:	beq	e104 <fputs@plt+0x4f3c>
    e1d8:	movw	r1, #15408	; 0x3c30
    e1dc:	mov	r0, r4
    e1e0:	movt	r1, #1
    e1e4:	bl	91a4 <strcmp@plt>
    e1e8:	cmp	r0, #0
    e1ec:	bne	e0e0 <fputs@plt+0x4f18>
    e1f0:	ldr	r3, [r5, #4]
    e1f4:	orr	r3, r3, #4
    e1f8:	str	r3, [r5, #4]
    e1fc:	b	e104 <fputs@plt+0x4f3c>
    e200:	movw	r1, #15416	; 0x3c38
    e204:	mov	r0, r4
    e208:	movt	r1, #1
    e20c:	bl	91a4 <strcmp@plt>
    e210:	cmp	r0, #0
    e214:	bne	e3d0 <fputs@plt+0x5208>
    e218:	ldr	r3, [r5, #4]
    e21c:	orr	r3, r3, #16
    e220:	str	r3, [r5, #4]
    e224:	b	e104 <fputs@plt+0x4f3c>
    e228:	ldr	r3, [sp, #96]	; 0x60
    e22c:	cmp	r3, #0
    e230:	beq	e378 <fputs@plt+0x51b0>
    e234:	mov	r8, #0
    e238:	b	dfe8 <fputs@plt+0x4e20>
    e23c:	ldr	r3, [sp, #104]	; 0x68
    e240:	cmp	r3, #0
    e244:	ble	e184 <fputs@plt+0x4fbc>
    e248:	str	r3, [r5, #12]
    e24c:	b	df74 <fputs@plt+0x4dac>
    e250:	movw	r1, #15276	; 0x3bac
    e254:	movt	r1, #1
    e258:	bl	90cc <strtok@plt>
    e25c:	subs	r4, r0, #0
    e260:	beq	e414 <fputs@plt+0x524c>
    e264:	bl	900c <strlen@plt>
    e268:	add	r0, r0, #1
    e26c:	bl	9078 <_Znaj@plt>
    e270:	str	r0, [r5, #24]
    e274:	mov	r1, r4
    e278:	bl	903c <strcpy@plt>
    e27c:	b	df74 <fputs@plt+0x4dac>
    e280:	movw	r1, #15276	; 0x3bac
    e284:	movt	r1, #1
    e288:	bl	90cc <strtok@plt>
    e28c:	subs	r4, r0, #0
    e290:	beq	e338 <fputs@plt+0x5170>
    e294:	movw	r1, #15348	; 0x3bf4
    e298:	add	r2, sp, #56	; 0x38
    e29c:	movt	r1, #1
    e2a0:	bl	9018 <sscanf@plt>
    e2a4:	cmp	r0, #1
    e2a8:	bne	e338 <fputs@plt+0x5170>
    e2ac:	vldr	d7, [sp, #56]	; 0x38
    e2b0:	vcmpe.f64	d7, d8
    e2b4:	vmrs	APSR_nzcv, fpscr
    e2b8:	bge	e338 <fputs@plt+0x5170>
    e2bc:	vcmpe.f64	d7, d9
    e2c0:	vmrs	APSR_nzcv, fpscr
    e2c4:	bls	e338 <fputs@plt+0x5170>
    e2c8:	vstr	d7, [r5, #32]
    e2cc:	b	df74 <fputs@plt+0x4dac>
    e2d0:	movw	r1, #11344	; 0x2c50
    e2d4:	movt	r1, #2
    e2d8:	movw	r0, #15208	; 0x3b68
    e2dc:	movt	r0, #1
    e2e0:	mov	r2, r1
    e2e4:	mov	r3, r1
    e2e8:	bl	c228 <fputs@plt+0x3060>
    e2ec:	b	dee4 <fputs@plt+0x4d1c>
    e2f0:	andeq	r0, r0, r0
    e2f4:	subsmi	r8, r6, r0
    e2f8:	andeq	r0, r0, r0
    e2fc:	subsgt	r8, r6, r0
    e300:	cmp	r4, #0
    e304:	bne	ded8 <fputs@plt+0x4d10>
    e308:	ldr	r1, [r5, #20]
    e30c:	add	r0, sp, #104	; 0x68
    e310:	bl	bd84 <fputs@plt+0x2bbc>
    e314:	movw	r2, #11344	; 0x2c50
    e318:	movt	r2, #2
    e31c:	add	r1, sp, #104	; 0x68
    e320:	movw	r0, #15248	; 0x3b90
    e324:	movt	r0, #1
    e328:	mov	r3, r2
    e32c:	mov	r8, r4
    e330:	bl	c228 <fputs@plt+0x3060>
    e334:	b	dee4 <fputs@plt+0x4d1c>
    e338:	add	r5, sp, #104	; 0x68
    e33c:	mov	r1, r4
    e340:	mov	r0, r5
    e344:	bl	bd84 <fputs@plt+0x2bbc>
    e348:	ldr	r3, [sp, #96]	; 0x60
    e34c:	cmp	r3, #0
    e350:	bne	dfe8 <fputs@plt+0x4e20>
    e354:	movw	r3, #11344	; 0x2c50
    e358:	movw	r1, #15352	; 0x3bf8
    e35c:	movt	r3, #2
    e360:	mov	r2, r5
    e364:	str	r3, [sp]
    e368:	add	r0, sp, #76	; 0x4c
    e36c:	movt	r1, #1
    e370:	bl	c740 <fputs@plt+0x3578>
    e374:	b	dfe8 <fputs@plt+0x4e20>
    e378:	movw	r2, #11344	; 0x2c50
    e37c:	movt	r2, #2
    e380:	movw	r1, #15536	; 0x3cb0
    e384:	str	r2, [sp]
    e388:	movt	r1, #1
    e38c:	mov	r3, r2
    e390:	add	r0, sp, #76	; 0x4c
    e394:	bl	c740 <fputs@plt+0x3578>
    e398:	b	e234 <fputs@plt+0x506c>
    e39c:	ldr	r2, [r2]
    e3a0:	movw	r1, #11448	; 0x2cb8
    e3a4:	movw	r3, #11452	; 0x2cbc
    e3a8:	movt	r1, #2
    e3ac:	movt	r3, #2
    e3b0:	mov	ip, #216	; 0xd8
    e3b4:	ldr	r0, [r1]
    e3b8:	mul	r2, ip, r2
    e3bc:	ldr	r1, [r3]
    e3c0:	bl	c544 <fputs@plt+0x337c>
    e3c4:	mov	r8, #1
    e3c8:	str	r0, [r5, #12]
    e3cc:	b	dfe8 <fputs@plt+0x4e20>
    e3d0:	add	r5, sp, #104	; 0x68
    e3d4:	mov	r1, r4
    e3d8:	mov	r0, r5
    e3dc:	bl	bd84 <fputs@plt+0x2bbc>
    e3e0:	ldr	r3, [sp, #96]	; 0x60
    e3e4:	cmp	r3, #0
    e3e8:	bne	dfe8 <fputs@plt+0x4e20>
    e3ec:	movw	r3, #11344	; 0x2c50
    e3f0:	movw	r1, #15420	; 0x3c3c
    e3f4:	movt	r3, #2
    e3f8:	mov	r2, r5
    e3fc:	str	r3, [sp]
    e400:	add	r0, sp, #76	; 0x4c
    e404:	movt	r1, #1
    e408:	bl	c740 <fputs@plt+0x3578>
    e40c:	b	dfe8 <fputs@plt+0x4e20>
    e410:	bl	90a8 <__stack_chk_fail@plt>
    e414:	ldr	r3, [sp, #96]	; 0x60
    e418:	cmp	r3, #0
    e41c:	bne	e234 <fputs@plt+0x506c>
    e420:	movw	r2, #11344	; 0x2c50
    e424:	movt	r2, #2
    e428:	movw	r1, #15464	; 0x3c68
    e42c:	str	r2, [sp]
    e430:	movt	r1, #1
    e434:	mov	r3, r2
    e438:	add	r0, sp, #76	; 0x4c
    e43c:	bl	c740 <fputs@plt+0x3578>
    e440:	b	e234 <fputs@plt+0x506c>
    e444:	add	r0, sp, #76	; 0x4c
    e448:	bl	c7a4 <fputs@plt+0x35dc>
    e44c:	bl	8fac <__cxa_end_cleanup@plt>
    e450:	cmp	r4, #0
    e454:	beq	df84 <fputs@plt+0x4dbc>
    e458:	movw	fp, #11408	; 0x2c90
    e45c:	movt	fp, #2
    e460:	mov	r3, #0
    e464:	str	r3, [sp, #20]
    e468:	str	r3, [sp, #92]	; 0x5c
    e46c:	movw	r1, #15516	; 0x3c9c
    e470:	mov	r0, r4
    e474:	movt	r1, #1
    e478:	bl	91a4 <strcmp@plt>
    e47c:	subs	r8, r0, #0
    e480:	bne	e528 <fputs@plt+0x5360>
    e484:	cmp	sl, #0
    e488:	bne	dfe4 <fputs@plt+0x4e1c>
    e48c:	add	r0, sp, #76	; 0x4c
    e490:	bl	c7e4 <fputs@plt+0x361c>
    e494:	cmp	r0, #0
    e498:	beq	e594 <fputs@plt+0x53cc>
    e49c:	movw	r1, #15276	; 0x3bac
    e4a0:	ldr	r0, [sp, #100]	; 0x64
    e4a4:	movt	r1, #1
    e4a8:	bl	90cc <strtok@plt>
    e4ac:	subs	r4, r0, #0
    e4b0:	beq	e48c <fputs@plt+0x52c4>
    e4b4:	movw	r1, #15276	; 0x3bac
    e4b8:	mov	r0, #0
    e4bc:	movt	r1, #1
    e4c0:	bl	90cc <strtok@plt>
    e4c4:	subs	r6, r0, #0
    e4c8:	beq	e58c <fputs@plt+0x53c4>
    e4cc:	movw	r1, #15276	; 0x3bac
    e4d0:	mov	r0, #0
    e4d4:	movt	r1, #1
    e4d8:	bl	90cc <strtok@plt>
    e4dc:	subs	r9, r0, #0
    e4e0:	beq	e78c <fputs@plt+0x55c4>
    e4e4:	movw	r1, #15296	; 0x3bc0
    e4e8:	add	r2, sp, #56	; 0x38
    e4ec:	movt	r1, #1
    e4f0:	bl	9018 <sscanf@plt>
    e4f4:	cmp	r0, #1
    e4f8:	bne	e7bc <fputs@plt+0x55f4>
    e4fc:	mov	r0, r4
    e500:	bl	116c4 <fputs@plt+0x84fc>
    e504:	mov	r4, r0
    e508:	mov	r0, r6
    e50c:	bl	116c4 <fputs@plt+0x84fc>
    e510:	mov	r2, r0
    e514:	mov	r1, r4
    e518:	mov	r0, r5
    e51c:	ldr	r3, [sp, #56]	; 0x38
    e520:	bl	d2e8 <fputs@plt+0x4120>
    e524:	b	e48c <fputs@plt+0x52c4>
    e528:	movw	r1, #15528	; 0x3ca8
    e52c:	mov	r0, r4
    e530:	movt	r1, #1
    e534:	bl	91a4 <strcmp@plt>
    e538:	subs	r8, r0, #0
    e53c:	bne	e86c <fputs@plt+0x56a4>
    e540:	cmp	sl, #0
    e544:	bne	dfe4 <fputs@plt+0x4e1c>
    e548:	mov	r6, sl
    e54c:	b	e568 <fputs@plt+0x53a0>
    e550:	movw	r1, #15276	; 0x3bac
    e554:	ldr	r0, [sp, #100]	; 0x64
    e558:	movt	r1, #1
    e55c:	bl	90cc <strtok@plt>
    e560:	subs	r4, r0, #0
    e564:	bne	e5e4 <fputs@plt+0x541c>
    e568:	add	r0, sp, #76	; 0x4c
    e56c:	bl	c7e4 <fputs@plt+0x361c>
    e570:	cmp	r0, #0
    e574:	bne	e550 <fputs@plt+0x5388>
    e578:	mov	r4, r0
    e57c:	cmp	r6, #0
    e580:	beq	e8ac <fputs@plt+0x56e4>
    e584:	mov	r2, #1
    e588:	str	r2, [sp, #20]
    e58c:	cmp	r4, #0
    e590:	bne	e46c <fputs@plt+0x52a4>
    e594:	mov	r0, r5
    e598:	bl	da18 <fputs@plt+0x4850>
    e59c:	movw	r3, #11408	; 0x2c90
    e5a0:	movt	r3, #2
    e5a4:	ldr	r2, [sp, #20]
    e5a8:	ldr	r3, [r3]
    e5ac:	orrs	r2, r2, r3
    e5b0:	bne	df98 <fputs@plt+0x4dd0>
    e5b4:	ldr	r3, [sp, #96]	; 0x60
    e5b8:	cmp	r3, #0
    e5bc:	bne	e234 <fputs@plt+0x506c>
    e5c0:	movw	r2, #11344	; 0x2c50
    e5c4:	movt	r2, #2
    e5c8:	movw	r1, #15988	; 0x3e74
    e5cc:	str	r2, [sp]
    e5d0:	movt	r1, #1
    e5d4:	mov	r3, r2
    e5d8:	add	r0, sp, #76	; 0x4c
    e5dc:	bl	c740 <fputs@plt+0x3578>
    e5e0:	b	e234 <fputs@plt+0x506c>
    e5e4:	movw	r1, #15276	; 0x3bac
    e5e8:	mov	r0, #0
    e5ec:	movt	r1, #1
    e5f0:	bl	90cc <strtok@plt>
    e5f4:	subs	r3, r0, #0
    e5f8:	beq	e57c <fputs@plt+0x53b4>
    e5fc:	ldrb	r3, [r3]
    e600:	cmp	r3, #34	; 0x22
    e604:	bne	e644 <fputs@plt+0x547c>
    e608:	cmp	r6, #0
    e60c:	beq	e90c <fputs@plt+0x5744>
    e610:	movw	r1, #15640	; 0x3d18
    e614:	mov	r0, r4
    e618:	movt	r1, #1
    e61c:	bl	91a4 <strcmp@plt>
    e620:	cmp	r0, #0
    e624:	beq	e8dc <fputs@plt+0x5714>
    e628:	mov	r0, r4
    e62c:	bl	116c4 <fputs@plt+0x84fc>
    e630:	mov	r1, r0
    e634:	mov	r2, r6
    e638:	mov	r0, r5
    e63c:	bl	dbec <fputs@plt+0x4a24>
    e640:	b	e568 <fputs@plt+0x53a0>
    e644:	add	r2, sp, #120	; 0x78
    e648:	add	r3, sp, #128	; 0x80
    e64c:	str	r2, [sp]
    e650:	movw	r1, #15684	; 0x3d44
    e654:	add	r2, sp, #124	; 0x7c
    e658:	str	r3, [sp, #4]
    e65c:	str	r2, [sp, #8]
    e660:	add	r3, sp, #132	; 0x84
    e664:	movt	r1, #1
    e668:	str	r3, [sp, #12]
    e66c:	add	r2, sp, #112	; 0x70
    e670:	add	r3, sp, #116	; 0x74
    e674:	mov	r6, #0
    e678:	str	r6, [sp, #116]	; 0x74
    e67c:	str	r6, [sp, #120]	; 0x78
    e680:	str	r6, [sp, #124]	; 0x7c
    e684:	str	r6, [sp, #128]	; 0x80
    e688:	str	r6, [sp, #132]	; 0x84
    e68c:	bl	9018 <sscanf@plt>
    e690:	cmp	r0, r6
    e694:	ble	ea3c <fputs@plt+0x5874>
    e698:	movw	r1, #15276	; 0x3bac
    e69c:	mov	r0, r6
    e6a0:	movt	r1, #1
    e6a4:	bl	90cc <strtok@plt>
    e6a8:	cmp	r0, #0
    e6ac:	beq	e9fc <fputs@plt+0x5834>
    e6b0:	movw	r1, #15296	; 0x3bc0
    e6b4:	add	r2, sp, #32
    e6b8:	movt	r1, #1
    e6bc:	bl	9018 <sscanf@plt>
    e6c0:	cmp	r0, #1
    e6c4:	bne	e9bc <fputs@plt+0x57f4>
    e6c8:	ldr	ip, [sp, #32]
    e6cc:	cmp	ip, #255	; 0xff
    e6d0:	bhi	e97c <fputs@plt+0x57b4>
    e6d4:	movw	r1, #15276	; 0x3bac
    e6d8:	mov	r0, r6
    e6dc:	movt	r1, #1
    e6e0:	strb	ip, [sp, #104]	; 0x68
    e6e4:	bl	90cc <strtok@plt>
    e6e8:	subs	r9, r0, #0
    e6ec:	beq	e93c <fputs@plt+0x5774>
    e6f0:	mov	r2, r6
    e6f4:	add	r1, sp, #36	; 0x24
    e6f8:	bl	9030 <strtol@plt>
    e6fc:	cmp	r0, #0
    e700:	str	r0, [sp, #108]	; 0x6c
    e704:	bne	e714 <fputs@plt+0x554c>
    e708:	ldr	r3, [sp, #36]	; 0x24
    e70c:	cmp	r3, r9
    e710:	beq	ea7c <fputs@plt+0x58b4>
    e714:	ldr	r3, [fp]
    e718:	cmp	r3, #0
    e71c:	bne	e834 <fputs@plt+0x566c>
    e720:	movw	r1, #15276	; 0x3bac
    e724:	mov	r0, #0
    e728:	movt	r1, #1
    e72c:	bl	90cc <strtok@plt>
    e730:	subs	r6, r0, #0
    e734:	beq	e74c <fputs@plt+0x5584>
    e738:	movw	r1, #14548	; 0x38d4
    e73c:	movt	r1, #1
    e740:	bl	91a4 <strcmp@plt>
    e744:	cmp	r0, #0
    e748:	bne	e84c <fputs@plt+0x5684>
    e74c:	mov	r3, #0
    e750:	str	r3, [sp, #136]	; 0x88
    e754:	movw	r1, #15640	; 0x3d18
    e758:	mov	r0, r4
    e75c:	movt	r1, #1
    e760:	bl	91a4 <strcmp@plt>
    e764:	cmp	r0, #0
    e768:	bne	e7fc <fputs@plt+0x5634>
    e76c:	ldr	r0, [sp, #108]	; 0x6c
    e770:	bl	1160c <fputs@plt+0x8444>
    e774:	mov	r6, r0
    e778:	add	r2, sp, #104	; 0x68
    e77c:	mov	r0, r5
    e780:	mov	r1, r6
    e784:	bl	db04 <fputs@plt+0x493c>
    e788:	b	e568 <fputs@plt+0x53a0>
    e78c:	ldr	r3, [sp, #96]	; 0x60
    e790:	cmp	r3, #0
    e794:	bne	dfe8 <fputs@plt+0x4e20>
    e798:	movw	r2, #11344	; 0x2c50
    e79c:	movt	r2, #2
    e7a0:	movw	r1, #15560	; 0x3cc8
    e7a4:	str	r2, [sp]
    e7a8:	movt	r1, #1
    e7ac:	mov	r3, r2
    e7b0:	add	r0, sp, #76	; 0x4c
    e7b4:	bl	c740 <fputs@plt+0x3578>
    e7b8:	b	dfe8 <fputs@plt+0x4e20>
    e7bc:	add	r5, sp, #104	; 0x68
    e7c0:	mov	r1, r9
    e7c4:	mov	r0, r5
    e7c8:	bl	bd84 <fputs@plt+0x2bbc>
    e7cc:	ldr	r3, [sp, #96]	; 0x60
    e7d0:	cmp	r3, #0
    e7d4:	bne	dfe8 <fputs@plt+0x4e20>
    e7d8:	movw	r3, #11344	; 0x2c50
    e7dc:	movw	r1, #15580	; 0x3cdc
    e7e0:	movt	r3, #2
    e7e4:	mov	r2, r5
    e7e8:	str	r3, [sp]
    e7ec:	add	r0, sp, #76	; 0x4c
    e7f0:	movt	r1, #1
    e7f4:	bl	c740 <fputs@plt+0x3578>
    e7f8:	b	dfe8 <fputs@plt+0x4e20>
    e7fc:	mov	r0, r4
    e800:	bl	116c4 <fputs@plt+0x84fc>
    e804:	mov	r6, r0
    e808:	add	r2, sp, #104	; 0x68
    e80c:	mov	r0, r5
    e810:	mov	r1, r6
    e814:	bl	db04 <fputs@plt+0x493c>
    e818:	ldr	r0, [sp, #108]	; 0x6c
    e81c:	bl	1160c <fputs@plt+0x8444>
    e820:	mov	r1, r0
    e824:	mov	r2, r6
    e828:	mov	r0, r5
    e82c:	bl	dbec <fputs@plt+0x4a24>
    e830:	b	e568 <fputs@plt+0x53a0>
    e834:	bl	9144 <wcwidth@plt>
    e838:	cmp	r0, #1
    e83c:	ldrgt	r3, [sp, #112]	; 0x70
    e840:	mulgt	r0, r0, r3
    e844:	strgt	r0, [sp, #112]	; 0x70
    e848:	b	e720 <fputs@plt+0x5558>
    e84c:	mov	r0, r6
    e850:	bl	900c <strlen@plt>
    e854:	add	r0, r0, #1
    e858:	bl	9078 <_Znaj@plt>
    e85c:	mov	r1, r6
    e860:	bl	903c <strcpy@plt>
    e864:	str	r0, [sp, #136]	; 0x88
    e868:	b	e754 <fputs@plt+0x558c>
    e86c:	add	r5, sp, #104	; 0x68
    e870:	mov	r1, r4
    e874:	mov	r0, r5
    e878:	bl	bd84 <fputs@plt+0x2bbc>
    e87c:	ldr	r3, [sp, #96]	; 0x60
    e880:	cmp	r3, #0
    e884:	bne	e234 <fputs@plt+0x506c>
    e888:	movw	r3, #11344	; 0x2c50
    e88c:	movw	r1, #15920	; 0x3e30
    e890:	movt	r3, #2
    e894:	mov	r2, r5
    e898:	str	r3, [sp]
    e89c:	add	r0, sp, #76	; 0x4c
    e8a0:	movt	r1, #1
    e8a4:	bl	c740 <fputs@plt+0x3578>
    e8a8:	b	e234 <fputs@plt+0x506c>
    e8ac:	ldr	r3, [sp, #96]	; 0x60
    e8b0:	cmp	r3, #0
    e8b4:	bne	e234 <fputs@plt+0x506c>
    e8b8:	movw	r2, #11344	; 0x2c50
    e8bc:	movt	r2, #2
    e8c0:	movw	r1, #15880	; 0x3e08
    e8c4:	str	r2, [sp]
    e8c8:	movt	r1, #1
    e8cc:	mov	r3, r2
    e8d0:	add	r0, sp, #76	; 0x4c
    e8d4:	bl	c740 <fputs@plt+0x3578>
    e8d8:	b	e234 <fputs@plt+0x506c>
    e8dc:	ldr	r3, [sp, #96]	; 0x60
    e8e0:	cmp	r3, #0
    e8e4:	bne	e234 <fputs@plt+0x506c>
    e8e8:	movw	r2, #11344	; 0x2c50
    e8ec:	movt	r2, #2
    e8f0:	movw	r1, #15644	; 0x3d1c
    e8f4:	str	r2, [sp]
    e8f8:	movt	r1, #1
    e8fc:	mov	r3, r2
    e900:	add	r0, sp, #76	; 0x4c
    e904:	bl	c740 <fputs@plt+0x3578>
    e908:	b	e234 <fputs@plt+0x506c>
    e90c:	ldr	r3, [sp, #96]	; 0x60
    e910:	cmp	r3, #0
    e914:	bne	e234 <fputs@plt+0x506c>
    e918:	movw	r2, #11344	; 0x2c50
    e91c:	movt	r2, #2
    e920:	movw	r1, #15604	; 0x3cf4
    e924:	str	r2, [sp]
    e928:	movt	r1, #1
    e92c:	mov	r3, r2
    e930:	add	r0, sp, #76	; 0x4c
    e934:	bl	c740 <fputs@plt+0x3578>
    e938:	b	e234 <fputs@plt+0x506c>
    e93c:	add	r5, sp, #56	; 0x38
    e940:	mov	r1, r4
    e944:	mov	r0, r5
    e948:	bl	bd84 <fputs@plt+0x2bbc>
    e94c:	ldr	r3, [sp, #96]	; 0x60
    e950:	cmp	r3, #0
    e954:	bne	dfe8 <fputs@plt+0x4e20>
    e958:	movw	r3, #11344	; 0x2c50
    e95c:	movw	r1, #15820	; 0x3dcc
    e960:	movt	r3, #2
    e964:	mov	r2, r5
    e968:	str	r3, [sp]
    e96c:	add	r0, sp, #76	; 0x4c
    e970:	movt	r1, #1
    e974:	bl	c740 <fputs@plt+0x3578>
    e978:	b	dfe8 <fputs@plt+0x4e20>
    e97c:	add	r5, sp, #56	; 0x38
    e980:	mov	r1, ip
    e984:	mov	r0, r5
    e988:	bl	bdb0 <fputs@plt+0x2be8>
    e98c:	ldr	r3, [sp, #96]	; 0x60
    e990:	cmp	r3, #0
    e994:	bne	dfe8 <fputs@plt+0x4e20>
    e998:	movw	r3, #11344	; 0x2c50
    e99c:	movw	r1, #15784	; 0x3da8
    e9a0:	movt	r3, #2
    e9a4:	mov	r2, r5
    e9a8:	str	r3, [sp]
    e9ac:	add	r0, sp, #76	; 0x4c
    e9b0:	movt	r1, #1
    e9b4:	bl	c740 <fputs@plt+0x3578>
    e9b8:	b	dfe8 <fputs@plt+0x4e20>
    e9bc:	add	r5, sp, #56	; 0x38
    e9c0:	mov	r1, r4
    e9c4:	mov	r0, r5
    e9c8:	bl	bd84 <fputs@plt+0x2bbc>
    e9cc:	ldr	r3, [sp, #96]	; 0x60
    e9d0:	cmp	r3, #0
    e9d4:	bne	dfe8 <fputs@plt+0x4e20>
    e9d8:	movw	r3, #11344	; 0x2c50
    e9dc:	movw	r1, #15756	; 0x3d8c
    e9e0:	movt	r3, #2
    e9e4:	mov	r2, r5
    e9e8:	str	r3, [sp]
    e9ec:	add	r0, sp, #76	; 0x4c
    e9f0:	movt	r1, #1
    e9f4:	bl	c740 <fputs@plt+0x3578>
    e9f8:	b	dfe8 <fputs@plt+0x4e20>
    e9fc:	add	r5, sp, #56	; 0x38
    ea00:	mov	r1, r4
    ea04:	mov	r0, r5
    ea08:	bl	bd84 <fputs@plt+0x2bbc>
    ea0c:	ldr	r3, [sp, #96]	; 0x60
    ea10:	cmp	r3, #0
    ea14:	bne	dfe8 <fputs@plt+0x4e20>
    ea18:	movw	r3, #11344	; 0x2c50
    ea1c:	movw	r1, #15724	; 0x3d6c
    ea20:	movt	r3, #2
    ea24:	mov	r2, r5
    ea28:	str	r3, [sp]
    ea2c:	add	r0, sp, #76	; 0x4c
    ea30:	movt	r1, #1
    ea34:	bl	c740 <fputs@plt+0x3578>
    ea38:	b	dfe8 <fputs@plt+0x4e20>
    ea3c:	add	r5, sp, #56	; 0x38
    ea40:	mov	r1, r4
    ea44:	mov	r0, r5
    ea48:	bl	bd84 <fputs@plt+0x2bbc>
    ea4c:	ldr	r3, [sp, #96]	; 0x60
    ea50:	cmp	r3, r6
    ea54:	bne	dfe8 <fputs@plt+0x4e20>
    ea58:	movw	r3, #11344	; 0x2c50
    ea5c:	movw	r1, #15704	; 0x3d58
    ea60:	movt	r3, #2
    ea64:	mov	r2, r5
    ea68:	str	r3, [sp]
    ea6c:	add	r0, sp, #76	; 0x4c
    ea70:	movt	r1, #1
    ea74:	bl	c740 <fputs@plt+0x3578>
    ea78:	b	dfe8 <fputs@plt+0x4e20>
    ea7c:	mov	r1, r9
    ea80:	add	r0, sp, #40	; 0x28
    ea84:	bl	bd84 <fputs@plt+0x2bbc>
    ea88:	add	r5, sp, #56	; 0x38
    ea8c:	mov	r1, r4
    ea90:	mov	r0, r5
    ea94:	bl	bd84 <fputs@plt+0x2bbc>
    ea98:	ldr	r3, [sp, #96]	; 0x60
    ea9c:	cmp	r3, #0
    eaa0:	bne	dfe8 <fputs@plt+0x4e20>
    eaa4:	movw	r0, #11344	; 0x2c50
    eaa8:	movw	r1, #15844	; 0x3de4
    eaac:	movt	r0, #2
    eab0:	add	r2, sp, #40	; 0x28
    eab4:	str	r0, [sp]
    eab8:	mov	r3, r5
    eabc:	movt	r1, #1
    eac0:	add	r0, sp, #76	; 0x4c
    eac4:	bl	c740 <fputs@plt+0x3578>
    eac8:	b	dfe8 <fputs@plt+0x4e20>
    eacc:	b	e444 <fputs@plt+0x527c>
    ead0:	b	e444 <fputs@plt+0x527c>
    ead4:	b	e444 <fputs@plt+0x527c>
    ead8:	b	e444 <fputs@plt+0x527c>
    eadc:	push	{r3, r4, r5, r6, r7, lr}
    eae0:	mov	r7, r0
    eae4:	mov	r0, #72	; 0x48
    eae8:	mov	r6, r1
    eaec:	mov	r5, r2
    eaf0:	bl	11820 <_Znwj@@Base>
    eaf4:	mov	r1, r7
    eaf8:	mov	r4, r0
    eafc:	bl	cb50 <fputs@plt+0x3988>
    eb00:	mov	r2, r5
    eb04:	mov	r0, r4
    eb08:	mov	r1, r6
    eb0c:	bl	de8c <fputs@plt+0x4cc4>
    eb10:	subs	r5, r0, #0
    eb14:	bne	eb38 <fputs@plt+0x5970>
    eb18:	cmp	r4, #0
    eb1c:	beq	eb38 <fputs@plt+0x5970>
    eb20:	ldr	r3, [r4]
    eb24:	mov	r0, r4
    eb28:	ldr	r3, [r3, #4]
    eb2c:	blx	r3
    eb30:	mov	r0, r5
    eb34:	pop	{r3, r4, r5, r6, r7, pc}
    eb38:	mov	r0, r4
    eb3c:	pop	{r3, r4, r5, r6, r7, pc}
    eb40:	mov	r0, r4
    eb44:	bl	11870 <_ZdlPv@@Base>
    eb48:	bl	8fac <__cxa_end_cleanup@plt>
    eb4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    eb50:	sub	sp, sp, #108	; 0x6c
    eb54:	movw	r1, #16
    eb58:	movt	r1, #2
    eb5c:	str	r1, [sp, #20]
    eb60:	movw	r0, #15200	; 0x3b60
    eb64:	ldr	r2, [sp, #20]
    eb68:	add	r1, sp, #40	; 0x28
    eb6c:	movt	r0, #1
    eb70:	mov	r5, #0
    eb74:	str	r5, [sp, #36]	; 0x24
    eb78:	ldr	r3, [r2]
    eb7c:	str	r3, [sp, #100]	; 0x64
    eb80:	bl	f750 <fputs@plt+0x6588>
    eb84:	subs	r4, r0, #0
    eb88:	beq	f43c <fputs@plt+0x6274>
    eb8c:	movw	r3, #11452	; 0x2cbc
    eb90:	movt	r3, #2
    eb94:	str	r3, [sp, #24]
    eb98:	mov	r3, #1
    eb9c:	ldr	r2, [sp, #40]	; 0x28
    eba0:	ldr	r1, [sp, #24]
    eba4:	ldr	r6, [pc, #2932]	; f720 <fputs@plt+0x6558>
    eba8:	str	r4, [sp, #72]	; 0x48
    ebac:	str	r5, [sp, #80]	; 0x50
    ebb0:	str	r5, [sp, #84]	; 0x54
    ebb4:	str	r5, [sp, #92]	; 0x5c
    ebb8:	str	r5, [sp, #96]	; 0x60
    ebbc:	str	r5, [r1]
    ebc0:	str	r2, [sp, #76]	; 0x4c
    ebc4:	str	r3, [sp, #88]	; 0x58
    ebc8:	add	r0, sp, #72	; 0x48
    ebcc:	bl	c7e4 <fputs@plt+0x361c>
    ebd0:	cmp	r0, #0
    ebd4:	beq	f120 <fputs@plt+0x5f58>
    ebd8:	movw	r1, #15276	; 0x3bac
    ebdc:	ldr	r0, [sp, #96]	; 0x60
    ebe0:	movt	r1, #1
    ebe4:	mov	r4, #0
    ebe8:	bl	90cc <strtok@plt>
    ebec:	mov	r7, r0
    ebf0:	ldr	r0, [r6, r4, lsl #3]
    ebf4:	mov	r1, r7
    ebf8:	bl	91a4 <strcmp@plt>
    ebfc:	movw	r5, #15000	; 0x3a98
    ec00:	lsl	r8, r4, #3
    ec04:	movt	r5, #1
    ec08:	add	r4, r4, #1
    ec0c:	subs	r3, r0, #0
    ec10:	beq	ec90 <fputs@plt+0x5ac8>
    ec14:	cmp	r4, #10
    ec18:	bne	ebf0 <fputs@plt+0x5a28>
    ec1c:	movw	r0, #16720	; 0x4150
    ec20:	mov	r1, r7
    ec24:	movt	r0, #1
    ec28:	bl	91a4 <strcmp@plt>
    ec2c:	cmp	r0, #0
    ec30:	beq	ed28 <fputs@plt+0x5b60>
    ec34:	movw	r0, #16228	; 0x3f64
    ec38:	mov	r1, r7
    ec3c:	movt	r0, #1
    ec40:	bl	91a4 <strcmp@plt>
    ec44:	subs	r4, r0, #0
    ec48:	beq	ed60 <fputs@plt+0x5b98>
    ec4c:	movw	r0, #16236	; 0x3f6c
    ec50:	mov	r1, r7
    ec54:	movt	r0, #1
    ec58:	bl	91a4 <strcmp@plt>
    ec5c:	cmp	r0, #0
    ec60:	beq	ee40 <fputs@plt+0x5c78>
    ec64:	movw	r0, #16304	; 0x3fb0
    ec68:	mov	r1, r7
    ec6c:	movt	r0, #1
    ec70:	bl	91a4 <strcmp@plt>
    ec74:	cmp	r0, #0
    ec78:	bne	edcc <fputs@plt+0x5c04>
    ec7c:	movw	r3, #11416	; 0x2c98
    ec80:	movt	r3, #2
    ec84:	mov	r2, #1
    ec88:	str	r2, [r3]
    ec8c:	b	ebc8 <fputs@plt+0x5a00>
    ec90:	movw	r1, #15276	; 0x3bac
    ec94:	movt	r1, #1
    ec98:	mov	r4, r3
    ec9c:	bl	90cc <strtok@plt>
    eca0:	subs	r9, r0, #0
    eca4:	beq	f45c <fputs@plt+0x6294>
    eca8:	add	r5, r5, r8
    ecac:	movw	r1, #15296	; 0x3bc0
    ecb0:	movt	r1, #1
    ecb4:	ldr	r2, [r5, #24]
    ecb8:	bl	9018 <sscanf@plt>
    ecbc:	cmp	r0, #1
    ecc0:	beq	ebc8 <fputs@plt+0x5a00>
    ecc4:	add	r5, sp, #56	; 0x38
    ecc8:	mov	r1, r9
    eccc:	mov	r0, r5
    ecd0:	bl	bd84 <fputs@plt+0x2bbc>
    ecd4:	ldr	r3, [sp, #92]	; 0x5c
    ecd8:	cmp	r3, #0
    ecdc:	bne	ed00 <fputs@plt+0x5b38>
    ece0:	movw	r3, #11344	; 0x2c50
    ece4:	movw	r1, #16072	; 0x3ec8
    ece8:	movt	r3, #2
    ecec:	mov	r2, r5
    ecf0:	str	r3, [sp]
    ecf4:	add	r0, sp, #72	; 0x48
    ecf8:	movt	r1, #1
    ecfc:	bl	c740 <fputs@plt+0x3578>
    ed00:	add	r0, sp, #72	; 0x48
    ed04:	bl	c7a4 <fputs@plt+0x35dc>
    ed08:	ldr	r1, [sp, #20]
    ed0c:	mov	r0, r4
    ed10:	ldr	r2, [sp, #100]	; 0x64
    ed14:	ldr	r3, [r1]
    ed18:	cmp	r2, r3
    ed1c:	bne	f674 <fputs@plt+0x64ac>
    ed20:	add	sp, sp, #108	; 0x6c
    ed24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ed28:	movw	r1, #15276	; 0x3bac
    ed2c:	movt	r1, #1
    ed30:	bl	90cc <strtok@plt>
    ed34:	subs	r4, r0, #0
    ed38:	beq	f550 <fputs@plt+0x6388>
    ed3c:	bl	900c <strlen@plt>
    ed40:	add	r0, r0, #1
    ed44:	bl	9078 <_Znaj@plt>
    ed48:	mov	r1, r4
    ed4c:	bl	903c <strcpy@plt>
    ed50:	movw	r3, #11392	; 0x2c80
    ed54:	movt	r3, #2
    ed58:	str	r0, [r3]
    ed5c:	b	ebc8 <fputs@plt+0x5a00>
    ed60:	movw	r1, #15276	; 0x3bac
    ed64:	movt	r1, #1
    ed68:	bl	90cc <strtok@plt>
    ed6c:	subs	r7, r0, #0
    ed70:	beq	ed8c <fputs@plt+0x5bc4>
    ed74:	movw	r1, #15296	; 0x3bc0
    ed78:	add	r2, sp, #36	; 0x24
    ed7c:	movt	r1, #1
    ed80:	bl	9018 <sscanf@plt>
    ed84:	cmp	r0, #1
    ed88:	beq	ef00 <fputs@plt+0x5d38>
    ed8c:	add	r5, sp, #56	; 0x38
    ed90:	mov	r1, r7
    ed94:	mov	r0, r5
    ed98:	bl	bd84 <fputs@plt+0x2bbc>
    ed9c:	ldr	r3, [sp, #92]	; 0x5c
    eda0:	cmp	r3, #0
    eda4:	bne	ed00 <fputs@plt+0x5b38>
    eda8:	movw	r3, #11344	; 0x2c50
    edac:	movw	r1, #16124	; 0x3efc
    edb0:	movt	r3, #2
    edb4:	mov	r2, r5
    edb8:	str	r3, [sp]
    edbc:	add	r0, sp, #72	; 0x48
    edc0:	movt	r1, #1
    edc4:	bl	c740 <fputs@plt+0x3578>
    edc8:	b	ed00 <fputs@plt+0x5b38>
    edcc:	movw	r0, #16324	; 0x3fc4
    edd0:	mov	r1, r7
    edd4:	movt	r0, #1
    edd8:	bl	91a4 <strcmp@plt>
    eddc:	cmp	r0, #0
    ede0:	beq	ee9c <fputs@plt+0x5cd4>
    ede4:	movw	r0, #16340	; 0x3fd4
    ede8:	mov	r1, r7
    edec:	movt	r0, #1
    edf0:	bl	91a4 <strcmp@plt>
    edf4:	subs	r4, r0, #0
    edf8:	beq	f160 <fputs@plt+0x5f98>
    edfc:	movw	r0, #16440	; 0x4038
    ee00:	mov	r1, r7
    ee04:	movt	r0, #1
    ee08:	bl	91a4 <strcmp@plt>
    ee0c:	cmp	r0, #0
    ee10:	beq	efb4 <fputs@plt+0x5dec>
    ee14:	movw	r0, #16448	; 0x4040
    ee18:	mov	r1, r7
    ee1c:	movt	r0, #1
    ee20:	bl	91a4 <strcmp@plt>
    ee24:	cmp	r0, #0
    ee28:	bne	f1f4 <fputs@plt+0x602c>
    ee2c:	movw	r3, #11424	; 0x2ca0
    ee30:	movt	r3, #2
    ee34:	mov	r2, #1
    ee38:	str	r2, [r3]
    ee3c:	b	ebc8 <fputs@plt+0x5a00>
    ee40:	movw	r1, #15276	; 0x3bac
    ee44:	movt	r1, #1
    ee48:	bl	90cc <strtok@plt>
    ee4c:	cmp	r0, #0
    ee50:	beq	f40c <fputs@plt+0x6244>
    ee54:	add	r5, sp, #56	; 0x38
    ee58:	movw	r1, #11436	; 0x2cac
    ee5c:	mov	r2, r5
    ee60:	movt	r1, #2
    ee64:	add	r3, sp, #48	; 0x30
    ee68:	bl	dc50 <fputs@plt+0x4a88>
    ee6c:	cmp	r0, #0
    ee70:	bne	eeb0 <fputs@plt+0x5ce8>
    ee74:	movw	r1, #15276	; 0x3bac
    ee78:	movt	r1, #1
    ee7c:	bl	90cc <strtok@plt>
    ee80:	cmp	r0, #0
    ee84:	bne	ee58 <fputs@plt+0x5c90>
    ee88:	ldr	r3, [sp, #92]	; 0x5c
    ee8c:	cmp	r3, #0
    ee90:	beq	f394 <fputs@plt+0x61cc>
    ee94:	mov	r4, #0
    ee98:	b	ed00 <fputs@plt+0x5b38>
    ee9c:	movw	r3, #11420	; 0x2c9c
    eea0:	movt	r3, #2
    eea4:	mov	r2, #1
    eea8:	str	r2, [r3]
    eeac:	b	ebc8 <fputs@plt+0x5a00>
    eeb0:	vmov.f64	d7, #96	; 0x3f000000  0.5
    eeb4:	ldr	r2, [sp, #24]
    eeb8:	vldr	d4, [sp, #48]	; 0x30
    eebc:	vldr	d5, [sp, #56]	; 0x38
    eec0:	movw	r3, #11440	; 0x2cb0
    eec4:	movt	r3, #2
    eec8:	ldr	r2, [r2]
    eecc:	str	r2, [sp, #12]
    eed0:	movw	r2, #11444	; 0x2cb4
    eed4:	vldr	s6, [sp, #12]
    eed8:	movt	r2, #2
    eedc:	vcvt.f64.s32	d6, s6
    eee0:	vmov.f64	d3, d7
    eee4:	vmla.f64	d7, d6, d5
    eee8:	vmla.f64	d3, d6, d4
    eeec:	vcvt.s32.f64	s14, d7
    eef0:	vcvt.s32.f64	s8, d3
    eef4:	vstr	s14, [r3]
    eef8:	vstr	s8, [r2]
    eefc:	b	ebc8 <fputs@plt+0x5a00>
    ef00:	ldr	r0, [sp, #36]	; 0x24
    ef04:	cmp	r0, #0
    ef08:	ble	ed8c <fputs@plt+0x5bc4>
    ef0c:	add	r0, r0, #1
    ef10:	cmp	r0, #532676608	; 0x1fc00000
    ef14:	mvnhi	r0, #0
    ef18:	lslls	r0, r0, #2
    ef1c:	bl	9078 <_Znaj@plt>
    ef20:	ldr	r3, [sp, #36]	; 0x24
    ef24:	movw	r5, #11400	; 0x2c88
    ef28:	movt	r5, #2
    ef2c:	cmp	r3, #0
    ef30:	str	r0, [r5]
    ef34:	movgt	r7, #0
    ef38:	ble	f0f8 <fputs@plt+0x5f30>
    ef3c:	movw	r1, #15276	; 0x3bac
    ef40:	mov	r0, #0
    ef44:	movt	r1, #1
    ef48:	bl	90cc <strtok@plt>
    ef4c:	subs	r4, r0, #0
    ef50:	beq	ef70 <fputs@plt+0x5da8>
    ef54:	b	f0c8 <fputs@plt+0x5f00>
    ef58:	movw	r1, #15276	; 0x3bac
    ef5c:	ldr	r0, [sp, #96]	; 0x60
    ef60:	movt	r1, #1
    ef64:	bl	90cc <strtok@plt>
    ef68:	subs	r4, r0, #0
    ef6c:	bne	f0c8 <fputs@plt+0x5f00>
    ef70:	add	r0, sp, #72	; 0x48
    ef74:	bl	c7e4 <fputs@plt+0x361c>
    ef78:	cmp	r0, #0
    ef7c:	bne	ef58 <fputs@plt+0x5d90>
    ef80:	ldr	r3, [sp, #92]	; 0x5c
    ef84:	cmp	r3, #0
    ef88:	bne	ee94 <fputs@plt+0x5ccc>
    ef8c:	movw	r2, #11344	; 0x2c50
    ef90:	movt	r2, #2
    ef94:	movw	r1, #16152	; 0x3f18
    ef98:	str	r2, [sp]
    ef9c:	movt	r1, #1
    efa0:	mov	r3, r2
    efa4:	add	r0, sp, #72	; 0x48
    efa8:	bl	c740 <fputs@plt+0x3578>
    efac:	mov	r4, #0
    efb0:	b	ed00 <fputs@plt+0x5b38>
    efb4:	mov	r0, #20
    efb8:	bl	9078 <_Znaj@plt>
    efbc:	movw	r5, #11388	; 0x2c7c
    efc0:	movt	r5, #2
    efc4:	mov	r3, #0
    efc8:	mov	r2, r0
    efcc:	mov	r1, r3
    efd0:	str	r0, [r5]
    efd4:	b	efdc <fputs@plt+0x5e14>
    efd8:	ldr	r2, [r5]
    efdc:	str	r1, [r2, r3]
    efe0:	add	r3, r3, #4
    efe4:	cmp	r3, #20
    efe8:	bne	efd8 <fputs@plt+0x5e10>
    efec:	mov	r8, #0
    eff0:	mov	r7, #5
    eff4:	mov	fp, r8
    eff8:	mov	sl, r8
    effc:	movw	r1, #15276	; 0x3bac
    f000:	mov	r0, #0
    f004:	movt	r1, #1
    f008:	bl	90cc <strtok@plt>
    f00c:	cmp	r0, #0
    f010:	str	r0, [sp, #16]
    f014:	beq	ebc8 <fputs@plt+0x5a00>
    f018:	add	r4, fp, #1
    f01c:	str	r4, [sp, #28]
    f020:	cmp	r7, r4
    f024:	bgt	f09c <fputs@plt+0x5ed4>
    f028:	lsl	r7, r7, #1
    f02c:	ldr	r9, [r5]
    f030:	cmp	r7, #532676608	; 0x1fc00000
    f034:	lslls	r0, r7, #2
    f038:	mvnhi	r0, #0
    f03c:	bl	9078 <_Znaj@plt>
    f040:	str	r0, [r5]
    f044:	mov	r3, #0
    f048:	b	f050 <fputs@plt+0x5e88>
    f04c:	ldr	r0, [r5]
    f050:	ldr	r2, [r9, r3]
    f054:	str	r2, [r0, r3]
    f058:	add	r3, r3, #4
    f05c:	cmp	r3, r8
    f060:	bne	f04c <fputs@plt+0x5e84>
    f064:	cmp	fp, r7
    f068:	lsllt	r3, fp, #2
    f06c:	blt	f078 <fputs@plt+0x5eb0>
    f070:	b	f08c <fputs@plt+0x5ec4>
    f074:	add	r4, r4, #1
    f078:	ldr	r2, [r5]
    f07c:	cmp	r4, r7
    f080:	str	sl, [r2, r3]
    f084:	add	r3, r3, #4
    f088:	bne	f074 <fputs@plt+0x5eac>
    f08c:	cmp	r9, #0
    f090:	beq	f09c <fputs@plt+0x5ed4>
    f094:	mov	r0, r9
    f098:	bl	90e4 <_ZdaPv@plt>
    f09c:	ldr	r0, [sp, #16]
    f0a0:	bl	900c <strlen@plt>
    f0a4:	add	r0, r0, #1
    f0a8:	bl	9078 <_Znaj@plt>
    f0ac:	ldr	r1, [sp, #16]
    f0b0:	bl	903c <strcpy@plt>
    f0b4:	ldr	r2, [r5]
    f0b8:	ldr	fp, [sp, #28]
    f0bc:	str	r0, [r2, r8]
    f0c0:	add	r8, r8, #4
    f0c4:	b	effc <fputs@plt+0x5e34>
    f0c8:	mov	r0, r4
    f0cc:	bl	900c <strlen@plt>
    f0d0:	add	r0, r0, #1
    f0d4:	bl	9078 <_Znaj@plt>
    f0d8:	mov	r1, r4
    f0dc:	bl	903c <strcpy@plt>
    f0e0:	ldr	r1, [r5]
    f0e4:	ldr	r2, [sp, #36]	; 0x24
    f0e8:	str	r0, [r1, r7, lsl #2]
    f0ec:	add	r7, r7, #1
    f0f0:	cmp	r2, r7
    f0f4:	bgt	ef3c <fputs@plt+0x5d74>
    f0f8:	movw	r1, #15276	; 0x3bac
    f0fc:	mov	r0, #0
    f100:	movt	r1, #1
    f104:	bl	90cc <strtok@plt>
    f108:	cmp	r0, #0
    f10c:	bne	f6ec <fputs@plt+0x6524>
    f110:	ldr	r3, [r5]
    f114:	ldr	r2, [sp, #36]	; 0x24
    f118:	str	r0, [r3, r2, lsl #2]
    f11c:	b	ebc8 <fputs@plt+0x5a00>
    f120:	ldr	r1, [sp, #24]
    f124:	ldr	r3, [r1]
    f128:	cmp	r3, #0
    f12c:	bne	f2e8 <fputs@plt+0x6120>
    f130:	ldr	r3, [sp, #92]	; 0x5c
    f134:	cmp	r3, #0
    f138:	bne	ee94 <fputs@plt+0x5ccc>
    f13c:	movw	r2, #11344	; 0x2c50
    f140:	movt	r2, #2
    f144:	movw	r1, #16560	; 0x40b0
    f148:	str	r2, [sp]
    f14c:	movt	r1, #1
    f150:	mov	r3, r2
    f154:	add	r0, sp, #72	; 0x48
    f158:	bl	c740 <fputs@plt+0x3578>
    f15c:	b	ee94 <fputs@plt+0x5ccc>
    f160:	mov	r0, #64	; 0x40
    f164:	bl	9078 <_Znaj@plt>
    f168:	movw	r5, #11396	; 0x2c84
    f16c:	movt	r5, #2
    f170:	mov	sl, #1
    f174:	mov	fp, #0
    f178:	mov	r7, #16
    f17c:	str	r0, [r5]
    f180:	movw	r1, #15276	; 0x3bac
    f184:	mov	r0, #0
    f188:	movt	r1, #1
    f18c:	bl	90cc <strtok@plt>
    f190:	subs	r8, r0, #0
    f194:	beq	f1b4 <fputs@plt+0x5fec>
    f198:	b	f238 <fputs@plt+0x6070>
    f19c:	movw	r1, #15276	; 0x3bac
    f1a0:	ldr	r0, [sp, #96]	; 0x60
    f1a4:	movt	r1, #1
    f1a8:	bl	90cc <strtok@plt>
    f1ac:	subs	r8, r0, #0
    f1b0:	bne	f238 <fputs@plt+0x6070>
    f1b4:	add	r0, sp, #72	; 0x48
    f1b8:	bl	c7e4 <fputs@plt+0x361c>
    f1bc:	cmp	r0, #0
    f1c0:	bne	f19c <fputs@plt+0x5fd4>
    f1c4:	ldr	r3, [sp, #92]	; 0x5c
    f1c8:	cmp	r3, #0
    f1cc:	bne	ed00 <fputs@plt+0x5b38>
    f1d0:	movw	r2, #11344	; 0x2c50
    f1d4:	movt	r2, #2
    f1d8:	movw	r1, #16348	; 0x3fdc
    f1dc:	str	r2, [sp]
    f1e0:	movt	r1, #1
    f1e4:	mov	r3, r2
    f1e8:	add	r0, sp, #72	; 0x48
    f1ec:	bl	c740 <fputs@plt+0x3578>
    f1f0:	b	ed00 <fputs@plt+0x5b38>
    f1f4:	movw	r0, #16460	; 0x404c
    f1f8:	mov	r1, r7
    f1fc:	movt	r0, #1
    f200:	bl	91a4 <strcmp@plt>
    f204:	cmp	r0, #0
    f208:	beq	f3b8 <fputs@plt+0x61f0>
    f20c:	movw	r0, #16488	; 0x4068
    f210:	mov	r1, r7
    f214:	movt	r0, #1
    f218:	bl	91a4 <strcmp@plt>
    f21c:	cmp	r0, #0
    f220:	bne	f4dc <fputs@plt+0x6314>
    f224:	movw	r3, #11408	; 0x2c90
    f228:	movt	r3, #2
    f22c:	mov	r2, #1
    f230:	str	r2, [r3]
    f234:	b	ebc8 <fputs@plt+0x5a00>
    f238:	movw	r1, #16388	; 0x4004
    f23c:	mov	r0, r8
    f240:	movt	r1, #1
    f244:	add	r2, sp, #44	; 0x2c
    f248:	add	r3, sp, #48	; 0x30
    f24c:	bl	9018 <sscanf@plt>
    f250:	cmp	r0, #1
    f254:	beq	f3fc <fputs@plt+0x6234>
    f258:	cmp	r0, #2
    f25c:	bne	f49c <fputs@plt+0x62d4>
    f260:	ldr	r3, [sp, #44]	; 0x2c
    f264:	ldr	r2, [sp, #48]	; 0x30
    f268:	cmp	r2, r3
    f26c:	blt	f49c <fputs@plt+0x62d4>
    f270:	cmp	r3, #0
    f274:	blt	f49c <fputs@plt+0x62d4>
    f278:	cmp	r7, sl
    f27c:	bgt	f2c0 <fputs@plt+0x60f8>
    f280:	lsl	r8, r7, #1
    f284:	ldr	r9, [r5]
    f288:	cmp	r8, #532676608	; 0x1fc00000
    f28c:	lslls	r0, r7, #3
    f290:	mvnhi	r0, #0
    f294:	bl	9078 <_Znaj@plt>
    f298:	lsl	r2, r7, #2
    f29c:	mov	r1, r9
    f2a0:	str	r0, [r5]
    f2a4:	bl	9024 <memcpy@plt>
    f2a8:	cmp	r9, #0
    f2ac:	beq	f580 <fputs@plt+0x63b8>
    f2b0:	mov	r0, r9
    f2b4:	mov	r7, r8
    f2b8:	bl	90e4 <_ZdaPv@plt>
    f2bc:	ldr	r3, [sp, #44]	; 0x2c
    f2c0:	ldr	r2, [r5]
    f2c4:	str	r3, [r2, fp]
    f2c8:	add	fp, fp, #8
    f2cc:	ldr	r3, [sp, #44]	; 0x2c
    f2d0:	cmp	r3, #0
    f2d4:	beq	f6a8 <fputs@plt+0x64e0>
    f2d8:	ldr	r3, [sp, #48]	; 0x30
    f2dc:	str	r3, [r2, sl, lsl #2]
    f2e0:	add	sl, sl, #2
    f2e4:	b	f180 <fputs@plt+0x5fb8>
    f2e8:	movw	r3, #11448	; 0x2cb8
    f2ec:	movt	r3, #2
    f2f0:	ldr	r3, [r3]
    f2f4:	cmp	r3, #0
    f2f8:	beq	f3cc <fputs@plt+0x6204>
    f2fc:	movw	r3, #11400	; 0x2c88
    f300:	movt	r3, #2
    f304:	ldr	r3, [r3]
    f308:	cmp	r3, #0
    f30c:	beq	f614 <fputs@plt+0x644c>
    f310:	movw	r3, #11396	; 0x2c84
    f314:	movt	r3, #2
    f318:	ldr	r3, [r3]
    f31c:	cmp	r3, #0
    f320:	beq	f5e4 <fputs@plt+0x641c>
    f324:	movw	r3, #61704	; 0xf108
    f328:	movt	r3, #1
    f32c:	ldr	r3, [r3]
    f330:	cmp	r3, #0
    f334:	ble	f644 <fputs@plt+0x647c>
    f338:	movw	r3, #61712	; 0xf110
    f33c:	movt	r3, #1
    f340:	ldr	r3, [r3]
    f344:	cmp	r3, #0
    f348:	ble	f5b4 <fputs@plt+0x63ec>
    f34c:	movw	r3, #61708	; 0xf10c
    f350:	movt	r3, #1
    f354:	ldr	r3, [r3]
    f358:	cmp	r3, #0
    f35c:	movgt	r4, #1
    f360:	bgt	ed00 <fputs@plt+0x5b38>
    f364:	ldr	r3, [sp, #92]	; 0x5c
    f368:	cmp	r3, #0
    f36c:	bne	ee94 <fputs@plt+0x5ccc>
    f370:	movw	r2, #11344	; 0x2c50
    f374:	movt	r2, #2
    f378:	movw	r1, #16700	; 0x413c
    f37c:	str	r2, [sp]
    f380:	movt	r1, #1
    f384:	mov	r3, r2
    f388:	add	r0, sp, #72	; 0x48
    f38c:	bl	c740 <fputs@plt+0x3578>
    f390:	b	ee94 <fputs@plt+0x5ccc>
    f394:	movw	r2, #11344	; 0x2c50
    f398:	movt	r2, #2
    f39c:	movw	r1, #16288	; 0x3fa0
    f3a0:	str	r2, [sp]
    f3a4:	movt	r1, #1
    f3a8:	mov	r3, r2
    f3ac:	add	r0, sp, #72	; 0x48
    f3b0:	bl	c740 <fputs@plt+0x3578>
    f3b4:	b	ee94 <fputs@plt+0x5ccc>
    f3b8:	movw	r3, #11412	; 0x2c94
    f3bc:	movt	r3, #2
    f3c0:	mov	r2, #1
    f3c4:	str	r2, [r3]
    f3c8:	b	ebc8 <fputs@plt+0x5a00>
    f3cc:	ldr	r3, [sp, #92]	; 0x5c
    f3d0:	cmp	r3, #0
    f3d4:	bne	ee94 <fputs@plt+0x5ccc>
    f3d8:	movw	r2, #11344	; 0x2c50
    f3dc:	movt	r2, #2
    f3e0:	movw	r1, #16584	; 0x40c8
    f3e4:	str	r2, [sp]
    f3e8:	movt	r1, #1
    f3ec:	mov	r3, r2
    f3f0:	add	r0, sp, #72	; 0x48
    f3f4:	bl	c740 <fputs@plt+0x3578>
    f3f8:	b	ee94 <fputs@plt+0x5ccc>
    f3fc:	ldr	r2, [sp, #44]	; 0x2c
    f400:	mov	r3, r2
    f404:	str	r2, [sp, #48]	; 0x30
    f408:	b	f270 <fputs@plt+0x60a8>
    f40c:	ldr	r3, [sp, #92]	; 0x5c
    f410:	cmp	r3, #0
    f414:	bne	ee94 <fputs@plt+0x5ccc>
    f418:	movw	r2, #11344	; 0x2c50
    f41c:	movt	r2, #2
    f420:	movw	r1, #16248	; 0x3f78
    f424:	str	r2, [sp]
    f428:	movt	r1, #1
    f42c:	mov	r3, r2
    f430:	add	r0, sp, #72	; 0x48
    f434:	bl	c740 <fputs@plt+0x3578>
    f438:	b	ee94 <fputs@plt+0x5ccc>
    f43c:	movw	r1, #11344	; 0x2c50
    f440:	movt	r1, #2
    f444:	movw	r0, #16016	; 0x3e90
    f448:	movt	r0, #1
    f44c:	mov	r2, r1
    f450:	mov	r3, r1
    f454:	bl	c228 <fputs@plt+0x3060>
    f458:	b	ed08 <fputs@plt+0x5b40>
    f45c:	add	r5, sp, #56	; 0x38
    f460:	mov	r1, r7
    f464:	mov	r0, r5
    f468:	bl	bd84 <fputs@plt+0x2bbc>
    f46c:	ldr	r3, [sp, #92]	; 0x5c
    f470:	cmp	r3, #0
    f474:	bne	ed00 <fputs@plt+0x5b38>
    f478:	movw	r3, #11344	; 0x2c50
    f47c:	movw	r1, #16040	; 0x3ea8
    f480:	movt	r3, #2
    f484:	mov	r2, r5
    f488:	str	r3, [sp]
    f48c:	add	r0, sp, #72	; 0x48
    f490:	movt	r1, #1
    f494:	bl	c740 <fputs@plt+0x3578>
    f498:	b	ed00 <fputs@plt+0x5b38>
    f49c:	add	r5, sp, #56	; 0x38
    f4a0:	mov	r1, r8
    f4a4:	mov	r0, r5
    f4a8:	bl	bd84 <fputs@plt+0x2bbc>
    f4ac:	ldr	r3, [sp, #92]	; 0x5c
    f4b0:	cmp	r3, #0
    f4b4:	bne	ed00 <fputs@plt+0x5b38>
    f4b8:	movw	r3, #11344	; 0x2c50
    f4bc:	movw	r1, #16396	; 0x400c
    f4c0:	movt	r3, #2
    f4c4:	mov	r2, r5
    f4c8:	str	r3, [sp]
    f4cc:	add	r0, sp, #72	; 0x48
    f4d0:	movt	r1, #1
    f4d4:	bl	c740 <fputs@plt+0x3578>
    f4d8:	b	ed00 <fputs@plt+0x5b38>
    f4dc:	movw	r0, #16496	; 0x4070
    f4e0:	mov	r1, r7
    f4e4:	movt	r0, #1
    f4e8:	bl	91a4 <strcmp@plt>
    f4ec:	cmp	r0, #0
    f4f0:	beq	f58c <fputs@plt+0x63c4>
    f4f4:	movw	r0, #15528	; 0x3ca8
    f4f8:	mov	r1, r7
    f4fc:	movt	r0, #1
    f500:	bl	91a4 <strcmp@plt>
    f504:	cmp	r0, #0
    f508:	beq	f120 <fputs@plt+0x5f58>
    f50c:	movw	r4, #11384	; 0x2c78
    f510:	movt	r4, #2
    f514:	ldr	r3, [r4]
    f518:	cmp	r3, #0
    f51c:	beq	ebc8 <fputs@plt+0x5a00>
    f520:	movw	r1, #14104	; 0x3718
    f524:	mov	r0, #0
    f528:	movt	r1, #1
    f52c:	bl	90cc <strtok@plt>
    f530:	ldr	r4, [r4]
    f534:	bl	c37c <fputs@plt+0x31b4>
    f538:	ldr	r2, [sp, #76]	; 0x4c
    f53c:	ldr	r3, [sp, #80]	; 0x50
    f540:	mov	r1, r0
    f544:	mov	r0, r7
    f548:	blx	r4
    f54c:	b	ebc8 <fputs@plt+0x5a00>
    f550:	ldr	r3, [sp, #92]	; 0x5c
    f554:	cmp	r3, #0
    f558:	bne	ee94 <fputs@plt+0x5ccc>
    f55c:	movw	r2, #11344	; 0x2c50
    f560:	movt	r2, #2
    f564:	movw	r1, #16088	; 0x3ed8
    f568:	str	r2, [sp]
    f56c:	movt	r1, #1
    f570:	mov	r3, r2
    f574:	add	r0, sp, #72	; 0x48
    f578:	bl	c740 <fputs@plt+0x3578>
    f57c:	b	ee94 <fputs@plt+0x5ccc>
    f580:	mov	r7, r8
    f584:	ldr	r3, [sp, #44]	; 0x2c
    f588:	b	f2c0 <fputs@plt+0x60f8>
    f58c:	movw	r1, #15276	; 0x3bac
    f590:	movt	r1, #1
    f594:	bl	90cc <strtok@plt>
    f598:	cmp	r0, #0
    f59c:	beq	f678 <fputs@plt+0x64b0>
    f5a0:	bl	12c94 <_ZdlPv@@Base+0x1424>
    f5a4:	movw	r3, #11404	; 0x2c8c
    f5a8:	movt	r3, #2
    f5ac:	str	r0, [r3]
    f5b0:	b	ebc8 <fputs@plt+0x5a00>
    f5b4:	ldr	r3, [sp, #92]	; 0x5c
    f5b8:	cmp	r3, #0
    f5bc:	bne	ee94 <fputs@plt+0x5ccc>
    f5c0:	movw	r2, #11344	; 0x2c50
    f5c4:	movt	r2, #2
    f5c8:	movw	r1, #16684	; 0x412c
    f5cc:	str	r2, [sp]
    f5d0:	movt	r1, #1
    f5d4:	mov	r3, r2
    f5d8:	add	r0, sp, #72	; 0x48
    f5dc:	bl	c740 <fputs@plt+0x3578>
    f5e0:	b	ee94 <fputs@plt+0x5ccc>
    f5e4:	ldr	r3, [sp, #92]	; 0x5c
    f5e8:	cmp	r3, #0
    f5ec:	bne	ee94 <fputs@plt+0x5ccc>
    f5f0:	movw	r2, #11344	; 0x2c50
    f5f4:	movt	r2, #2
    f5f8:	movw	r1, #16636	; 0x40fc
    f5fc:	str	r2, [sp]
    f600:	movt	r1, #1
    f604:	mov	r3, r2
    f608:	add	r0, sp, #72	; 0x48
    f60c:	bl	c740 <fputs@plt+0x3578>
    f610:	b	ee94 <fputs@plt+0x5ccc>
    f614:	ldr	r3, [sp, #92]	; 0x5c
    f618:	cmp	r3, #0
    f61c:	bne	ee94 <fputs@plt+0x5ccc>
    f620:	movw	r2, #11344	; 0x2c50
    f624:	movt	r2, #2
    f628:	movw	r1, #16612	; 0x40e4
    f62c:	str	r2, [sp]
    f630:	movt	r1, #1
    f634:	mov	r3, r2
    f638:	add	r0, sp, #72	; 0x48
    f63c:	bl	c740 <fputs@plt+0x3578>
    f640:	b	ee94 <fputs@plt+0x5ccc>
    f644:	ldr	r3, [sp, #92]	; 0x5c
    f648:	cmp	r3, #0
    f64c:	bne	ee94 <fputs@plt+0x5ccc>
    f650:	movw	r2, #11344	; 0x2c50
    f654:	movt	r2, #2
    f658:	movw	r1, #16660	; 0x4114
    f65c:	str	r2, [sp]
    f660:	movt	r1, #1
    f664:	mov	r3, r2
    f668:	add	r0, sp, #72	; 0x48
    f66c:	bl	c740 <fputs@plt+0x3578>
    f670:	b	ee94 <fputs@plt+0x5ccc>
    f674:	bl	90a8 <__stack_chk_fail@plt>
    f678:	ldr	r3, [sp, #92]	; 0x5c
    f67c:	cmp	r3, #0
    f680:	bne	ee94 <fputs@plt+0x5ccc>
    f684:	movw	r2, #11344	; 0x2c50
    f688:	movt	r2, #2
    f68c:	movw	r1, #16512	; 0x4080
    f690:	str	r2, [sp]
    f694:	movt	r1, #1
    f698:	mov	r3, r2
    f69c:	add	r0, sp, #72	; 0x48
    f6a0:	bl	c740 <fputs@plt+0x3578>
    f6a4:	b	ee94 <fputs@plt+0x5ccc>
    f6a8:	cmp	sl, #1
    f6ac:	bne	ebc8 <fputs@plt+0x5a00>
    f6b0:	ldr	r3, [sp, #92]	; 0x5c
    f6b4:	cmp	r3, #0
    f6b8:	bne	ee94 <fputs@plt+0x5ccc>
    f6bc:	movw	r2, #11344	; 0x2c50
    f6c0:	movt	r2, #2
    f6c4:	movw	r1, #16416	; 0x4020
    f6c8:	str	r2, [sp]
    f6cc:	movt	r1, #1
    f6d0:	mov	r3, r2
    f6d4:	add	r0, sp, #72	; 0x48
    f6d8:	bl	c740 <fputs@plt+0x3578>
    f6dc:	b	ee94 <fputs@plt+0x5ccc>
    f6e0:	add	r0, sp, #72	; 0x48
    f6e4:	bl	c7a4 <fputs@plt+0x35dc>
    f6e8:	bl	8fac <__cxa_end_cleanup@plt>
    f6ec:	ldr	r3, [sp, #92]	; 0x5c
    f6f0:	cmp	r3, #0
    f6f4:	bne	ee94 <fputs@plt+0x5ccc>
    f6f8:	movw	r2, #11344	; 0x2c50
    f6fc:	movt	r2, #2
    f700:	movw	r1, #16192	; 0x3f40
    f704:	str	r2, [sp]
    f708:	movt	r1, #1
    f70c:	mov	r3, r2
    f710:	add	r0, sp, #72	; 0x48
    f714:	bl	c740 <fputs@plt+0x3578>
    f718:	b	ee94 <fputs@plt+0x5ccc>
    f71c:	b	f6e0 <fputs@plt+0x6518>
    f720:	andeq	r3, r1, ip, lsr #21
    f724:	movw	r3, #11384	; 0x2c78
    f728:	movt	r3, #2
    f72c:	ldr	r2, [r3]
    f730:	str	r0, [r3]
    f734:	mov	r0, r2
    f738:	bx	lr
    f73c:	nop	{0}
    f740:	mov	r1, r0
    f744:	movw	r0, #11376	; 0x2c70
    f748:	movt	r0, #2
    f74c:	b	11d88 <_ZdlPv@@Base+0x518>
    f750:	push	{r4, r5, r6, r7, lr}
    f754:	sub	sp, sp, #12
    f758:	mov	r6, r1
    f75c:	mov	r7, r0
    f760:	bl	900c <strlen@plt>
    f764:	movw	r4, #61700	; 0xf104
    f768:	movt	r4, #1
    f76c:	mov	r5, r0
    f770:	ldr	r0, [r4]
    f774:	bl	900c <strlen@plt>
    f778:	add	r0, r5, r0
    f77c:	add	r0, r0, #5
    f780:	bl	9078 <_Znaj@plt>
    f784:	ldr	ip, [r4]
    f788:	mov	r1, #1
    f78c:	mvn	r2, #0
    f790:	movw	r3, #16820	; 0x41b4
    f794:	str	r7, [sp, #4]
    f798:	movt	r3, #1
    f79c:	str	ip, [sp]
    f7a0:	mov	r5, r0
    f7a4:	bl	9138 <__sprintf_chk@plt>
    f7a8:	mov	r2, r6
    f7ac:	mov	r1, r5
    f7b0:	movw	r0, #11376	; 0x2c70
    f7b4:	movt	r0, #2
    f7b8:	bl	11e78 <_ZdlPv@@Base+0x608>
    f7bc:	cmp	r5, #0
    f7c0:	mov	r4, r0
    f7c4:	beq	f7d0 <fputs@plt+0x6608>
    f7c8:	mov	r0, r5
    f7cc:	bl	90e4 <_ZdaPv@plt>
    f7d0:	mov	r0, r4
    f7d4:	add	sp, sp, #12
    f7d8:	pop	{r4, r5, r6, r7, pc}
    f7dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
    f7e0:	sub	sp, sp, #8
    f7e4:	ldr	r6, [r1, #36]	; 0x24
    f7e8:	ldr	fp, [r1, #32]
    f7ec:	ldr	sl, [r1]
    f7f0:	add	r9, r0, r6, lsl #2
    f7f4:	mov	r5, fp
    f7f8:	mov	r7, sl
    f7fc:	cmp	r6, r5
    f800:	cmpgt	r7, r6
    f804:	ble	f858 <fputs@plt+0x6690>
    f808:	rsb	r4, r6, r7
    f80c:	rsb	r8, r5, r6
    f810:	cmp	r4, r8
    f814:	bgt	f874 <fputs@plt+0x66ac>
    f818:	cmp	r4, #0
    f81c:	add	r4, r5, r4
    f820:	addgt	r5, r0, r5, lsl #2
    f824:	movgt	r3, r9
    f828:	addgt	r8, r0, r4, lsl #2
    f82c:	ble	f848 <fputs@plt+0x6680>
    f830:	ldr	ip, [r3]
    f834:	ldr	r2, [r5]
    f838:	str	ip, [r5], #4
    f83c:	cmp	r5, r8
    f840:	str	r2, [r3], #4
    f844:	bne	f830 <fputs@plt+0x6668>
    f848:	mov	r5, r4
    f84c:	cmp	r6, r5
    f850:	cmpgt	r7, r6
    f854:	bgt	f808 <fputs@plt+0x6640>
    f858:	rsb	r6, r6, sl
    f85c:	str	sl, [r1, #36]	; 0x24
    f860:	add	fp, fp, r6
    f864:	str	fp, [r1, #32]
    f868:	add	sp, sp, #8
    f86c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
    f870:	bx	lr
    f874:	cmp	r8, #0
    f878:	ble	f8b4 <fputs@plt+0x66ec>
    f87c:	rsb	r2, r6, r5
    f880:	add	r4, r8, r5
    f884:	add	r2, r7, r2
    f888:	add	r3, r0, r5, lsl #2
    f88c:	add	r4, r0, r4, lsl #2
    f890:	str	r1, [sp, #4]
    f894:	add	r2, r0, r2, lsl #2
    f898:	ldr	r1, [r2]
    f89c:	ldr	ip, [r3]
    f8a0:	str	r1, [r3], #4
    f8a4:	cmp	r3, r4
    f8a8:	str	ip, [r2], #4
    f8ac:	bne	f898 <fputs@plt+0x66d0>
    f8b0:	ldr	r1, [sp, #4]
    f8b4:	rsb	r7, r8, r7
    f8b8:	b	f7fc <fputs@plt+0x6634>
    f8bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f8c0:	sub	sp, sp, #68	; 0x44
    f8c4:	mov	r9, r2
    f8c8:	ldrb	r2, [r2]
    f8cc:	ldr	r4, [sp, #116]	; 0x74
    f8d0:	cmp	r2, #58	; 0x3a
    f8d4:	str	r3, [sp, #24]
    f8d8:	str	r1, [sp, #20]
    f8dc:	ldr	r3, [r4, #4]
    f8e0:	moveq	r3, #0
    f8e4:	subs	r6, r0, #0
    f8e8:	str	r3, [sp, #8]
    f8ec:	ble	fb48 <fputs@plt+0x6980>
    f8f0:	ldr	r3, [r4]
    f8f4:	mov	r2, #0
    f8f8:	str	r2, [r4, #12]
    f8fc:	cmp	r3, r2
    f900:	beq	faa0 <fputs@plt+0x68d8>
    f904:	ldr	r2, [r4, #16]
    f908:	cmp	r2, #0
    f90c:	bne	f978 <fputs@plt+0x67b0>
    f910:	ldr	r0, [sp, #112]	; 0x70
    f914:	str	r3, [r4, #36]	; 0x24
    f918:	cmp	r0, #0
    f91c:	str	r3, [r4, #32]
    f920:	mov	r3, #0
    f924:	str	r3, [r4, #20]
    f928:	movne	r0, #1
    f92c:	beq	fb80 <fputs@plt+0x69b8>
    f930:	str	r0, [r4, #28]
    f934:	ldrb	r3, [r9]
    f938:	cmp	r3, #45	; 0x2d
    f93c:	addeq	r9, r9, #1
    f940:	moveq	r3, #2
    f944:	streq	r3, [r4, #24]
    f948:	beq	f970 <fputs@plt+0x67a8>
    f94c:	cmp	r3, #43	; 0x2b
    f950:	addeq	r9, r9, #1
    f954:	moveq	r3, #0
    f958:	streq	r3, [r4, #24]
    f95c:	beq	f970 <fputs@plt+0x67a8>
    f960:	cmp	r0, #0
    f964:	movne	r3, #0
    f968:	moveq	r3, #1
    f96c:	str	r3, [r4, #24]
    f970:	mov	r3, #1
    f974:	str	r3, [r4, #16]
    f978:	ldr	r7, [r4, #20]
    f97c:	cmp	r7, #0
    f980:	beq	faac <fputs@plt+0x68e4>
    f984:	ldrb	r3, [r7]
    f988:	cmp	r3, #0
    f98c:	beq	faac <fputs@plt+0x68e4>
    f990:	ldr	r3, [sp, #24]
    f994:	cmp	r3, #0
    f998:	beq	fa00 <fputs@plt+0x6838>
    f99c:	ldr	r3, [r4]
    f9a0:	ldr	r0, [sp, #20]
    f9a4:	str	r3, [sp, #12]
    f9a8:	ldr	r3, [r0, r3, lsl #2]
    f9ac:	str	r3, [sp, #28]
    f9b0:	ldr	r3, [sp, #12]
    f9b4:	lsl	r3, r3, #2
    f9b8:	str	r3, [sp, #60]	; 0x3c
    f9bc:	ldr	r3, [sp, #28]
    f9c0:	ldrb	r3, [r3, #1]
    f9c4:	cmp	r3, #45	; 0x2d
    f9c8:	str	r3, [sp, #32]
    f9cc:	beq	fc18 <fputs@plt+0x6a50>
    f9d0:	ldr	r3, [sp, #108]	; 0x6c
    f9d4:	cmp	r3, #0
    f9d8:	beq	fa00 <fputs@plt+0x6838>
    f9dc:	ldr	r0, [sp, #28]
    f9e0:	ldrb	r3, [r0, #2]
    f9e4:	cmp	r3, #0
    f9e8:	bne	fc18 <fputs@plt+0x6a50>
    f9ec:	mov	r0, r9
    f9f0:	ldr	r1, [sp, #32]
    f9f4:	bl	8f88 <strchr@plt>
    f9f8:	cmp	r0, #0
    f9fc:	beq	fc18 <fputs@plt+0x6a50>
    fa00:	add	r8, r7, #1
    fa04:	str	r8, [r4, #20]
    fa08:	ldrb	r7, [r7]
    fa0c:	mov	r0, r9
    fa10:	mov	r1, r7
    fa14:	mov	r5, r7
    fa18:	bl	8f88 <strchr@plt>
    fa1c:	ldrb	r3, [r8]
    fa20:	cmp	r3, #0
    fa24:	ldreq	r3, [r4]
    fa28:	addeq	r3, r3, #1
    fa2c:	streq	r3, [r4]
    fa30:	cmp	r0, #0
    fa34:	cmpne	r7, #58	; 0x3a
    fa38:	bne	fbcc <fputs@plt+0x6a04>
    fa3c:	ldr	r3, [sp, #8]
    fa40:	cmp	r3, #0
    fa44:	beq	fa8c <fputs@plt+0x68c4>
    fa48:	ldr	r3, [r4, #28]
    fa4c:	movw	r1, #32
    fa50:	movt	r1, #2
    fa54:	cmp	r3, #0
    fa58:	ldreq	r0, [sp, #20]
    fa5c:	movwne	r2, #17144	; 0x42f8
    fa60:	ldrne	lr, [sp, #20]
    fa64:	movweq	r2, #17172	; 0x4314
    fa68:	ldrne	r0, [r1]
    fa6c:	movtne	r2, #1
    fa70:	ldreq	r3, [r0]
    fa74:	movteq	r2, #1
    fa78:	ldreq	r0, [r1]
    fa7c:	mov	r1, #1
    fa80:	ldrne	r3, [lr]
    fa84:	str	r7, [sp]
    fa88:	bl	90b4 <__fprintf_chk@plt>
    fa8c:	str	r7, [r4, #8]
    fa90:	mov	r5, #63	; 0x3f
    fa94:	mov	r0, r5
    fa98:	add	sp, sp, #68	; 0x44
    fa9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    faa0:	mov	r3, #1
    faa4:	str	r3, [r4]
    faa8:	b	f910 <fputs@plt+0x6748>
    faac:	ldr	r2, [r4]
    fab0:	ldr	r3, [r4, #36]	; 0x24
    fab4:	cmp	r3, r2
    fab8:	ldr	r3, [r4, #32]
    fabc:	strgt	r2, [r4, #36]	; 0x24
    fac0:	cmp	r2, r3
    fac4:	ldr	r3, [r4, #24]
    fac8:	strlt	r2, [r4, #32]
    facc:	cmp	r3, #1
    fad0:	beq	fdcc <fputs@plt+0x6c04>
    fad4:	cmp	r6, r2
    fad8:	beq	fdc0 <fputs@plt+0x6bf8>
    fadc:	ldr	r0, [sp, #20]
    fae0:	ldr	r3, [r0, r2, lsl #2]
    fae4:	ldrb	r1, [r3]
    fae8:	cmp	r1, #45	; 0x2d
    faec:	bne	fb58 <fputs@plt+0x6990>
    faf0:	ldrb	r1, [r3, #1]
    faf4:	cmp	r1, #45	; 0x2d
    faf8:	bne	fb98 <fputs@plt+0x69d0>
    fafc:	ldrb	r1, [r3, #2]
    fb00:	cmp	r1, #0
    fb04:	bne	fb98 <fputs@plt+0x69d0>
    fb08:	ldr	r3, [r4, #32]
    fb0c:	add	r2, r2, #1
    fb10:	ldr	r1, [r4, #36]	; 0x24
    fb14:	str	r2, [r4]
    fb18:	cmp	r3, r1
    fb1c:	beq	ff70 <fputs@plt+0x6da8>
    fb20:	cmp	r2, r1
    fb24:	beq	fb34 <fputs@plt+0x696c>
    fb28:	mov	r1, r4
    fb2c:	bl	f7dc <fputs@plt+0x6614>
    fb30:	ldr	r3, [r4, #32]
    fb34:	mov	r2, r6
    fb38:	str	r6, [r4, #36]	; 0x24
    fb3c:	str	r6, [r4]
    fb40:	cmp	r2, r3
    fb44:	strne	r3, [r4]
    fb48:	mvn	r5, #0
    fb4c:	mov	r0, r5
    fb50:	add	sp, sp, #68	; 0x44
    fb54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fb58:	ldr	r1, [r4, #24]
    fb5c:	cmp	r1, #0
    fb60:	beq	fb48 <fputs@plt+0x6980>
    fb64:	mov	r5, #1
    fb68:	add	r2, r2, #1
    fb6c:	str	r3, [r4, #12]
    fb70:	str	r2, [r4]
    fb74:	mov	r0, r5
    fb78:	add	sp, sp, #68	; 0x44
    fb7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fb80:	movw	r0, #16896	; 0x4200
    fb84:	movt	r0, #1
    fb88:	bl	8f64 <getenv@plt>
    fb8c:	adds	r0, r0, #0
    fb90:	movne	r0, #1
    fb94:	b	f930 <fputs@plt+0x6768>
    fb98:	ldrb	r1, [r3, #1]
    fb9c:	cmp	r1, #0
    fba0:	beq	fb58 <fputs@plt+0x6990>
    fba4:	ldr	r2, [sp, #24]
    fba8:	cmp	r2, #0
    fbac:	moveq	r7, #1
    fbb0:	beq	fbc0 <fputs@plt+0x69f8>
    fbb4:	cmp	r1, #45	; 0x2d
    fbb8:	moveq	r7, #2
    fbbc:	movne	r7, #1
    fbc0:	add	r7, r3, r7
    fbc4:	str	r7, [r4, #20]
    fbc8:	b	f990 <fputs@plt+0x67c8>
    fbcc:	ldrb	r3, [r0]
    fbd0:	cmp	r3, #87	; 0x57
    fbd4:	ldrb	r3, [r0, #1]
    fbd8:	beq	ff7c <fputs@plt+0x6db4>
    fbdc:	cmp	r3, #58	; 0x3a
    fbe0:	bne	fb74 <fputs@plt+0x69ac>
    fbe4:	ldrb	r3, [r0, #2]
    fbe8:	cmp	r3, #58	; 0x3a
    fbec:	ldrb	r3, [r8]
    fbf0:	beq	101a4 <fputs@plt+0x6fdc>
    fbf4:	cmp	r3, #0
    fbf8:	ldr	r3, [r4]
    fbfc:	beq	10150 <fputs@plt+0x6f88>
    fc00:	add	r3, r3, #1
    fc04:	str	r8, [r4, #12]
    fc08:	str	r3, [r4]
    fc0c:	mov	r3, #0
    fc10:	str	r3, [r4, #20]
    fc14:	b	fb74 <fputs@plt+0x69ac>
    fc18:	ldrb	r3, [r7]
    fc1c:	cmp	r3, #61	; 0x3d
    fc20:	cmpne	r3, #0
    fc24:	str	r3, [sp, #36]	; 0x24
    fc28:	beq	100c0 <fputs@plt+0x6ef8>
    fc2c:	add	r3, r7, #1
    fc30:	mov	r1, r3
    fc34:	ldrb	r2, [r3], #1
    fc38:	cmp	r2, #61	; 0x3d
    fc3c:	cmpne	r2, #0
    fc40:	bne	fc30 <fputs@plt+0x6a68>
    fc44:	str	r1, [sp, #40]	; 0x28
    fc48:	ldr	r3, [sp, #24]
    fc4c:	ldr	fp, [r3]
    fc50:	cmp	fp, #0
    fc54:	beq	100c8 <fputs@plt+0x6f00>
    fc58:	ldr	sl, [sp, #24]
    fc5c:	mov	r5, #0
    fc60:	ldr	r3, [sp, #40]	; 0x28
    fc64:	mvn	lr, #0
    fc68:	str	r6, [sp, #44]	; 0x2c
    fc6c:	mov	r6, fp
    fc70:	str	r9, [sp, #48]	; 0x30
    fc74:	rsb	r8, r7, r3
    fc78:	str	r4, [sp, #52]	; 0x34
    fc7c:	mov	fp, r5
    fc80:	str	lr, [sp, #56]	; 0x38
    fc84:	mov	r9, sl
    fc88:	mov	r4, r5
    fc8c:	b	fcc0 <fputs@plt+0x6af8>
    fc90:	ldr	r3, [sp, #108]	; 0x6c
    fc94:	cmp	r3, #0
    fc98:	bne	fcac <fputs@plt+0x6ae4>
    fc9c:	ldr	r2, [fp, #4]
    fca0:	ldr	r3, [r9, #4]
    fca4:	cmp	r2, r3
    fca8:	beq	fd9c <fputs@plt+0x6bd4>
    fcac:	mov	r4, #1
    fcb0:	ldr	r6, [r9, #16]!
    fcb4:	add	r5, r5, #1
    fcb8:	cmp	r6, #0
    fcbc:	beq	fd0c <fputs@plt+0x6b44>
    fcc0:	mov	r0, r6
    fcc4:	mov	r1, r7
    fcc8:	mov	r2, r8
    fccc:	mov	sl, r9
    fcd0:	bl	9150 <strncmp@plt>
    fcd4:	cmp	r0, #0
    fcd8:	bne	fcb0 <fputs@plt+0x6ae8>
    fcdc:	mov	r0, r6
    fce0:	bl	900c <strlen@plt>
    fce4:	cmp	r0, r8
    fce8:	beq	ff0c <fputs@plt+0x6d44>
    fcec:	cmp	fp, #0
    fcf0:	bne	fc90 <fputs@plt+0x6ac8>
    fcf4:	mov	fp, r9
    fcf8:	ldr	r6, [r9, #16]!
    fcfc:	str	r5, [sp, #56]	; 0x38
    fd00:	add	r5, r5, #1
    fd04:	cmp	r6, #0
    fd08:	bne	fcc0 <fputs@plt+0x6af8>
    fd0c:	mov	r3, r4
    fd10:	cmp	r3, #0
    fd14:	ldr	r6, [sp, #44]	; 0x2c
    fd18:	ldr	r9, [sp, #48]	; 0x30
    fd1c:	ldr	r4, [sp, #52]	; 0x34
    fd20:	beq	fe50 <fputs@plt+0x6c88>
    fd24:	ldr	r3, [sp, #8]
    fd28:	cmp	r3, #0
    fd2c:	beq	fd68 <fputs@plt+0x6ba0>
    fd30:	movw	r1, #32
    fd34:	movt	r1, #2
    fd38:	ldr	lr, [sp, #20]
    fd3c:	movw	r2, #16912	; 0x4210
    fd40:	ldr	r0, [r1]
    fd44:	movt	r2, #1
    fd48:	ldr	r1, [sp, #28]
    fd4c:	ldr	r3, [lr]
    fd50:	str	r1, [sp]
    fd54:	mov	r1, #1
    fd58:	bl	90b4 <__fprintf_chk@plt>
    fd5c:	ldr	r3, [r4]
    fd60:	ldr	r7, [r4, #20]
    fd64:	str	r3, [sp, #12]
    fd68:	mov	r0, r7
    fd6c:	mov	r5, #63	; 0x3f
    fd70:	bl	900c <strlen@plt>
    fd74:	ldr	r3, [sp, #12]
    fd78:	add	r2, r3, #1
    fd7c:	mov	r3, #0
    fd80:	str	r2, [r4]
    fd84:	str	r3, [r4, #8]
    fd88:	add	r0, r7, r0
    fd8c:	str	r0, [r4, #20]
    fd90:	mov	r0, r5
    fd94:	add	sp, sp, #68	; 0x44
    fd98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fd9c:	ldr	r2, [fp, #8]
    fda0:	ldr	r3, [r9, #8]
    fda4:	cmp	r2, r3
    fda8:	bne	fcac <fputs@plt+0x6ae4>
    fdac:	ldr	r2, [fp, #12]
    fdb0:	ldr	r3, [r9, #12]
    fdb4:	cmp	r2, r3
    fdb8:	movne	r4, #1
    fdbc:	b	fcb0 <fputs@plt+0x6ae8>
    fdc0:	ldr	r2, [r4, #36]	; 0x24
    fdc4:	ldr	r3, [r4, #32]
    fdc8:	b	fb40 <fputs@plt+0x6978>
    fdcc:	ldr	r1, [r4, #32]
    fdd0:	ldr	r3, [r4, #36]	; 0x24
    fdd4:	cmp	r1, r3
    fdd8:	beq	ff64 <fputs@plt+0x6d9c>
    fddc:	cmp	r2, r3
    fde0:	beq	fdf4 <fputs@plt+0x6c2c>
    fde4:	ldr	r0, [sp, #20]
    fde8:	mov	r1, r4
    fdec:	bl	f7dc <fputs@plt+0x6614>
    fdf0:	ldr	r2, [r4]
    fdf4:	cmp	r6, r2
    fdf8:	ble	1019c <fputs@plt+0x6fd4>
    fdfc:	sub	r1, r2, #-1073741823	; 0xc0000001
    fe00:	mov	r3, r2
    fe04:	ldr	r2, [sp, #20]
    fe08:	add	r1, r2, r1, lsl #2
    fe0c:	b	fe20 <fputs@plt+0x6c58>
    fe10:	add	r3, r3, #1
    fe14:	str	r3, [r4]
    fe18:	cmp	r3, r6
    fe1c:	beq	fe44 <fputs@plt+0x6c7c>
    fe20:	ldr	r2, [r1, #4]!
    fe24:	ldrb	r0, [r2]
    fe28:	cmp	r0, #45	; 0x2d
    fe2c:	bne	fe10 <fputs@plt+0x6c48>
    fe30:	ldrb	r2, [r2, #1]
    fe34:	cmp	r2, #0
    fe38:	beq	fe10 <fputs@plt+0x6c48>
    fe3c:	ldr	r2, [r4]
    fe40:	b	fe48 <fputs@plt+0x6c80>
    fe44:	mov	r2, r3
    fe48:	str	r3, [r4, #36]	; 0x24
    fe4c:	b	fad4 <fputs@plt+0x690c>
    fe50:	cmp	fp, #0
    fe54:	beq	100c8 <fputs@plt+0x6f00>
    fe58:	ldr	r5, [sp, #56]	; 0x38
    fe5c:	mov	sl, fp
    fe60:	ldr	r0, [sp, #40]	; 0x28
    fe64:	ldr	lr, [sp, #12]
    fe68:	add	r3, lr, #1
    fe6c:	str	r3, [r4]
    fe70:	ldrb	r2, [r0]
    fe74:	cmp	r2, #0
    fe78:	beq	ff1c <fputs@plt+0x6d54>
    fe7c:	ldr	r3, [sl, #4]
    fe80:	cmp	r3, #0
    fe84:	addne	r3, r0, #1
    fe88:	strne	r3, [r4, #12]
    fe8c:	bne	ff28 <fputs@plt+0x6d60>
    fe90:	ldr	r3, [sp, #8]
    fe94:	cmp	r3, #0
    fe98:	beq	feec <fputs@plt+0x6d24>
    fe9c:	ldr	r0, [sp, #20]
    fea0:	ldr	lr, [sp, #60]	; 0x3c
    fea4:	ldr	r3, [r0, lr]
    fea8:	ldrb	r2, [r3, #1]
    feac:	cmp	r2, #45	; 0x2d
    feb0:	beq	1021c <fputs@plt+0x7054>
    feb4:	ldrb	ip, [r3]
    feb8:	movw	r0, #32
    febc:	ldr	r1, [sp, #20]
    fec0:	movt	r0, #2
    fec4:	movw	r2, #16992	; 0x4260
    fec8:	movt	r2, #1
    fecc:	ldr	r3, [r1]
    fed0:	mov	r1, #1
    fed4:	str	ip, [sp]
    fed8:	ldr	ip, [sl]
    fedc:	ldr	r0, [r0]
    fee0:	str	ip, [sp, #4]
    fee4:	bl	90b4 <__fprintf_chk@plt>
    fee8:	ldr	r7, [r4, #20]
    feec:	mov	r0, r7
    fef0:	mov	r5, #63	; 0x3f
    fef4:	bl	900c <strlen@plt>
    fef8:	ldr	r3, [sl, #12]
    fefc:	str	r3, [r4, #8]
    ff00:	add	r0, r7, r0
    ff04:	str	r0, [r4, #20]
    ff08:	b	fb74 <fputs@plt+0x69ac>
    ff0c:	ldr	r6, [sp, #44]	; 0x2c
    ff10:	ldr	r9, [sp, #48]	; 0x30
    ff14:	ldr	r4, [sp, #52]	; 0x34
    ff18:	b	fe60 <fputs@plt+0x6c98>
    ff1c:	ldr	r1, [sl, #4]
    ff20:	cmp	r1, #1
    ff24:	beq	10170 <fputs@plt+0x6fa8>
    ff28:	mov	r0, r7
    ff2c:	bl	900c <strlen@plt>
    ff30:	ldr	r1, [sp, #104]	; 0x68
    ff34:	cmp	r1, #0
    ff38:	add	r0, r7, r0
    ff3c:	str	r0, [r4, #20]
    ff40:	beq	ff48 <fputs@plt+0x6d80>
    ff44:	str	r5, [r1]
    ff48:	ldr	r3, [sl, #8]
    ff4c:	cmp	r3, #0
    ff50:	ldrne	r2, [sl, #12]
    ff54:	movne	r5, #0
    ff58:	ldreq	r5, [sl, #12]
    ff5c:	strne	r2, [r3]
    ff60:	b	fb74 <fputs@plt+0x69ac>
    ff64:	cmp	r2, r1
    ff68:	strne	r2, [r4, #32]
    ff6c:	b	fdf4 <fputs@plt+0x6c2c>
    ff70:	mov	r3, r2
    ff74:	str	r2, [r4, #32]
    ff78:	b	fb34 <fputs@plt+0x696c>
    ff7c:	cmp	r3, #59	; 0x3b
    ff80:	bne	fbdc <fputs@plt+0x6a14>
    ff84:	ldrb	r3, [r8]
    ff88:	cmp	r3, #0
    ff8c:	ldr	r3, [r4]
    ff90:	beq	101f8 <fputs@plt+0x7030>
    ff94:	add	r3, r3, #1
    ff98:	str	r8, [sp, #16]
    ff9c:	str	r8, [r4, #12]
    ffa0:	str	r3, [r4]
    ffa4:	ldr	r3, [sp, #16]
    ffa8:	str	r3, [r4, #20]
    ffac:	ldrb	r7, [r3]
    ffb0:	cmp	r7, #61	; 0x3d
    ffb4:	cmpne	r7, #0
    ffb8:	beq	10460 <fputs@plt+0x7298>
    ffbc:	add	r3, r3, #1
    ffc0:	mov	r2, r3
    ffc4:	ldrb	r7, [r3], #1
    ffc8:	cmp	r7, #61	; 0x3d
    ffcc:	cmpne	r7, #0
    ffd0:	bne	ffc0 <fputs@plt+0x6df8>
    ffd4:	str	r2, [sp, #12]
    ffd8:	ldr	r3, [sp, #24]
    ffdc:	ldr	sl, [r3]
    ffe0:	cmp	sl, #0
    ffe4:	beq	10498 <fputs@plt+0x72d0>
    ffe8:	ldr	fp, [sp, #24]
    ffec:	mov	r5, #0
    fff0:	ldr	lr, [sp, #16]
    fff4:	ldr	r3, [sp, #12]
    fff8:	str	r7, [sp, #28]
    fffc:	rsb	r8, lr, r3
   10000:	str	r6, [sp, #32]
   10004:	str	r9, [sp, #36]	; 0x24
   10008:	mov	r7, lr
   1000c:	str	r4, [sp, #40]	; 0x28
   10010:	mov	r6, r5
   10014:	mov	r4, fp
   10018:	mov	r9, sl
   1001c:	mov	fp, r5
   10020:	str	r5, [sp, #24]
   10024:	mov	r0, r9
   10028:	mov	r1, r7
   1002c:	mov	r2, r8
   10030:	mov	sl, r4
   10034:	bl	9150 <strncmp@plt>
   10038:	cmp	r0, #0
   1003c:	mov	r0, r9
   10040:	bne	10060 <fputs@plt+0x6e98>
   10044:	bl	900c <strlen@plt>
   10048:	cmp	r8, r0
   1004c:	beq	102a0 <fputs@plt+0x70d8>
   10050:	cmp	fp, #0
   10054:	streq	r5, [sp, #24]
   10058:	movne	r6, #1
   1005c:	moveq	fp, r4
   10060:	ldr	r9, [r4, #16]!
   10064:	add	r5, r5, #1
   10068:	cmp	r9, #0
   1006c:	bne	10024 <fputs@plt+0x6e5c>
   10070:	mov	ip, r6
   10074:	cmp	ip, #0
   10078:	ldr	r7, [sp, #28]
   1007c:	ldr	r6, [sp, #32]
   10080:	ldr	r9, [sp, #36]	; 0x24
   10084:	ldr	r4, [sp, #40]	; 0x28
   10088:	beq	10324 <fputs@plt+0x715c>
   1008c:	ldr	r3, [sp, #8]
   10090:	cmp	r3, #0
   10094:	bne	10338 <fputs@plt+0x7170>
   10098:	ldr	r6, [sp, #16]
   1009c:	mov	r0, r6
   100a0:	mov	r5, #63	; 0x3f
   100a4:	bl	900c <strlen@plt>
   100a8:	ldr	r3, [r4]
   100ac:	add	r3, r3, #1
   100b0:	str	r3, [r4]
   100b4:	add	r0, r6, r0
   100b8:	str	r0, [r4, #20]
   100bc:	b	fb74 <fputs@plt+0x69ac>
   100c0:	str	r7, [sp, #40]	; 0x28
   100c4:	b	fc48 <fputs@plt+0x6a80>
   100c8:	ldr	r3, [sp, #108]	; 0x6c
   100cc:	cmp	r3, #0
   100d0:	bne	1024c <fputs@plt+0x7084>
   100d4:	ldr	r3, [sp, #8]
   100d8:	cmp	r3, #0
   100dc:	beq	10128 <fputs@plt+0x6f60>
   100e0:	ldr	r3, [sp, #32]
   100e4:	cmp	r3, #45	; 0x2d
   100e8:	beq	1037c <fputs@plt+0x71b4>
   100ec:	ldr	r0, [sp, #28]
   100f0:	movw	r1, #32
   100f4:	ldr	lr, [sp, #20]
   100f8:	movt	r1, #2
   100fc:	movw	r2, #17112	; 0x42d8
   10100:	movt	r2, #1
   10104:	ldrb	ip, [r0]
   10108:	ldr	r3, [lr]
   1010c:	ldr	r0, [r1]
   10110:	mov	r1, #1
   10114:	str	r7, [sp, #4]
   10118:	str	ip, [sp]
   1011c:	bl	90b4 <__fprintf_chk@plt>
   10120:	ldr	r3, [r4]
   10124:	str	r3, [sp, #12]
   10128:	ldr	r3, [sp, #12]
   1012c:	mov	r5, #63	; 0x3f
   10130:	add	r2, r3, #1
   10134:	movw	r3, #14876	; 0x3a1c
   10138:	str	r2, [r4]
   1013c:	movt	r3, #1
   10140:	mov	r2, #0
   10144:	str	r3, [r4, #20]
   10148:	str	r2, [r4, #8]
   1014c:	b	fb74 <fputs@plt+0x69ac>
   10150:	cmp	r3, r6
   10154:	beq	1027c <fputs@plt+0x70b4>
   10158:	ldr	r0, [sp, #20]
   1015c:	ldr	r2, [r0, r3, lsl #2]
   10160:	add	r3, r3, #1
   10164:	str	r3, [r4]
   10168:	str	r2, [r4, #12]
   1016c:	b	fc0c <fputs@plt+0x6a44>
   10170:	cmp	r6, r3
   10174:	ble	101c0 <fputs@plt+0x6ff8>
   10178:	ldr	r2, [sp, #20]
   1017c:	ldr	lr, [sp, #60]	; 0x3c
   10180:	ldr	r0, [sp, #12]
   10184:	add	r3, r2, lr
   10188:	add	r2, r0, #2
   1018c:	str	r2, [r4]
   10190:	ldr	r3, [r3, #4]
   10194:	str	r3, [r4, #12]
   10198:	b	ff28 <fputs@plt+0x6d60>
   1019c:	mov	r3, r2
   101a0:	b	fe48 <fputs@plt+0x6c80>
   101a4:	cmp	r3, #0
   101a8:	strne	r8, [r4, #12]
   101ac:	streq	r3, [r4, #12]
   101b0:	ldrne	r3, [r4]
   101b4:	addne	r3, r3, #1
   101b8:	strne	r3, [r4]
   101bc:	b	fc0c <fputs@plt+0x6a44>
   101c0:	ldr	r3, [sp, #8]
   101c4:	cmp	r3, #0
   101c8:	bne	103b0 <fputs@plt+0x71e8>
   101cc:	mov	r0, r7
   101d0:	bl	900c <strlen@plt>
   101d4:	ldr	r3, [sl, #12]
   101d8:	str	r3, [r4, #8]
   101dc:	add	r0, r7, r0
   101e0:	str	r0, [r4, #20]
   101e4:	ldrb	r3, [r9]
   101e8:	cmp	r3, #58	; 0x3a
   101ec:	bne	fa90 <fputs@plt+0x68c8>
   101f0:	mov	r5, #58	; 0x3a
   101f4:	b	fb74 <fputs@plt+0x69ac>
   101f8:	cmp	r3, r6
   101fc:	beq	10414 <fputs@plt+0x724c>
   10200:	ldr	r0, [sp, #20]
   10204:	ldr	r2, [r0, r3, lsl #2]
   10208:	add	r3, r3, #1
   1020c:	str	r3, [r4]
   10210:	str	r2, [sp, #16]
   10214:	str	r2, [r4, #12]
   10218:	b	ffa4 <fputs@plt+0x6ddc>
   1021c:	ldr	ip, [sl]
   10220:	movw	r1, #32
   10224:	movt	r1, #2
   10228:	ldr	r3, [r0]
   1022c:	movw	r2, #16944	; 0x4230
   10230:	movt	r2, #1
   10234:	ldr	r0, [r1]
   10238:	mov	r1, #1
   1023c:	str	ip, [sp]
   10240:	bl	90b4 <__fprintf_chk@plt>
   10244:	ldr	r7, [r4, #20]
   10248:	b	feec <fputs@plt+0x6d24>
   1024c:	ldr	r3, [sp, #32]
   10250:	cmp	r3, #45	; 0x2d
   10254:	beq	10370 <fputs@plt+0x71a8>
   10258:	ldr	r1, [sp, #36]	; 0x24
   1025c:	mov	r0, r9
   10260:	bl	8f88 <strchr@plt>
   10264:	cmp	r0, #0
   10268:	bne	fa00 <fputs@plt+0x6838>
   1026c:	ldr	r3, [sp, #8]
   10270:	cmp	r3, #0
   10274:	bne	100ec <fputs@plt+0x6f24>
   10278:	b	10128 <fputs@plt+0x6f60>
   1027c:	ldr	r3, [sp, #8]
   10280:	cmp	r3, #0
   10284:	bne	1046c <fputs@plt+0x72a4>
   10288:	str	r7, [r4, #8]
   1028c:	ldrb	r5, [r9]
   10290:	cmp	r5, #58	; 0x3a
   10294:	movne	r5, #63	; 0x3f
   10298:	moveq	r5, #58	; 0x3a
   1029c:	b	fc0c <fputs@plt+0x6a44>
   102a0:	ldr	r7, [sp, #28]
   102a4:	ldr	r6, [sp, #32]
   102a8:	ldr	r9, [sp, #36]	; 0x24
   102ac:	ldr	r4, [sp, #40]	; 0x28
   102b0:	cmp	r7, #0
   102b4:	beq	103e4 <fputs@plt+0x721c>
   102b8:	ldr	r3, [sl, #4]
   102bc:	cmp	r3, #0
   102c0:	ldrne	r0, [sp, #12]
   102c4:	addne	r3, r0, #1
   102c8:	strne	r3, [r4, #12]
   102cc:	bne	103f0 <fputs@plt+0x7228>
   102d0:	ldr	r3, [sp, #8]
   102d4:	cmp	r3, #0
   102d8:	beq	10308 <fputs@plt+0x7140>
   102dc:	ldr	ip, [sl]
   102e0:	movw	r0, #32
   102e4:	ldr	lr, [sp, #20]
   102e8:	movt	r0, #2
   102ec:	movw	r2, #17276	; 0x437c
   102f0:	mov	r1, #1
   102f4:	movt	r2, #1
   102f8:	ldr	r3, [lr]
   102fc:	str	ip, [sp]
   10300:	ldr	r0, [r0]
   10304:	bl	90b4 <__fprintf_chk@plt>
   10308:	ldr	r6, [r4, #20]
   1030c:	mov	r5, #63	; 0x3f
   10310:	mov	r0, r6
   10314:	bl	900c <strlen@plt>
   10318:	add	r0, r6, r0
   1031c:	str	r0, [r4, #20]
   10320:	b	fb74 <fputs@plt+0x69ac>
   10324:	cmp	fp, #0
   10328:	beq	10498 <fputs@plt+0x72d0>
   1032c:	ldr	r5, [sp, #24]
   10330:	mov	sl, fp
   10334:	b	102b0 <fputs@plt+0x70e8>
   10338:	ldr	ip, [r4]
   1033c:	movw	r0, #32
   10340:	ldr	lr, [sp, #20]
   10344:	movt	r0, #2
   10348:	movw	r2, #17240	; 0x4358
   1034c:	mov	r1, #1
   10350:	ldr	r0, [r0]
   10354:	movt	r2, #1
   10358:	ldr	ip, [lr, ip, lsl #2]
   1035c:	ldr	r3, [lr]
   10360:	str	ip, [sp]
   10364:	bl	90b4 <__fprintf_chk@plt>
   10368:	ldr	r6, [r4, #20]
   1036c:	b	1009c <fputs@plt+0x6ed4>
   10370:	ldr	r3, [sp, #8]
   10374:	cmp	r3, #0
   10378:	beq	10128 <fputs@plt+0x6f60>
   1037c:	ldr	lr, [sp, #20]
   10380:	movw	r1, #32
   10384:	movt	r1, #2
   10388:	movw	r2, #17080	; 0x42b8
   1038c:	movt	r2, #1
   10390:	ldr	r3, [lr]
   10394:	ldr	r0, [r1]
   10398:	mov	r1, #1
   1039c:	str	r7, [sp]
   103a0:	bl	90b4 <__fprintf_chk@plt>
   103a4:	ldr	r3, [r4]
   103a8:	str	r3, [sp, #12]
   103ac:	b	10128 <fputs@plt+0x6f60>
   103b0:	ldr	lr, [sp, #20]
   103b4:	movw	r0, #32
   103b8:	ldr	r3, [sp, #60]	; 0x3c
   103bc:	movt	r0, #2
   103c0:	movw	r2, #17040	; 0x4290
   103c4:	movt	r2, #1
   103c8:	ldr	r0, [r0]
   103cc:	ldr	ip, [lr, r3]
   103d0:	ldr	r3, [lr]
   103d4:	str	ip, [sp]
   103d8:	bl	90b4 <__fprintf_chk@plt>
   103dc:	ldr	r7, [r4, #20]
   103e0:	b	101cc <fputs@plt+0x7004>
   103e4:	ldr	r1, [sl, #4]
   103e8:	cmp	r1, #1
   103ec:	beq	104a8 <fputs@plt+0x72e0>
   103f0:	ldr	r0, [sp, #16]
   103f4:	bl	900c <strlen@plt>
   103f8:	ldr	r1, [sp, #104]	; 0x68
   103fc:	ldr	r3, [sp, #16]
   10400:	cmp	r1, #0
   10404:	add	r0, r3, r0
   10408:	str	r0, [r4, #20]
   1040c:	bne	ff44 <fputs@plt+0x6d7c>
   10410:	b	ff48 <fputs@plt+0x6d80>
   10414:	ldr	r3, [sp, #8]
   10418:	cmp	r3, #0
   1041c:	beq	10448 <fputs@plt+0x7280>
   10420:	ldr	lr, [sp, #20]
   10424:	movw	r1, #32
   10428:	movt	r1, #2
   1042c:	str	r7, [sp]
   10430:	movw	r2, #17200	; 0x4330
   10434:	movt	r2, #1
   10438:	ldr	r0, [r1]
   1043c:	mov	r1, #1
   10440:	ldr	r3, [lr]
   10444:	bl	90b4 <__fprintf_chk@plt>
   10448:	str	r7, [r4, #8]
   1044c:	ldrb	r5, [r9]
   10450:	cmp	r5, #58	; 0x3a
   10454:	movne	r5, #63	; 0x3f
   10458:	moveq	r5, #58	; 0x3a
   1045c:	b	fb74 <fputs@plt+0x69ac>
   10460:	ldr	r3, [sp, #16]
   10464:	str	r3, [sp, #12]
   10468:	b	ffd8 <fputs@plt+0x6e10>
   1046c:	ldr	lr, [sp, #20]
   10470:	movw	r1, #32
   10474:	movt	r1, #2
   10478:	str	r7, [sp]
   1047c:	movw	r2, #17200	; 0x4330
   10480:	movt	r2, #1
   10484:	ldr	r3, [lr]
   10488:	ldr	r0, [r1]
   1048c:	mov	r1, #1
   10490:	bl	90b4 <__fprintf_chk@plt>
   10494:	b	10288 <fputs@plt+0x70c0>
   10498:	mov	r3, #0
   1049c:	mov	r5, #87	; 0x57
   104a0:	str	r3, [r4, #20]
   104a4:	b	fb74 <fputs@plt+0x69ac>
   104a8:	ldr	r3, [r4]
   104ac:	cmp	r6, r3
   104b0:	ble	104cc <fputs@plt+0x7304>
   104b4:	ldr	r0, [sp, #20]
   104b8:	ldr	r2, [r0, r3, lsl #2]
   104bc:	add	r3, r3, #1
   104c0:	str	r3, [r4]
   104c4:	str	r2, [r4, #12]
   104c8:	b	103f0 <fputs@plt+0x7228>
   104cc:	ldr	r2, [sp, #8]
   104d0:	cmp	r2, #0
   104d4:	beq	10504 <fputs@plt+0x733c>
   104d8:	ldr	lr, [sp, #20]
   104dc:	sub	r3, r3, #-1073741823	; 0xc0000001
   104e0:	movw	r0, #32
   104e4:	movt	r0, #2
   104e8:	movw	r2, #17040	; 0x4290
   104ec:	movt	r2, #1
   104f0:	ldr	ip, [lr, r3, lsl #2]
   104f4:	ldr	r0, [r0]
   104f8:	ldr	r3, [lr]
   104fc:	str	ip, [sp]
   10500:	bl	90b4 <__fprintf_chk@plt>
   10504:	ldr	r5, [r4, #20]
   10508:	mov	r0, r5
   1050c:	bl	900c <strlen@plt>
   10510:	add	r0, r5, r0
   10514:	str	r0, [r4, #20]
   10518:	ldrb	r3, [r9]
   1051c:	cmp	r3, #58	; 0x3a
   10520:	bne	fa90 <fputs@plt+0x68c8>
   10524:	b	101f0 <fputs@plt+0x7028>
   10528:	push	{r4, r5, r6, r7, r8, lr}
   1052c:	sub	sp, sp, #16
   10530:	movw	r5, #61716	; 0xf114
   10534:	movt	r5, #1
   10538:	ldr	r8, [sp, #40]	; 0x28
   1053c:	movw	r4, #11456	; 0x2cc0
   10540:	ldr	r7, [sp, #44]	; 0x2c
   10544:	movt	r4, #2
   10548:	ldr	r6, [sp, #48]	; 0x30
   1054c:	ldr	ip, [r5, #4]
   10550:	ldr	lr, [r5]
   10554:	str	r4, [sp, #12]
   10558:	str	r8, [sp]
   1055c:	str	r7, [sp, #4]
   10560:	str	r6, [sp, #8]
   10564:	str	ip, [r4, #4]
   10568:	str	lr, [r4]
   1056c:	bl	f8bc <fputs@plt+0x66f4>
   10570:	ldr	ip, [r4]
   10574:	movw	r3, #14652	; 0x393c
   10578:	ldr	r1, [r4, #8]
   1057c:	movt	r3, #2
   10580:	ldr	r2, [r4, #12]
   10584:	str	ip, [r5]
   10588:	str	r1, [r5, #8]
   1058c:	str	r2, [r3]
   10590:	add	sp, sp, #16
   10594:	pop	{r4, r5, r6, r7, r8, pc}
   10598:	push	{lr}		; (str lr, [sp, #-4]!)
   1059c:	sub	sp, sp, #20
   105a0:	mov	ip, #0
   105a4:	mov	lr, #1
   105a8:	str	ip, [sp]
   105ac:	mov	r3, ip
   105b0:	stmib	sp, {ip, lr}
   105b4:	bl	10528 <fputs@plt+0x7360>
   105b8:	add	sp, sp, #20
   105bc:	pop	{pc}		; (ldr pc, [sp], #4)
   105c0:	push	{lr}		; (str lr, [sp, #-4]!)
   105c4:	sub	sp, sp, #20
   105c8:	mov	ip, #0
   105cc:	ldr	lr, [sp, #24]
   105d0:	str	ip, [sp, #4]
   105d4:	str	ip, [sp, #8]
   105d8:	str	lr, [sp]
   105dc:	bl	10528 <fputs@plt+0x7360>
   105e0:	add	sp, sp, #20
   105e4:	pop	{pc}		; (ldr pc, [sp], #4)
   105e8:	push	{r4, lr}
   105ec:	sub	sp, sp, #16
   105f0:	mov	ip, #0
   105f4:	ldr	r4, [sp, #24]
   105f8:	ldr	lr, [sp, #28]
   105fc:	str	ip, [sp, #8]
   10600:	stm	sp, {r4, ip}
   10604:	str	lr, [sp, #12]
   10608:	bl	f8bc <fputs@plt+0x66f4>
   1060c:	add	sp, sp, #16
   10610:	pop	{r4, pc}
   10614:	push	{r4, lr}
   10618:	sub	sp, sp, #16
   1061c:	mov	lr, #0
   10620:	mov	r4, #1
   10624:	ldr	ip, [sp, #24]
   10628:	stmib	sp, {r4, lr}
   1062c:	str	ip, [sp]
   10630:	bl	10528 <fputs@plt+0x7360>
   10634:	add	sp, sp, #16
   10638:	pop	{r4, pc}
   1063c:	push	{r4, r5, lr}
   10640:	sub	sp, sp, #20
   10644:	mov	ip, #0
   10648:	mov	r5, #1
   1064c:	ldr	r4, [sp, #32]
   10650:	ldr	lr, [sp, #36]	; 0x24
   10654:	stm	sp, {r4, r5, ip, lr}
   10658:	bl	f8bc <fputs@plt+0x66f4>
   1065c:	add	sp, sp, #20
   10660:	pop	{r4, r5, pc}
   10664:	ldr	r3, [r0, #4]
   10668:	push	{r4, r5, r6, lr}
   1066c:	cmp	r3, #0
   10670:	mov	r5, r0
   10674:	ldr	r3, [r0]
   10678:	movne	r4, #0
   1067c:	beq	106c4 <fputs@plt+0x74fc>
   10680:	ldr	r0, [r3, r4, lsl #3]
   10684:	lsl	r6, r4, #3
   10688:	add	r2, r3, r6
   1068c:	add	r4, r4, #1
   10690:	cmp	r0, #0
   10694:	beq	106a4 <fputs@plt+0x74dc>
   10698:	bl	90e4 <_ZdaPv@plt>
   1069c:	ldr	r3, [r5]
   106a0:	add	r2, r3, r6
   106a4:	ldr	r0, [r2, #4]
   106a8:	cmp	r0, #0
   106ac:	beq	106b8 <fputs@plt+0x74f0>
   106b0:	bl	90e4 <_ZdaPv@plt>
   106b4:	ldr	r3, [r5]
   106b8:	ldr	r2, [r5, #4]
   106bc:	cmp	r2, r4
   106c0:	bhi	10680 <fputs@plt+0x74b8>
   106c4:	cmp	r3, #0
   106c8:	beq	106d4 <fputs@plt+0x750c>
   106cc:	mov	r0, r3
   106d0:	bl	90e4 <_ZdaPv@plt>
   106d4:	mov	r0, r5
   106d8:	pop	{r4, r5, r6, pc}
   106dc:	mov	r2, #0
   106e0:	str	r2, [r0]
   106e4:	str	r2, [r0, #4]
   106e8:	bx	lr
   106ec:	push	{r4, lr}
   106f0:	mov	r4, r0
   106f4:	mov	r3, #17
   106f8:	mov	r0, #136	; 0x88
   106fc:	str	r3, [r4, #4]
   10700:	bl	9078 <_Znaj@plt>
   10704:	mov	r2, #0
   10708:	add	r3, r0, #8
   1070c:	add	ip, r0, #144	; 0x90
   10710:	str	r2, [r3, #-8]
   10714:	add	r3, r3, #8
   10718:	str	r2, [r3, #-12]
   1071c:	cmp	r3, ip
   10720:	mov	r1, #0
   10724:	bne	10710 <fputs@plt+0x7548>
   10728:	str	r0, [r4]
   1072c:	mov	r0, r4
   10730:	str	r1, [r4, #8]
   10734:	pop	{r4, pc}
   10738:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1073c:	subs	r6, r1, #0
   10740:	sub	sp, sp, #12
   10744:	mov	r8, r0
   10748:	str	r2, [sp]
   1074c:	beq	1095c <fputs@plt+0x7794>
   10750:	mov	r0, r6
   10754:	bl	11ae0 <_ZdlPv@@Base+0x270>
   10758:	ldr	r7, [r8, #4]
   1075c:	mov	r1, r7
   10760:	str	r0, [sp, #4]
   10764:	bl	9084 <__aeabi_uidivmod@plt>
   10768:	ldr	r9, [r8]
   1076c:	mov	r4, r1
   10770:	b	1078c <fputs@plt+0x75c4>
   10774:	bl	91a4 <strcmp@plt>
   10778:	cmp	r0, #0
   1077c:	beq	10804 <fputs@plt+0x763c>
   10780:	cmp	r4, #0
   10784:	sub	r4, r4, #1
   10788:	subeq	r4, r7, #1
   1078c:	ldr	r5, [r9, r4, lsl #3]
   10790:	lsl	sl, r4, #3
   10794:	mov	r1, r6
   10798:	add	fp, r9, sl
   1079c:	cmp	r5, #0
   107a0:	mov	r0, r5
   107a4:	bne	10774 <fputs@plt+0x75ac>
   107a8:	ldr	r3, [sp]
   107ac:	cmp	r3, #0
   107b0:	beq	10970 <fputs@plt+0x77a8>
   107b4:	ldr	r1, [r8, #8]
   107b8:	cmp	r7, r1, lsl #2
   107bc:	bls	10834 <fputs@plt+0x766c>
   107c0:	mov	r0, r6
   107c4:	bl	900c <strlen@plt>
   107c8:	add	r0, r0, #1
   107cc:	bl	9078 <_Znaj@plt>
   107d0:	mov	r1, r6
   107d4:	bl	903c <strcpy@plt>
   107d8:	ldr	r1, [r8]
   107dc:	ldr	r4, [r8, #8]
   107e0:	add	ip, r1, sl
   107e4:	add	r3, r4, #1
   107e8:	mov	r2, r0
   107ec:	str	r2, [r1, sl]
   107f0:	ldr	r2, [sp]
   107f4:	str	r2, [ip, #4]
   107f8:	str	r3, [r8, #8]
   107fc:	add	sp, sp, #12
   10800:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10804:	ldr	r0, [fp, #4]
   10808:	cmp	r0, #0
   1080c:	beq	10820 <fputs@plt+0x7658>
   10810:	bl	90e4 <_ZdaPv@plt>
   10814:	ldr	r2, [r8]
   10818:	add	fp, r2, sl
   1081c:	ldr	r5, [r2, sl]
   10820:	ldr	r2, [sp]
   10824:	mov	r0, r5
   10828:	str	r2, [fp, #4]
   1082c:	add	sp, sp, #12
   10830:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10834:	mov	r0, r7
   10838:	bl	11b2c <_ZdlPv@@Base+0x2bc>
   1083c:	cmp	r0, #266338304	; 0xfe00000
   10840:	mov	r4, r0
   10844:	str	r0, [r8, #4]
   10848:	lslls	r0, r0, #3
   1084c:	mvnhi	r0, #0
   10850:	bl	9078 <_Znaj@plt>
   10854:	cmp	r4, #0
   10858:	movne	r1, #0
   1085c:	addne	r3, r0, #8
   10860:	movne	ip, r1
   10864:	beq	10880 <fputs@plt+0x76b8>
   10868:	add	r1, r1, #1
   1086c:	str	ip, [r3, #-8]
   10870:	cmp	r1, r4
   10874:	str	ip, [r3, #-4]
   10878:	add	r3, r3, #8
   1087c:	bne	10868 <fputs@plt+0x76a0>
   10880:	cmp	r7, #0
   10884:	str	r0, [r8]
   10888:	moveq	r4, r0
   1088c:	beq	10910 <fputs@plt+0x7748>
   10890:	mov	r4, #0
   10894:	mov	fp, r4
   10898:	ldr	r0, [r9, r4]
   1089c:	cmp	r0, #0
   108a0:	beq	108fc <fputs@plt+0x7734>
   108a4:	add	sl, r9, r4
   108a8:	ldr	r3, [sl, #4]
   108ac:	cmp	r3, #0
   108b0:	beq	10954 <fputs@plt+0x778c>
   108b4:	bl	11ae0 <_ZdlPv@@Base+0x270>
   108b8:	ldr	r5, [r8, #4]
   108bc:	mov	r1, r5
   108c0:	bl	9084 <__aeabi_uidivmod@plt>
   108c4:	mov	r3, r1
   108c8:	ldr	r1, [r8]
   108cc:	b	108dc <fputs@plt+0x7714>
   108d0:	cmp	r3, #0
   108d4:	sub	r3, r3, #1
   108d8:	subeq	r3, r5, #1
   108dc:	ldr	r0, [r1, r3, lsl #3]
   108e0:	add	lr, r1, r3, lsl #3
   108e4:	cmp	r0, #0
   108e8:	bne	108d0 <fputs@plt+0x7708>
   108ec:	ldr	r3, [r9, r4]
   108f0:	str	r3, [lr]
   108f4:	ldr	r3, [sl, #4]
   108f8:	str	r3, [lr, #4]
   108fc:	add	fp, fp, #1
   10900:	add	r4, r4, #8
   10904:	cmp	fp, r7
   10908:	bne	10898 <fputs@plt+0x76d0>
   1090c:	ldr	r4, [r8]
   10910:	ldr	r5, [r8, #4]
   10914:	ldr	r0, [sp, #4]
   10918:	mov	r1, r5
   1091c:	bl	9084 <__aeabi_uidivmod@plt>
   10920:	b	10930 <fputs@plt+0x7768>
   10924:	cmp	r1, #0
   10928:	sub	r1, r1, #1
   1092c:	subeq	r1, r5, #1
   10930:	ldr	r0, [r4, r1, lsl #3]
   10934:	lsl	sl, r1, #3
   10938:	cmp	r0, #0
   1093c:	bne	10924 <fputs@plt+0x775c>
   10940:	cmp	r9, #0
   10944:	beq	107c0 <fputs@plt+0x75f8>
   10948:	mov	r0, r9
   1094c:	bl	90e4 <_ZdaPv@plt>
   10950:	b	107c0 <fputs@plt+0x75f8>
   10954:	bl	90e4 <_ZdaPv@plt>
   10958:	b	108fc <fputs@plt+0x7734>
   1095c:	movw	r1, #17324	; 0x43ac
   10960:	mov	r0, #32
   10964:	movt	r1, #1
   10968:	bl	b9bc <fputs@plt+0x27f4>
   1096c:	b	10750 <fputs@plt+0x7588>
   10970:	ldr	r0, [sp]
   10974:	b	107fc <fputs@plt+0x7634>
   10978:	push	{r4, r5, r6, r7, r8, lr}
   1097c:	subs	r6, r1, #0
   10980:	mov	r5, r0
   10984:	beq	109e4 <fputs@plt+0x781c>
   10988:	mov	r0, r6
   1098c:	bl	11ae0 <_ZdlPv@@Base+0x270>
   10990:	ldr	r8, [r5, #4]
   10994:	mov	r1, r8
   10998:	bl	9084 <__aeabi_uidivmod@plt>
   1099c:	ldr	r5, [r5]
   109a0:	mov	r4, r1
   109a4:	b	109c0 <fputs@plt+0x77f8>
   109a8:	bl	91a4 <strcmp@plt>
   109ac:	cmp	r0, #0
   109b0:	beq	109dc <fputs@plt+0x7814>
   109b4:	cmp	r4, #0
   109b8:	sub	r4, r4, #1
   109bc:	subeq	r4, r8, #1
   109c0:	ldr	r3, [r5, r4, lsl #3]
   109c4:	mov	r1, r6
   109c8:	add	r7, r5, r4, lsl #3
   109cc:	cmp	r3, #0
   109d0:	mov	r0, r3
   109d4:	bne	109a8 <fputs@plt+0x77e0>
   109d8:	pop	{r4, r5, r6, r7, r8, pc}
   109dc:	ldr	r0, [r7, #4]
   109e0:	pop	{r4, r5, r6, r7, r8, pc}
   109e4:	movw	r1, #17324	; 0x43ac
   109e8:	mov	r0, #32
   109ec:	movt	r1, #1
   109f0:	bl	b9bc <fputs@plt+0x27f4>
   109f4:	b	10988 <fputs@plt+0x77c0>
   109f8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   109fc:	mov	fp, r1
   10a00:	ldr	r6, [r1]
   10a04:	mov	sl, r0
   10a08:	cmp	r6, #0
   10a0c:	beq	10a78 <fputs@plt+0x78b0>
   10a10:	mov	r0, r6
   10a14:	bl	11ae0 <_ZdlPv@@Base+0x270>
   10a18:	ldr	r9, [sl, #4]
   10a1c:	mov	r1, r9
   10a20:	bl	9084 <__aeabi_uidivmod@plt>
   10a24:	ldr	r7, [sl]
   10a28:	mov	r4, r1
   10a2c:	b	10a48 <fputs@plt+0x7880>
   10a30:	bl	91a4 <strcmp@plt>
   10a34:	cmp	r0, #0
   10a38:	beq	10a64 <fputs@plt+0x789c>
   10a3c:	cmp	r4, #0
   10a40:	sub	r4, r4, #1
   10a44:	subeq	r4, r9, #1
   10a48:	ldr	r5, [r7, r4, lsl #3]
   10a4c:	mov	r1, r6
   10a50:	lsl	r8, r4, #3
   10a54:	cmp	r5, #0
   10a58:	mov	r0, r5
   10a5c:	bne	10a30 <fputs@plt+0x7868>
   10a60:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10a64:	str	r5, [fp]
   10a68:	ldr	r3, [sl]
   10a6c:	add	r8, r3, r8
   10a70:	ldr	r0, [r8, #4]
   10a74:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10a78:	movw	r1, #17324	; 0x43ac
   10a7c:	mov	r0, #32
   10a80:	movt	r1, #1
   10a84:	bl	b9bc <fputs@plt+0x27f4>
   10a88:	b	10a10 <fputs@plt+0x7848>
   10a8c:	mov	r2, #0
   10a90:	stm	r0, {r1, r2}
   10a94:	bx	lr
   10a98:	ldr	ip, [r0]
   10a9c:	push	{r4, r5, r6, r7}
   10aa0:	ldr	r3, [r0, #4]
   10aa4:	ldm	ip, {r6, r7}
   10aa8:	cmp	r7, r3
   10aac:	bls	10af0 <fputs@plt+0x7928>
   10ab0:	ldr	r5, [r6, r3, lsl #3]
   10ab4:	add	r6, r6, r3, lsl #3
   10ab8:	cmp	r5, #0
   10abc:	moveq	ip, r6
   10ac0:	beq	10ad8 <fputs@plt+0x7910>
   10ac4:	b	10b00 <fputs@plt+0x7938>
   10ac8:	ldr	r5, [ip, #8]
   10acc:	mov	ip, r4
   10ad0:	cmp	r5, #0
   10ad4:	bne	10b00 <fputs@plt+0x7938>
   10ad8:	add	r3, r3, #1
   10adc:	add	r4, ip, #8
   10ae0:	cmp	r7, r3
   10ae4:	mov	r6, r4
   10ae8:	bhi	10ac8 <fputs@plt+0x7900>
   10aec:	str	r3, [r0, #4]
   10af0:	mov	r1, #0
   10af4:	mov	r0, r1
   10af8:	pop	{r4, r5, r6, r7}
   10afc:	bx	lr
   10b00:	str	r5, [r1]
   10b04:	mov	r1, #1
   10b08:	ldr	ip, [r6, #4]
   10b0c:	add	r3, r3, #1
   10b10:	pop	{r4, r5, r6, r7}
   10b14:	str	ip, [r2]
   10b18:	str	r3, [r0, #4]
   10b1c:	mov	r0, r1
   10b20:	bx	lr
   10b24:	push	{r4, r5, r6, lr}
   10b28:	movw	r5, #61728	; 0xf120
   10b2c:	movt	r5, #1
   10b30:	mov	r6, r0
   10b34:	mov	r4, #0
   10b38:	mov	r0, #4
   10b3c:	bl	9078 <_Znaj@plt>
   10b40:	add	ip, r5, r4
   10b44:	ldr	r1, [r5, r4]
   10b48:	add	r4, r4, #8
   10b4c:	ldr	ip, [ip, #4]
   10b50:	mov	r3, r0
   10b54:	mov	r2, r0
   10b58:	str	ip, [r3]
   10b5c:	movw	r0, #11496	; 0x2ce8
   10b60:	movt	r0, #2
   10b64:	bl	10738 <fputs@plt+0x7570>
   10b68:	cmp	r4, #3504	; 0xdb0
   10b6c:	bne	10b38 <fputs@plt+0x7970>
   10b70:	mov	r0, r6
   10b74:	pop	{r4, r5, r6, pc}
   10b78:	mov	r1, r0
   10b7c:	movw	r0, #11496	; 0x2ce8
   10b80:	push	{r3, lr}
   10b84:	movt	r0, #2
   10b88:	bl	10978 <fputs@plt+0x77b0>
   10b8c:	cmp	r0, #0
   10b90:	ldrne	r0, [r0]
   10b94:	pop	{r3, pc}
   10b98:	subs	r3, r0, #0
   10b9c:	ldr	r1, [pc, #120]	; 10c1c <fputs@plt+0x7a54>
   10ba0:	push	{r4}		; (str r4, [sp, #-4]!)
   10ba4:	movw	r4, #26215	; 0x6667
   10ba8:	movt	r4, #26214	; 0x6666
   10bac:	blt	10be0 <fputs@plt+0x7a18>
   10bb0:	smull	r2, ip, r4, r3
   10bb4:	asr	r2, r3, #31
   10bb8:	mov	r0, r1
   10bbc:	rsb	r2, r2, ip, asr #2
   10bc0:	add	ip, r2, r2, lsl #2
   10bc4:	sub	ip, r3, ip, lsl #1
   10bc8:	subs	r3, r2, #0
   10bcc:	add	r2, ip, #48	; 0x30
   10bd0:	strb	r2, [r1], #-1
   10bd4:	bne	10bb0 <fputs@plt+0x79e8>
   10bd8:	pop	{r4}		; (ldr r4, [sp], #4)
   10bdc:	bx	lr
   10be0:	smull	r2, r0, r4, r3
   10be4:	asr	r2, r3, #31
   10be8:	mov	ip, r1
   10bec:	rsb	r2, r2, r0, asr #2
   10bf0:	add	r0, r2, r2, lsl #2
   10bf4:	sub	r0, r3, r0, lsl #1
   10bf8:	subs	r3, r2, #0
   10bfc:	rsb	r2, r0, #48	; 0x30
   10c00:	strb	r2, [r1], #-1
   10c04:	bne	10be0 <fputs@plt+0x7a18>
   10c08:	mov	r3, #45	; 0x2d
   10c0c:	strb	r3, [ip, #-1]
   10c10:	mov	r0, r1
   10c14:	pop	{r4}		; (ldr r4, [sp], #4)
   10c18:	bx	lr
   10c1c:	andeq	r2, r2, fp, lsl #26
   10c20:	ldr	r2, [pc, #56]	; 10c60 <fputs@plt+0x7a98>
   10c24:	mov	r1, r0
   10c28:	push	{r4}		; (str r4, [sp, #-4]!)
   10c2c:	movw	r4, #52429	; 0xcccd
   10c30:	movt	r4, #52428	; 0xcccc
   10c34:	umull	r0, r3, r4, r1
   10c38:	mov	r0, r2
   10c3c:	lsr	r3, r3, #3
   10c40:	add	ip, r3, r3, lsl #2
   10c44:	sub	ip, r1, ip, lsl #1
   10c48:	subs	r1, r3, #0
   10c4c:	add	r3, ip, #48	; 0x30
   10c50:	strb	r3, [r2], #-1
   10c54:	bne	10c34 <fputs@plt+0x7a6c>
   10c58:	pop	{r4}		; (ldr r4, [sp], #4)
   10c5c:	bx	lr
   10c60:	andeq	r2, r2, r3, lsr #26
   10c64:	mov	r2, #0
   10c68:	str	r2, [r0]
   10c6c:	str	r2, [r0, #4]
   10c70:	bx	lr
   10c74:	push	{r4, lr}
   10c78:	mov	r4, r0
   10c7c:	mov	r3, #17
   10c80:	mov	r0, #136	; 0x88
   10c84:	str	r3, [r4, #4]
   10c88:	bl	9078 <_Znaj@plt>
   10c8c:	mov	r2, #0
   10c90:	add	r3, r0, #8
   10c94:	add	ip, r0, #144	; 0x90
   10c98:	str	r2, [r3, #-8]
   10c9c:	add	r3, r3, #8
   10ca0:	str	r2, [r3, #-12]
   10ca4:	cmp	r3, ip
   10ca8:	mov	r1, #0
   10cac:	bne	10c98 <fputs@plt+0x7ad0>
   10cb0:	str	r0, [r4]
   10cb4:	mov	r0, r4
   10cb8:	str	r1, [r4, #8]
   10cbc:	pop	{r4, pc}
   10cc0:	ldr	r3, [r0, #4]
   10cc4:	push	{r4, r5, r6, lr}
   10cc8:	cmp	r3, #0
   10ccc:	mov	r5, r0
   10cd0:	ldr	r3, [r0]
   10cd4:	movne	r4, #0
   10cd8:	beq	10d20 <fputs@plt+0x7b58>
   10cdc:	ldr	r0, [r3, r4, lsl #3]
   10ce0:	lsl	r6, r4, #3
   10ce4:	add	r2, r3, r6
   10ce8:	add	r4, r4, #1
   10cec:	cmp	r0, #0
   10cf0:	beq	10d00 <fputs@plt+0x7b38>
   10cf4:	bl	90e4 <_ZdaPv@plt>
   10cf8:	ldr	r3, [r5]
   10cfc:	add	r2, r3, r6
   10d00:	ldr	r0, [r2, #4]
   10d04:	cmp	r0, #0
   10d08:	beq	10d14 <fputs@plt+0x7b4c>
   10d0c:	bl	90e4 <_ZdaPv@plt>
   10d10:	ldr	r3, [r5]
   10d14:	ldr	r2, [r5, #4]
   10d18:	cmp	r2, r4
   10d1c:	bhi	10cdc <fputs@plt+0x7b14>
   10d20:	cmp	r3, #0
   10d24:	beq	10d30 <fputs@plt+0x7b68>
   10d28:	mov	r0, r3
   10d2c:	bl	90e4 <_ZdaPv@plt>
   10d30:	mov	r0, r5
   10d34:	pop	{r4, r5, r6, pc}
   10d38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d3c:	subs	r6, r1, #0
   10d40:	sub	sp, sp, #12
   10d44:	mov	r8, r0
   10d48:	str	r2, [sp]
   10d4c:	beq	10f5c <fputs@plt+0x7d94>
   10d50:	mov	r0, r6
   10d54:	bl	11ae0 <_ZdlPv@@Base+0x270>
   10d58:	ldr	r7, [r8, #4]
   10d5c:	mov	r1, r7
   10d60:	str	r0, [sp, #4]
   10d64:	bl	9084 <__aeabi_uidivmod@plt>
   10d68:	ldr	r9, [r8]
   10d6c:	mov	r4, r1
   10d70:	b	10d8c <fputs@plt+0x7bc4>
   10d74:	bl	91a4 <strcmp@plt>
   10d78:	cmp	r0, #0
   10d7c:	beq	10e04 <fputs@plt+0x7c3c>
   10d80:	cmp	r4, #0
   10d84:	sub	r4, r4, #1
   10d88:	subeq	r4, r7, #1
   10d8c:	ldr	r5, [r9, r4, lsl #3]
   10d90:	lsl	sl, r4, #3
   10d94:	mov	r1, r6
   10d98:	add	fp, r9, sl
   10d9c:	cmp	r5, #0
   10da0:	mov	r0, r5
   10da4:	bne	10d74 <fputs@plt+0x7bac>
   10da8:	ldr	r3, [sp]
   10dac:	cmp	r3, #0
   10db0:	beq	10f70 <fputs@plt+0x7da8>
   10db4:	ldr	r1, [r8, #8]
   10db8:	cmp	r7, r1, lsl #2
   10dbc:	bls	10e34 <fputs@plt+0x7c6c>
   10dc0:	mov	r0, r6
   10dc4:	bl	900c <strlen@plt>
   10dc8:	add	r0, r0, #1
   10dcc:	bl	9078 <_Znaj@plt>
   10dd0:	mov	r1, r6
   10dd4:	bl	903c <strcpy@plt>
   10dd8:	ldr	r1, [r8]
   10ddc:	ldr	r4, [r8, #8]
   10de0:	add	ip, r1, sl
   10de4:	add	r3, r4, #1
   10de8:	mov	r2, r0
   10dec:	str	r2, [r1, sl]
   10df0:	ldr	r2, [sp]
   10df4:	str	r2, [ip, #4]
   10df8:	str	r3, [r8, #8]
   10dfc:	add	sp, sp, #12
   10e00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10e04:	ldr	r0, [fp, #4]
   10e08:	cmp	r0, #0
   10e0c:	beq	10e20 <fputs@plt+0x7c58>
   10e10:	bl	90e4 <_ZdaPv@plt>
   10e14:	ldr	r2, [r8]
   10e18:	add	fp, r2, sl
   10e1c:	ldr	r5, [r2, sl]
   10e20:	ldr	r2, [sp]
   10e24:	mov	r0, r5
   10e28:	str	r2, [fp, #4]
   10e2c:	add	sp, sp, #12
   10e30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10e34:	mov	r0, r7
   10e38:	bl	11b2c <_ZdlPv@@Base+0x2bc>
   10e3c:	cmp	r0, #266338304	; 0xfe00000
   10e40:	mov	r4, r0
   10e44:	str	r0, [r8, #4]
   10e48:	lslls	r0, r0, #3
   10e4c:	mvnhi	r0, #0
   10e50:	bl	9078 <_Znaj@plt>
   10e54:	cmp	r4, #0
   10e58:	movne	r1, #0
   10e5c:	addne	r3, r0, #8
   10e60:	movne	ip, r1
   10e64:	beq	10e80 <fputs@plt+0x7cb8>
   10e68:	add	r1, r1, #1
   10e6c:	str	ip, [r3, #-8]
   10e70:	cmp	r1, r4
   10e74:	str	ip, [r3, #-4]
   10e78:	add	r3, r3, #8
   10e7c:	bne	10e68 <fputs@plt+0x7ca0>
   10e80:	cmp	r7, #0
   10e84:	str	r0, [r8]
   10e88:	moveq	r4, r0
   10e8c:	beq	10f10 <fputs@plt+0x7d48>
   10e90:	mov	r4, #0
   10e94:	mov	fp, r4
   10e98:	ldr	r0, [r9, r4]
   10e9c:	cmp	r0, #0
   10ea0:	beq	10efc <fputs@plt+0x7d34>
   10ea4:	add	sl, r9, r4
   10ea8:	ldr	r3, [sl, #4]
   10eac:	cmp	r3, #0
   10eb0:	beq	10f54 <fputs@plt+0x7d8c>
   10eb4:	bl	11ae0 <_ZdlPv@@Base+0x270>
   10eb8:	ldr	r5, [r8, #4]
   10ebc:	mov	r1, r5
   10ec0:	bl	9084 <__aeabi_uidivmod@plt>
   10ec4:	mov	r3, r1
   10ec8:	ldr	r1, [r8]
   10ecc:	b	10edc <fputs@plt+0x7d14>
   10ed0:	cmp	r3, #0
   10ed4:	sub	r3, r3, #1
   10ed8:	subeq	r3, r5, #1
   10edc:	ldr	r0, [r1, r3, lsl #3]
   10ee0:	add	lr, r1, r3, lsl #3
   10ee4:	cmp	r0, #0
   10ee8:	bne	10ed0 <fputs@plt+0x7d08>
   10eec:	ldr	r3, [r9, r4]
   10ef0:	str	r3, [lr]
   10ef4:	ldr	r3, [sl, #4]
   10ef8:	str	r3, [lr, #4]
   10efc:	add	fp, fp, #1
   10f00:	add	r4, r4, #8
   10f04:	cmp	fp, r7
   10f08:	bne	10e98 <fputs@plt+0x7cd0>
   10f0c:	ldr	r4, [r8]
   10f10:	ldr	r5, [r8, #4]
   10f14:	ldr	r0, [sp, #4]
   10f18:	mov	r1, r5
   10f1c:	bl	9084 <__aeabi_uidivmod@plt>
   10f20:	b	10f30 <fputs@plt+0x7d68>
   10f24:	cmp	r1, #0
   10f28:	sub	r1, r1, #1
   10f2c:	subeq	r1, r5, #1
   10f30:	ldr	r0, [r4, r1, lsl #3]
   10f34:	lsl	sl, r1, #3
   10f38:	cmp	r0, #0
   10f3c:	bne	10f24 <fputs@plt+0x7d5c>
   10f40:	cmp	r9, #0
   10f44:	beq	10dc0 <fputs@plt+0x7bf8>
   10f48:	mov	r0, r9
   10f4c:	bl	90e4 <_ZdaPv@plt>
   10f50:	b	10dc0 <fputs@plt+0x7bf8>
   10f54:	bl	90e4 <_ZdaPv@plt>
   10f58:	b	10efc <fputs@plt+0x7d34>
   10f5c:	movw	r1, #22412	; 0x578c
   10f60:	mov	r0, #42	; 0x2a
   10f64:	movt	r1, #1
   10f68:	bl	b9bc <fputs@plt+0x27f4>
   10f6c:	b	10d50 <fputs@plt+0x7b88>
   10f70:	ldr	r0, [sp]
   10f74:	b	10dfc <fputs@plt+0x7c34>
   10f78:	push	{r4, r5, r6, r7, r8, lr}
   10f7c:	subs	r6, r1, #0
   10f80:	mov	r5, r0
   10f84:	beq	10fe4 <fputs@plt+0x7e1c>
   10f88:	mov	r0, r6
   10f8c:	bl	11ae0 <_ZdlPv@@Base+0x270>
   10f90:	ldr	r8, [r5, #4]
   10f94:	mov	r1, r8
   10f98:	bl	9084 <__aeabi_uidivmod@plt>
   10f9c:	ldr	r5, [r5]
   10fa0:	mov	r4, r1
   10fa4:	b	10fc0 <fputs@plt+0x7df8>
   10fa8:	bl	91a4 <strcmp@plt>
   10fac:	cmp	r0, #0
   10fb0:	beq	10fdc <fputs@plt+0x7e14>
   10fb4:	cmp	r4, #0
   10fb8:	sub	r4, r4, #1
   10fbc:	subeq	r4, r8, #1
   10fc0:	ldr	r3, [r5, r4, lsl #3]
   10fc4:	mov	r1, r6
   10fc8:	add	r7, r5, r4, lsl #3
   10fcc:	cmp	r3, #0
   10fd0:	mov	r0, r3
   10fd4:	bne	10fa8 <fputs@plt+0x7de0>
   10fd8:	pop	{r4, r5, r6, r7, r8, pc}
   10fdc:	ldr	r0, [r7, #4]
   10fe0:	pop	{r4, r5, r6, r7, r8, pc}
   10fe4:	movw	r1, #22412	; 0x578c
   10fe8:	mov	r0, #42	; 0x2a
   10fec:	movt	r1, #1
   10ff0:	bl	b9bc <fputs@plt+0x27f4>
   10ff4:	b	10f88 <fputs@plt+0x7dc0>
   10ff8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10ffc:	mov	fp, r1
   11000:	ldr	r6, [r1]
   11004:	mov	sl, r0
   11008:	cmp	r6, #0
   1100c:	beq	11078 <fputs@plt+0x7eb0>
   11010:	mov	r0, r6
   11014:	bl	11ae0 <_ZdlPv@@Base+0x270>
   11018:	ldr	r9, [sl, #4]
   1101c:	mov	r1, r9
   11020:	bl	9084 <__aeabi_uidivmod@plt>
   11024:	ldr	r7, [sl]
   11028:	mov	r4, r1
   1102c:	b	11048 <fputs@plt+0x7e80>
   11030:	bl	91a4 <strcmp@plt>
   11034:	cmp	r0, #0
   11038:	beq	11064 <fputs@plt+0x7e9c>
   1103c:	cmp	r4, #0
   11040:	sub	r4, r4, #1
   11044:	subeq	r4, r9, #1
   11048:	ldr	r5, [r7, r4, lsl #3]
   1104c:	mov	r1, r6
   11050:	lsl	r8, r4, #3
   11054:	cmp	r5, #0
   11058:	mov	r0, r5
   1105c:	bne	11030 <fputs@plt+0x7e68>
   11060:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11064:	str	r5, [fp]
   11068:	ldr	r3, [sl]
   1106c:	add	r8, r3, r8
   11070:	ldr	r0, [r8, #4]
   11074:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11078:	movw	r1, #22412	; 0x578c
   1107c:	mov	r0, #42	; 0x2a
   11080:	movt	r1, #1
   11084:	bl	b9bc <fputs@plt+0x27f4>
   11088:	b	11010 <fputs@plt+0x7e48>
   1108c:	mov	r2, #0
   11090:	stm	r0, {r1, r2}
   11094:	bx	lr
   11098:	ldr	ip, [r0]
   1109c:	push	{r4, r5, r6, r7}
   110a0:	ldr	r3, [r0, #4]
   110a4:	ldm	ip, {r6, r7}
   110a8:	cmp	r7, r3
   110ac:	bls	110f0 <fputs@plt+0x7f28>
   110b0:	ldr	r5, [r6, r3, lsl #3]
   110b4:	add	r6, r6, r3, lsl #3
   110b8:	cmp	r5, #0
   110bc:	moveq	ip, r6
   110c0:	beq	110d8 <fputs@plt+0x7f10>
   110c4:	b	11100 <fputs@plt+0x7f38>
   110c8:	ldr	r5, [ip, #8]
   110cc:	mov	ip, r4
   110d0:	cmp	r5, #0
   110d4:	bne	11100 <fputs@plt+0x7f38>
   110d8:	add	r3, r3, #1
   110dc:	add	r4, ip, #8
   110e0:	cmp	r7, r3
   110e4:	mov	r6, r4
   110e8:	bhi	110c8 <fputs@plt+0x7f00>
   110ec:	str	r3, [r0, #4]
   110f0:	mov	r1, #0
   110f4:	mov	r0, r1
   110f8:	pop	{r4, r5, r6, r7}
   110fc:	bx	lr
   11100:	str	r5, [r1]
   11104:	mov	r1, #1
   11108:	ldr	ip, [r6, #4]
   1110c:	add	r3, r3, #1
   11110:	pop	{r4, r5, r6, r7}
   11114:	str	ip, [r2]
   11118:	str	r3, [r0, #4]
   1111c:	mov	r0, r1
   11120:	bx	lr
   11124:	mvn	r1, #0
   11128:	mov	r2, #0
   1112c:	stm	r0, {r1, r2}
   11130:	bx	lr
   11134:	push	{r3, r4, r5, lr}
   11138:	mov	r5, r0
   1113c:	mov	r3, #17
   11140:	mov	r0, #136	; 0x88
   11144:	str	r3, [r5, #4]
   11148:	bl	9078 <_Znaj@plt>
   1114c:	mvn	ip, #0
   11150:	mov	r1, #0
   11154:	add	r3, r0, #8
   11158:	add	r4, r0, #144	; 0x90
   1115c:	str	ip, [r3, #-8]
   11160:	add	r3, r3, #8
   11164:	str	r1, [r3, #-12]
   11168:	cmp	r3, r4
   1116c:	mov	r2, #0
   11170:	bne	1115c <fputs@plt+0x7f94>
   11174:	str	r0, [r5]
   11178:	mov	r0, r5
   1117c:	str	r2, [r5, #8]
   11180:	pop	{r3, r4, r5, pc}
   11184:	ldr	r1, [r0, #4]
   11188:	push	{r3, r4, r5, lr}
   1118c:	cmp	r1, #0
   11190:	mov	r5, r0
   11194:	ldr	r2, [r0]
   11198:	movne	r4, #0
   1119c:	beq	111c8 <fputs@plt+0x8000>
   111a0:	add	r3, r2, r4, lsl #3
   111a4:	add	r4, r4, #1
   111a8:	ldr	r0, [r3, #4]
   111ac:	cmp	r0, #0
   111b0:	beq	111c0 <fputs@plt+0x7ff8>
   111b4:	bl	90e4 <_ZdaPv@plt>
   111b8:	ldr	r2, [r5]
   111bc:	ldr	r1, [r5, #4]
   111c0:	cmp	r1, r4
   111c4:	bhi	111a0 <fputs@plt+0x7fd8>
   111c8:	cmp	r2, #0
   111cc:	beq	111d8 <fputs@plt+0x8010>
   111d0:	mov	r0, r2
   111d4:	bl	90e4 <_ZdaPv@plt>
   111d8:	mov	r0, r5
   111dc:	pop	{r3, r4, r5, pc}
   111e0:	push	{r4, lr}
   111e4:	mov	r4, r0
   111e8:	add	r0, r0, #1040	; 0x410
   111ec:	bl	11184 <fputs@plt+0x7fbc>
   111f0:	add	r0, r4, #4
   111f4:	bl	10cc0 <fputs@plt+0x7af8>
   111f8:	mov	r0, r4
   111fc:	pop	{r4, pc}
   11200:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11204:	subs	r8, r1, #0
   11208:	sub	sp, sp, #12
   1120c:	mov	r6, r0
   11210:	mov	r7, r2
   11214:	blt	113d4 <fputs@plt+0x820c>
   11218:	ldr	sl, [r6, #4]
   1121c:	mov	r0, r8
   11220:	mov	r1, sl
   11224:	bl	9084 <__aeabi_uidivmod@plt>
   11228:	ldr	r4, [r6]
   1122c:	b	11244 <fputs@plt+0x807c>
   11230:	cmp	r8, r3
   11234:	beq	11288 <fputs@plt+0x80c0>
   11238:	cmp	r1, #0
   1123c:	sub	r1, r1, #1
   11240:	subeq	r1, sl, #1
   11244:	ldr	r3, [r4, r1, lsl #3]
   11248:	lsl	r5, r1, #3
   1124c:	add	r2, r4, r5
   11250:	cmp	r3, #0
   11254:	bge	11230 <fputs@plt+0x8068>
   11258:	cmp	r7, #0
   1125c:	beq	11280 <fputs@plt+0x80b8>
   11260:	ldr	r3, [r6, #8]
   11264:	add	r1, r3, r3, lsl #1
   11268:	cmp	r1, sl, lsl #1
   1126c:	bcs	112ac <fputs@plt+0x80e4>
   11270:	str	r8, [r2]
   11274:	add	r3, r3, #1
   11278:	str	r7, [r2, #4]
   1127c:	str	r3, [r6, #8]
   11280:	add	sp, sp, #12
   11284:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11288:	ldr	r0, [r2, #4]
   1128c:	cmp	r0, #0
   11290:	beq	112a0 <fputs@plt+0x80d8>
   11294:	bl	90e4 <_ZdaPv@plt>
   11298:	ldr	r2, [r6]
   1129c:	add	r2, r2, r5
   112a0:	str	r7, [r2, #4]
   112a4:	add	sp, sp, #12
   112a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   112ac:	mov	r0, sl
   112b0:	bl	11b2c <_ZdlPv@@Base+0x2bc>
   112b4:	cmp	r0, #266338304	; 0xfe00000
   112b8:	mov	r9, r0
   112bc:	str	r0, [r6, #4]
   112c0:	lslls	r0, r0, #3
   112c4:	mvnhi	r0, #0
   112c8:	bl	9078 <_Znaj@plt>
   112cc:	cmp	r9, #0
   112d0:	movne	r2, #0
   112d4:	mvnne	r1, #0
   112d8:	mov	r5, r0
   112dc:	addne	r3, r0, #8
   112e0:	movne	r0, r2
   112e4:	beq	11300 <fputs@plt+0x8138>
   112e8:	add	r2, r2, #1
   112ec:	str	r1, [r3, #-8]
   112f0:	cmp	r2, r9
   112f4:	str	r0, [r3, #-4]
   112f8:	add	r3, r3, #8
   112fc:	bne	112e8 <fputs@plt+0x8120>
   11300:	cmp	sl, #0
   11304:	str	r5, [r6]
   11308:	beq	113e8 <fputs@plt+0x8220>
   1130c:	ldr	fp, [r6, #4]
   11310:	mov	r9, #0
   11314:	lsl	sl, sl, #3
   11318:	str	sl, [sp, #4]
   1131c:	ldr	r3, [r4, r9]
   11320:	cmp	r3, #0
   11324:	blt	11370 <fputs@plt+0x81a8>
   11328:	add	r2, r4, r9
   1132c:	ldr	sl, [r2, #4]
   11330:	cmp	sl, #0
   11334:	beq	11370 <fputs@plt+0x81a8>
   11338:	mov	r0, r3
   1133c:	mov	r1, fp
   11340:	str	r3, [sp]
   11344:	bl	9084 <__aeabi_uidivmod@plt>
   11348:	ldr	r3, [sp]
   1134c:	b	1135c <fputs@plt+0x8194>
   11350:	cmp	r1, #0
   11354:	sub	r1, r1, #1
   11358:	subeq	r1, fp, #1
   1135c:	ldr	r0, [r5, r1, lsl #3]
   11360:	add	ip, r5, r1, lsl #3
   11364:	cmp	r0, #0
   11368:	bge	11350 <fputs@plt+0x8188>
   1136c:	stm	ip, {r3, sl}
   11370:	ldr	r3, [sp, #4]
   11374:	add	r9, r9, #8
   11378:	cmp	r9, r3
   1137c:	bne	1131c <fputs@plt+0x8154>
   11380:	mov	r0, r8
   11384:	mov	r1, fp
   11388:	bl	9084 <__aeabi_uidivmod@plt>
   1138c:	b	1139c <fputs@plt+0x81d4>
   11390:	cmp	r1, #0
   11394:	sub	r1, r1, #1
   11398:	subeq	r1, fp, #1
   1139c:	ldr	r3, [r5, r1, lsl #3]
   113a0:	lsl	r9, r1, #3
   113a4:	add	r2, r5, r9
   113a8:	cmp	r3, #0
   113ac:	bge	11390 <fputs@plt+0x81c8>
   113b0:	cmp	r4, #0
   113b4:	ldreq	r3, [r6, #8]
   113b8:	beq	11270 <fputs@plt+0x80a8>
   113bc:	mov	r0, r4
   113c0:	bl	90e4 <_ZdaPv@plt>
   113c4:	ldr	r2, [r6]
   113c8:	ldr	r3, [r6, #8]
   113cc:	add	r2, r2, r9
   113d0:	b	11270 <fputs@plt+0x80a8>
   113d4:	movw	r1, #22412	; 0x578c
   113d8:	mov	r0, #46	; 0x2e
   113dc:	movt	r1, #1
   113e0:	bl	b9bc <fputs@plt+0x27f4>
   113e4:	b	11218 <fputs@plt+0x8050>
   113e8:	ldr	fp, [r6, #4]
   113ec:	b	11380 <fputs@plt+0x81b8>
   113f0:	push	{r4, r5, r6, lr}
   113f4:	subs	r4, r1, #0
   113f8:	mov	r6, r0
   113fc:	blt	1144c <fputs@plt+0x8284>
   11400:	ldr	r5, [r6, #4]
   11404:	mov	r0, r4
   11408:	mov	r1, r5
   1140c:	bl	9084 <__aeabi_uidivmod@plt>
   11410:	ldr	r2, [r6]
   11414:	b	1142c <fputs@plt+0x8264>
   11418:	cmp	r4, r3
   1141c:	beq	11444 <fputs@plt+0x827c>
   11420:	cmp	r1, #0
   11424:	sub	r1, r1, #1
   11428:	subeq	r1, r5, #1
   1142c:	ldr	r3, [r2, r1, lsl #3]
   11430:	add	r0, r2, r1, lsl #3
   11434:	cmp	r3, #0
   11438:	bge	11418 <fputs@plt+0x8250>
   1143c:	mov	r0, #0
   11440:	pop	{r4, r5, r6, pc}
   11444:	ldr	r0, [r0, #4]
   11448:	pop	{r4, r5, r6, pc}
   1144c:	movw	r1, #22412	; 0x578c
   11450:	mov	r0, #46	; 0x2e
   11454:	movt	r1, #1
   11458:	bl	b9bc <fputs@plt+0x27f4>
   1145c:	b	11400 <fputs@plt+0x8238>
   11460:	mov	r2, #0
   11464:	stm	r0, {r1, r2}
   11468:	bx	lr
   1146c:	ldr	ip, [r0]
   11470:	push	{r4, r5, r6}
   11474:	ldr	r3, [r0, #4]
   11478:	ldr	r5, [ip, #4]
   1147c:	ldr	r6, [ip]
   11480:	cmp	r5, r3
   11484:	bls	114b8 <fputs@plt+0x82f0>
   11488:	ldr	ip, [r6, r3, lsl #3]
   1148c:	add	r4, r6, r3, lsl #3
   11490:	cmp	ip, #0
   11494:	blt	114a8 <fputs@plt+0x82e0>
   11498:	b	114cc <fputs@plt+0x8304>
   1149c:	ldr	ip, [r4, #8]!
   114a0:	cmp	ip, #0
   114a4:	bge	114c8 <fputs@plt+0x8300>
   114a8:	add	r3, r3, #1
   114ac:	cmp	r5, r3
   114b0:	bhi	1149c <fputs@plt+0x82d4>
   114b4:	str	r3, [r0, #4]
   114b8:	mov	r3, #0
   114bc:	mov	r0, r3
   114c0:	pop	{r4, r5, r6}
   114c4:	bx	lr
   114c8:	str	r3, [r0, #4]
   114cc:	str	ip, [r1]
   114d0:	mov	r3, #1
   114d4:	ldr	r1, [r0, #4]
   114d8:	add	ip, r1, r3
   114dc:	add	r1, r6, r1, lsl #3
   114e0:	pop	{r4, r5, r6}
   114e4:	ldr	r1, [r1, #4]
   114e8:	str	r1, [r2]
   114ec:	str	ip, [r0, #4]
   114f0:	mov	r0, r3
   114f4:	bx	lr
   114f8:	push	{r4, r5, r6, lr}
   114fc:	add	r6, r0, #1040	; 0x410
   11500:	mov	r5, r0
   11504:	mov	r3, #0
   11508:	mov	r4, r0
   1150c:	str	r3, [r5], #4
   11510:	mov	r0, r5
   11514:	bl	10c74 <fputs@plt+0x7aac>
   11518:	mov	r0, r6
   1151c:	bl	11134 <fputs@plt+0x7f6c>
   11520:	add	r2, r4, #12
   11524:	mov	r3, #256	; 0x100
   11528:	mov	ip, #0
   1152c:	subs	r3, r3, #1
   11530:	str	ip, [r2, #4]!
   11534:	bne	1152c <fputs@plt+0x8364>
   11538:	add	r1, r6, #8
   1153c:	mov	r2, #256	; 0x100
   11540:	subs	r2, r2, #1
   11544:	str	r3, [r1, #4]!
   11548:	bne	11540 <fputs@plt+0x8378>
   1154c:	mov	r0, r4
   11550:	pop	{r4, r5, r6, pc}
   11554:	mov	r0, r5
   11558:	bl	10cc0 <fputs@plt+0x7af8>
   1155c:	bl	8fac <__cxa_end_cleanup@plt>
   11560:	push	{r4, r5, r6, r7, lr}
   11564:	add	r6, r0, r1, lsl #2
   11568:	movw	r4, #16
   1156c:	movt	r4, #2
   11570:	ldr	r3, [r6, #16]
   11574:	sub	sp, sp, #20
   11578:	ldr	r2, [r4]
   1157c:	mov	r5, r0
   11580:	cmp	r3, #0
   11584:	str	r2, [sp, #12]
   11588:	beq	115a8 <fputs@plt+0x83e0>
   1158c:	ldr	r2, [sp, #12]
   11590:	mov	r0, r3
   11594:	ldr	r3, [r4]
   11598:	cmp	r2, r3
   1159c:	bne	11608 <fputs@plt+0x8440>
   115a0:	add	sp, sp, #20
   115a4:	pop	{r4, r5, r6, r7, pc}
   115a8:	mov	r0, r1
   115ac:	movw	r3, #26723	; 0x6863
   115b0:	movt	r3, #29281	; 0x7261
   115b4:	str	r3, [sp, #4]
   115b8:	bl	10b98 <fputs@plt+0x79d0>
   115bc:	mov	r2, #4
   115c0:	mov	r1, r0
   115c4:	add	r0, sp, #8
   115c8:	bl	9174 <__strcpy_chk@plt>
   115cc:	mov	r0, #12
   115d0:	bl	11820 <_Znwj@@Base>
   115d4:	ldr	r3, [r5]
   115d8:	mvn	r2, #0
   115dc:	add	r1, r3, #1
   115e0:	str	r1, [r5]
   115e4:	mov	r7, r0
   115e8:	add	r0, sp, #4
   115ec:	str	r3, [r7]
   115f0:	str	r2, [r7, #4]
   115f4:	bl	12c94 <_ZdlPv@@Base+0x1424>
   115f8:	mov	r3, r7
   115fc:	str	r0, [r7, #8]
   11600:	str	r7, [r6, #16]
   11604:	b	1158c <fputs@plt+0x83c4>
   11608:	bl	90a8 <__stack_chk_fail@plt>
   1160c:	cmp	r0, #255	; 0xff
   11610:	push	{r3, r4, r5, r6, r7, lr}
   11614:	mov	r4, r0
   11618:	bhi	11644 <fputs@plt+0x847c>
   1161c:	add	r3, r0, #260	; 0x104
   11620:	movw	r5, #11564	; 0x2d2c
   11624:	add	r3, r3, #2
   11628:	movt	r5, #2
   1162c:	add	r7, r5, r3, lsl #2
   11630:	ldr	r6, [r7, #4]
   11634:	cmp	r6, #0
   11638:	beq	1169c <fputs@plt+0x84d4>
   1163c:	mov	r0, r6
   11640:	pop	{r3, r4, r5, r6, r7, pc}
   11644:	movw	r5, #11564	; 0x2d2c
   11648:	movt	r5, #2
   1164c:	add	r0, r5, #1040	; 0x410
   11650:	mov	r1, r4
   11654:	bl	113f0 <fputs@plt+0x8228>
   11658:	subs	r6, r0, #0
   1165c:	bne	1163c <fputs@plt+0x8474>
   11660:	mov	r0, #12
   11664:	bl	9078 <_Znaj@plt>
   11668:	ldr	ip, [r5]
   1166c:	mov	r1, r4
   11670:	add	lr, ip, #1
   11674:	mov	r3, r0
   11678:	mov	r0, r5
   1167c:	str	r6, [r3, #8]
   11680:	mov	r2, r3
   11684:	str	lr, [r0], #1040	; 0x410
   11688:	mov	r6, r3
   1168c:	str	r4, [r3, #4]
   11690:	str	ip, [r3]
   11694:	bl	11200 <fputs@plt+0x8038>
   11698:	b	1163c <fputs@plt+0x8474>
   1169c:	mov	r0, #12
   116a0:	bl	11820 <_Znwj@@Base>
   116a4:	ldr	r3, [r5]
   116a8:	add	r2, r3, #1
   116ac:	str	r2, [r5]
   116b0:	stmib	r0, {r4, r6}
   116b4:	mov	r6, r0
   116b8:	str	r3, [r0]
   116bc:	str	r0, [r7, #4]
   116c0:	b	1163c <fputs@plt+0x8474>
   116c4:	push	{r4, r5, r6, lr}
   116c8:	movw	r4, #16
   116cc:	movt	r4, #2
   116d0:	sub	sp, sp, #16
   116d4:	subs	r5, r0, #0
   116d8:	ldr	r3, [r4]
   116dc:	str	r3, [sp, #12]
   116e0:	beq	11744 <fputs@plt+0x857c>
   116e4:	ldrb	r1, [r5]
   116e8:	tst	r1, #223	; 0xdf
   116ec:	beq	11744 <fputs@plt+0x857c>
   116f0:	ldrb	r3, [r5, #1]
   116f4:	cmp	r3, #0
   116f8:	beq	11764 <fputs@plt+0x859c>
   116fc:	cmp	r1, #99	; 0x63
   11700:	str	r5, [sp, #4]
   11704:	beq	11778 <fputs@plt+0x85b0>
   11708:	movw	r5, #11564	; 0x2d2c
   1170c:	movt	r5, #2
   11710:	add	r0, r5, #4
   11714:	add	r1, sp, #4
   11718:	bl	10ff8 <fputs@plt+0x7e30>
   1171c:	cmp	r0, #0
   11720:	movne	r3, r0
   11724:	beq	117d4 <fputs@plt+0x860c>
   11728:	ldr	r2, [sp, #12]
   1172c:	mov	r0, r3
   11730:	ldr	r3, [r4]
   11734:	cmp	r2, r3
   11738:	bne	11814 <fputs@plt+0x864c>
   1173c:	add	sp, sp, #16
   11740:	pop	{r4, r5, r6, pc}
   11744:	movw	r1, #22412	; 0x578c
   11748:	mov	r0, #152	; 0x98
   1174c:	movt	r1, #1
   11750:	bl	b9bc <fputs@plt+0x27f4>
   11754:	ldrb	r3, [r5, #1]
   11758:	ldrb	r1, [r5]
   1175c:	cmp	r3, #0
   11760:	bne	116fc <fputs@plt+0x8534>
   11764:	movw	r0, #11564	; 0x2d2c
   11768:	movt	r0, #2
   1176c:	bl	11560 <fputs@plt+0x8398>
   11770:	mov	r3, r0
   11774:	b	11728 <fputs@plt+0x8560>
   11778:	cmp	r3, #104	; 0x68
   1177c:	bne	11708 <fputs@plt+0x8540>
   11780:	ldrb	r3, [r5, #2]
   11784:	cmp	r3, #97	; 0x61
   11788:	bne	11708 <fputs@plt+0x8540>
   1178c:	ldrb	r3, [r5, #3]
   11790:	cmp	r3, #114	; 0x72
   11794:	bne	11708 <fputs@plt+0x8540>
   11798:	mov	r2, #10
   1179c:	add	r0, r5, #4
   117a0:	add	r1, sp, #8
   117a4:	bl	9030 <strtol@plt>
   117a8:	ldmib	sp, {r2, r3}
   117ac:	add	r2, r2, #4
   117b0:	cmp	r3, r2
   117b4:	beq	11708 <fputs@plt+0x8540>
   117b8:	ldrb	r3, [r3]
   117bc:	cmp	r3, #0
   117c0:	bne	11708 <fputs@plt+0x8540>
   117c4:	cmp	r0, #255	; 0xff
   117c8:	bhi	11708 <fputs@plt+0x8540>
   117cc:	uxtb	r1, r0
   117d0:	b	11764 <fputs@plt+0x859c>
   117d4:	mov	r0, #12
   117d8:	bl	9078 <_Znaj@plt>
   117dc:	ldr	r3, [r5]
   117e0:	mvn	r1, #0
   117e4:	add	ip, r3, #1
   117e8:	mov	r6, r0
   117ec:	mov	r0, r5
   117f0:	str	r1, [r6, #4]
   117f4:	mov	r2, r6
   117f8:	ldr	r1, [sp, #4]
   117fc:	str	ip, [r0], #4
   11800:	str	r3, [r6]
   11804:	bl	10d38 <fputs@plt+0x7b70>
   11808:	mov	r3, r6
   1180c:	str	r0, [r6, #8]
   11810:	b	11728 <fputs@plt+0x8560>
   11814:	bl	90a8 <__stack_chk_fail@plt>
   11818:	ldr	r0, [r0, #8]
   1181c:	bx	lr

00011820 <_Znwj@@Base>:
   11820:	cmp	r0, #0
   11824:	push	{r3, lr}
   11828:	moveq	r0, #1
   1182c:	bl	909c <malloc@plt>
   11830:	cmp	r0, #0
   11834:	popne	{r3, pc}
   11838:	movw	r3, #14632	; 0x3928
   1183c:	movt	r3, #2
   11840:	ldr	r0, [r3]
   11844:	cmp	r0, #0
   11848:	beq	1185c <_Znwj@@Base+0x3c>
   1184c:	bl	91d8 <fputs@plt+0x10>
   11850:	movw	r0, #22428	; 0x579c
   11854:	movt	r0, #1
   11858:	bl	91d8 <fputs@plt+0x10>
   1185c:	movw	r0, #22432	; 0x57a0
   11860:	movt	r0, #1
   11864:	bl	91d8 <fputs@plt+0x10>
   11868:	mvn	r0, #0
   1186c:	bl	8fdc <_exit@plt>

00011870 <_ZdlPv@@Base>:
   11870:	cmp	r0, #0
   11874:	bxeq	lr
   11878:	b	8fe8 <free@plt>
   1187c:	andeq	r0, r0, r0
   11880:	add	r1, r1, r1, lsl #1
   11884:	movw	ip, #13640	; 0x3548
   11888:	movt	ip, #2
   1188c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   11890:	vpush	{d8}
   11894:	add	r4, ip, r1, lsl #3
   11898:	vldr	d8, [pc, #120]	; 11918 <_ZdlPv@@Base+0xa8>
   1189c:	add	r4, r4, #16
   118a0:	mov	r9, r0
   118a4:	mov	r5, r2
   118a8:	mov	r7, r3
   118ac:	mov	r6, #48	; 0x30
   118b0:	mov	r8, #0
   118b4:	mov	r0, #3
   118b8:	bl	9078 <_Znaj@plt>
   118bc:	vmov	s11, r5
   118c0:	add	r3, r5, r5, lsr #31
   118c4:	add	r2, r6, #1
   118c8:	vcvt.f64.s32	d6, s11
   118cc:	mov	r5, r7
   118d0:	vmov	s11, r7
   118d4:	asr	r3, r3, #1
   118d8:	mov	r7, r3
   118dc:	vcvt.f64.s32	d7, s11
   118e0:	vdiv.f64	d7, d7, d8
   118e4:	strb	r6, [r0, #1]
   118e8:	uxtb	r6, r2
   118ec:	cmp	r6, #56	; 0x38
   118f0:	strb	r9, [r0]
   118f4:	strb	r8, [r0, #2]
   118f8:	str	r0, [r4, #-16]
   118fc:	vdiv.f64	d6, d6, d8
   11900:	vmov	r2, r3, d7
   11904:	vstr	d6, [r4, #-8]
   11908:	strd	r2, [r4], #24
   1190c:	bne	118b4 <_ZdlPv@@Base+0x44>
   11910:	vpop	{d8}
   11914:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   11918:	strbtvs	r6, [r6], -r6, ror #12
   1191c:	eorsmi	r6, r9, r6, ror #12
   11920:	push	{r3, r4, r5, lr}
   11924:	vpush	{d8-d9}
   11928:	mov	r4, r1
   1192c:	vmov.f64	d9, d0
   11930:	mov	r5, r0
   11934:	add	r4, r4, r4, lsl #1
   11938:	lsl	r4, r4, #3
   1193c:	vmov.f64	d8, d1
   11940:	bl	900c <strlen@plt>
   11944:	add	r0, r0, #1
   11948:	bl	9078 <_Znaj@plt>
   1194c:	mov	r1, r5
   11950:	bl	903c <strcpy@plt>
   11954:	movw	r3, #13640	; 0x3548
   11958:	movt	r3, #2
   1195c:	add	r2, r3, r4
   11960:	str	r0, [r3, r4]
   11964:	vstr	d9, [r2, #8]
   11968:	vstr	d8, [r2, #16]
   1196c:	vpop	{d8-d9}
   11970:	pop	{r3, r4, r5, pc}
   11974:	movw	ip, #13640	; 0x3548
   11978:	movt	ip, #2
   1197c:	push	{r4, lr}
   11980:	mov	r4, r0
   11984:	ldr	r1, [ip, #984]	; 0x3d8
   11988:	cmp	r1, #0
   1198c:	bne	11abc <_ZdlPv@@Base+0x24c>
   11990:	mov	r0, #97	; 0x61
   11994:	movw	r2, #1189	; 0x4a5
   11998:	movw	r3, #841	; 0x349
   1199c:	mov	lr, #1
   119a0:	str	lr, [ip, #984]	; 0x3d8
   119a4:	bl	11880 <_ZdlPv@@Base+0x10>
   119a8:	mov	r0, #98	; 0x62
   119ac:	mov	r1, #8
   119b0:	movw	r2, #1414	; 0x586
   119b4:	mov	r3, #1000	; 0x3e8
   119b8:	bl	11880 <_ZdlPv@@Base+0x10>
   119bc:	mov	r0, #99	; 0x63
   119c0:	mov	r1, #16
   119c4:	movw	r2, #1297	; 0x511
   119c8:	movw	r3, #917	; 0x395
   119cc:	bl	11880 <_ZdlPv@@Base+0x10>
   119d0:	movw	r2, #1090	; 0x442
   119d4:	movw	r3, #771	; 0x303
   119d8:	mov	r0, #100	; 0x64
   119dc:	mov	r1, #24
   119e0:	bl	11880 <_ZdlPv@@Base+0x10>
   119e4:	mov	r1, #32
   119e8:	vmov.f64	d0, #38	; 0x41300000  11.0
   119ec:	movw	r0, #22448	; 0x57b0
   119f0:	movt	r0, #1
   119f4:	vmov.f64	d1, #33	; 0x41080000  8.5
   119f8:	bl	11920 <_ZdlPv@@Base+0xb0>
   119fc:	mov	r1, #33	; 0x21
   11a00:	movw	r0, #22456	; 0x57b8
   11a04:	movt	r0, #1
   11a08:	vmov.f64	d0, #44	; 0x41600000  14.0
   11a0c:	vmov.f64	d1, #33	; 0x41080000  8.5
   11a10:	bl	11920 <_ZdlPv@@Base+0xb0>
   11a14:	mov	r1, #34	; 0x22
   11a18:	movw	r0, #22464	; 0x57c0
   11a1c:	movt	r0, #1
   11a20:	vmov.f64	d0, #49	; 0x41880000  17.0
   11a24:	vmov.f64	d1, #38	; 0x41300000  11.0
   11a28:	bl	11920 <_ZdlPv@@Base+0xb0>
   11a2c:	mov	r1, #35	; 0x23
   11a30:	movw	r0, #22472	; 0x57c8
   11a34:	movt	r0, #1
   11a38:	vmov.f64	d0, #38	; 0x41300000  11.0
   11a3c:	vmov.f64	d1, #49	; 0x41880000  17.0
   11a40:	bl	11920 <_ZdlPv@@Base+0xb0>
   11a44:	mov	r1, #36	; 0x24
   11a48:	movw	r0, #22480	; 0x57d0
   11a4c:	movt	r0, #1
   11a50:	vmov.f64	d0, #33	; 0x41080000  8.5
   11a54:	vmov.f64	d1, #22	; 0x40b00000  5.5
   11a58:	bl	11920 <_ZdlPv@@Base+0xb0>
   11a5c:	mov	r1, #37	; 0x25
   11a60:	movw	r0, #22492	; 0x57dc
   11a64:	movt	r0, #1
   11a68:	vmov.f64	d0, #36	; 0x41200000  10.0
   11a6c:	vmov.f64	d1, #30	; 0x40f00000  7.5
   11a70:	bl	11920 <_ZdlPv@@Base+0xb0>
   11a74:	mov	r1, #38	; 0x26
   11a78:	vldr	d1, [pc, #72]	; 11ac8 <_ZdlPv@@Base+0x258>
   11a7c:	movw	r0, #22504	; 0x57e8
   11a80:	movt	r0, #1
   11a84:	vmov.f64	d0, #35	; 0x41180000  9.5
   11a88:	bl	11920 <_ZdlPv@@Base+0xb0>
   11a8c:	mov	r1, #39	; 0x27
   11a90:	movw	r0, #22512	; 0x57f0
   11a94:	movt	r0, #1
   11a98:	vmov.f64	d0, #30	; 0x40f00000  7.5
   11a9c:	vmov.f64	d1, #15	; 0x40780000  3.875
   11aa0:	bl	11920 <_ZdlPv@@Base+0xb0>
   11aa4:	movw	r0, #22520	; 0x57f8
   11aa8:	mov	r1, #40	; 0x28
   11aac:	movt	r0, #1
   11ab0:	vldr	d0, [pc, #24]	; 11ad0 <_ZdlPv@@Base+0x260>
   11ab4:	vldr	d1, [pc, #28]	; 11ad8 <_ZdlPv@@Base+0x268>
   11ab8:	bl	11920 <_ZdlPv@@Base+0xb0>
   11abc:	mov	r0, r4
   11ac0:	pop	{r4, pc}
   11ac4:	nop	{0}
   11ac8:	andeq	r0, r0, r0
   11acc:	andsmi	r8, r0, r0
   11ad0:	bmi	fe55c42c <stderr@@GLIBC_2.4+0xfe53c40c>
   11ad4:	eormi	r5, r1, r5, lsr #5
   11ad8:	bmi	fe55c434 <stderr@@GLIBC_2.4+0xfe53c414>
   11adc:	andsmi	r5, r1, r5, lsr #5
   11ae0:	push	{r4, lr}
   11ae4:	subs	r4, r0, #0
   11ae8:	beq	11b18 <_ZdlPv@@Base+0x2a8>
   11aec:	sub	r2, r4, #1
   11af0:	mov	r0, #0
   11af4:	b	11b08 <_ZdlPv@@Base+0x298>
   11af8:	add	r0, r3, r0, lsl #4
   11afc:	ands	r3, r0, #-268435456	; 0xf0000000
   11b00:	eor	r1, r3, r0
   11b04:	eorne	r0, r1, r3, lsr #24
   11b08:	ldrb	r3, [r2, #1]!
   11b0c:	cmp	r3, #0
   11b10:	bne	11af8 <_ZdlPv@@Base+0x288>
   11b14:	pop	{r4, pc}
   11b18:	movw	r1, #22612	; 0x5854
   11b1c:	mov	r0, #28
   11b20:	movt	r1, #1
   11b24:	bl	b9bc <fputs@plt+0x27f4>
   11b28:	b	11aec <_ZdlPv@@Base+0x27c>
   11b2c:	cmp	r0, #100	; 0x64
   11b30:	push	{r3, r4, r5, lr}
   11b34:	mov	r5, r0
   11b38:	bls	11b84 <_ZdlPv@@Base+0x314>
   11b3c:	movw	r4, #22524	; 0x57fc
   11b40:	movt	r4, #1
   11b44:	ldr	r0, [r4, #4]!
   11b48:	cmp	r0, r5
   11b4c:	bhi	11b80 <_ZdlPv@@Base+0x310>
   11b50:	cmp	r0, #0
   11b54:	bne	11b44 <_ZdlPv@@Base+0x2d4>
   11b58:	movw	r1, #11344	; 0x2c50
   11b5c:	movt	r1, #2
   11b60:	movw	r0, #22624	; 0x5860
   11b64:	movt	r0, #1
   11b68:	mov	r2, r1
   11b6c:	mov	r3, r1
   11b70:	bl	c288 <fputs@plt+0x30c0>
   11b74:	ldr	r0, [r4, #4]!
   11b78:	cmp	r0, r5
   11b7c:	bls	11b50 <_ZdlPv@@Base+0x2e0>
   11b80:	pop	{r3, r4, r5, pc}
   11b84:	mov	r0, #101	; 0x65
   11b88:	pop	{r3, r4, r5, pc}
   11b8c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b90:	cmp	r3, #0
   11b94:	mov	r4, r0
   11b98:	mov	r7, r1
   11b9c:	mov	r5, r2
   11ba0:	ldr	r8, [sp, #40]	; 0x28
   11ba4:	moveq	r6, r3
   11ba8:	bne	11cc0 <_ZdlPv@@Base+0x450>
   11bac:	cmp	r7, #0
   11bb0:	beq	11bd0 <_ZdlPv@@Base+0x360>
   11bb4:	mov	r0, r7
   11bb8:	bl	8f64 <getenv@plt>
   11bbc:	subs	r7, r0, #0
   11bc0:	beq	11bd0 <_ZdlPv@@Base+0x360>
   11bc4:	ldrb	r3, [r7]
   11bc8:	cmp	r3, #0
   11bcc:	bne	11cb4 <_ZdlPv@@Base+0x444>
   11bd0:	mov	r9, #1
   11bd4:	cmp	r8, #0
   11bd8:	movne	fp, #2
   11bdc:	moveq	fp, #0
   11be0:	cmp	r6, #0
   11be4:	moveq	sl, r6
   11be8:	beq	11bfc <_ZdlPv@@Base+0x38c>
   11bec:	ldrb	r0, [r6]
   11bf0:	cmp	r0, #0
   11bf4:	moveq	sl, r0
   11bf8:	bne	11ca4 <_ZdlPv@@Base+0x434>
   11bfc:	cmp	r5, #0
   11c00:	moveq	r0, r5
   11c04:	beq	11c18 <_ZdlPv@@Base+0x3a8>
   11c08:	ldrb	r3, [r5]
   11c0c:	cmp	r3, #0
   11c10:	moveq	r0, r3
   11c14:	bne	11c98 <_ZdlPv@@Base+0x428>
   11c18:	add	r9, fp, r9
   11c1c:	add	sl, r9, sl
   11c20:	add	r0, sl, r0
   11c24:	bl	9078 <_Znaj@plt>
   11c28:	cmp	r7, #0
   11c2c:	mov	r3, #0
   11c30:	str	r0, [r4]
   11c34:	strb	r3, [r0]
   11c38:	beq	11c48 <_ZdlPv@@Base+0x3d8>
   11c3c:	ldrb	r3, [r7]
   11c40:	cmp	r3, #0
   11c44:	bne	11d3c <_ZdlPv@@Base+0x4cc>
   11c48:	cmp	r8, #0
   11c4c:	bne	11cd4 <_ZdlPv@@Base+0x464>
   11c50:	cmp	r6, #0
   11c54:	beq	11c64 <_ZdlPv@@Base+0x3f4>
   11c58:	ldrb	r3, [r6]
   11c5c:	cmp	r3, #0
   11c60:	bne	11d10 <_ZdlPv@@Base+0x4a0>
   11c64:	cmp	r5, #0
   11c68:	beq	11c84 <_ZdlPv@@Base+0x414>
   11c6c:	ldrb	r3, [r5]
   11c70:	cmp	r3, #0
   11c74:	beq	11c84 <_ZdlPv@@Base+0x414>
   11c78:	mov	r1, r5
   11c7c:	ldr	r0, [r4]
   11c80:	bl	90d8 <strcat@plt>
   11c84:	ldr	r0, [r4]
   11c88:	bl	900c <strlen@plt>
   11c8c:	str	r0, [r4, #4]
   11c90:	mov	r0, r4
   11c94:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c98:	mov	r0, r5
   11c9c:	bl	900c <strlen@plt>
   11ca0:	b	11c18 <_ZdlPv@@Base+0x3a8>
   11ca4:	mov	r0, r6
   11ca8:	bl	900c <strlen@plt>
   11cac:	add	sl, r0, #1
   11cb0:	b	11bfc <_ZdlPv@@Base+0x38c>
   11cb4:	bl	900c <strlen@plt>
   11cb8:	add	r9, r0, #2
   11cbc:	b	11bd4 <_ZdlPv@@Base+0x364>
   11cc0:	movw	r0, #22644	; 0x5874
   11cc4:	movt	r0, #1
   11cc8:	bl	8f64 <getenv@plt>
   11ccc:	mov	r6, r0
   11cd0:	b	11bac <_ZdlPv@@Base+0x33c>
   11cd4:	ldr	r7, [r4]
   11cd8:	mov	r0, r7
   11cdc:	bl	900c <strlen@plt>
   11ce0:	movw	r3, #17500	; 0x445c
   11ce4:	movt	r3, #1
   11ce8:	ldrh	r3, [r3]
   11cec:	strh	r3, [r7, r0]
   11cf0:	ldr	r7, [r4]
   11cf4:	mov	r0, r7
   11cf8:	bl	900c <strlen@plt>
   11cfc:	movw	r3, #17632	; 0x44e0
   11d00:	movt	r3, #1
   11d04:	ldrh	r3, [r3]
   11d08:	strh	r3, [r7, r0]
   11d0c:	b	11c50 <_ZdlPv@@Base+0x3e0>
   11d10:	mov	r1, r6
   11d14:	ldr	r0, [r4]
   11d18:	bl	90d8 <strcat@plt>
   11d1c:	ldr	r6, [r4]
   11d20:	mov	r0, r6
   11d24:	bl	900c <strlen@plt>
   11d28:	movw	r3, #17632	; 0x44e0
   11d2c:	movt	r3, #1
   11d30:	ldrh	r3, [r3]
   11d34:	strh	r3, [r6, r0]
   11d38:	b	11c64 <_ZdlPv@@Base+0x3f4>
   11d3c:	mov	r1, r7
   11d40:	ldr	r0, [r4]
   11d44:	bl	90d8 <strcat@plt>
   11d48:	ldr	r7, [r4]
   11d4c:	mov	r0, r7
   11d50:	bl	900c <strlen@plt>
   11d54:	movw	r3, #17632	; 0x44e0
   11d58:	movt	r3, #1
   11d5c:	ldrh	r3, [r3]
   11d60:	strh	r3, [r7, r0]
   11d64:	b	11c48 <_ZdlPv@@Base+0x3d8>
   11d68:	push	{r4, lr}
   11d6c:	mov	r4, r0
   11d70:	ldr	r0, [r0]
   11d74:	cmp	r0, #0
   11d78:	beq	11d80 <_ZdlPv@@Base+0x510>
   11d7c:	bl	90e4 <_ZdaPv@plt>
   11d80:	mov	r0, r4
   11d84:	pop	{r4, pc}
   11d88:	push	{r4, r5, r6, r7, r8, lr}
   11d8c:	mov	r4, r0
   11d90:	ldr	r5, [r0]
   11d94:	sub	sp, sp, #8
   11d98:	mov	r8, r1
   11d9c:	mov	r0, r5
   11da0:	bl	900c <strlen@plt>
   11da4:	mov	r6, r0
   11da8:	mov	r0, r8
   11dac:	bl	900c <strlen@plt>
   11db0:	mov	r7, r0
   11db4:	add	r0, r6, r0
   11db8:	add	r0, r0, #2
   11dbc:	bl	9078 <_Znaj@plt>
   11dc0:	ldr	r2, [r4, #4]
   11dc4:	mov	r1, r5
   11dc8:	rsb	r2, r2, r6
   11dcc:	str	r0, [r4]
   11dd0:	bl	9024 <memcpy@plt>
   11dd4:	ldm	r4, {r1, r3}
   11dd8:	rsb	r2, r3, r6
   11ddc:	cmp	r3, #0
   11de0:	add	r3, r1, r2
   11de4:	addeq	r3, r3, #1
   11de8:	moveq	r0, #58	; 0x3a
   11dec:	strbeq	r0, [r1, r2]
   11df0:	mov	r0, r3
   11df4:	mov	r2, r7
   11df8:	mov	r1, r8
   11dfc:	bl	9024 <memcpy@plt>
   11e00:	ldr	r2, [r4, #4]
   11e04:	cmp	r2, #0
   11e08:	mov	r3, r0
   11e0c:	add	r0, r0, r7
   11e10:	bne	11e34 <_ZdlPv@@Base+0x5c4>
   11e14:	cmp	r5, #0
   11e18:	mov	r3, #0
   11e1c:	strb	r3, [r0]
   11e20:	beq	11e70 <_ZdlPv@@Base+0x600>
   11e24:	mov	r0, r5
   11e28:	add	sp, sp, #8
   11e2c:	pop	{r4, r5, r6, r7, r8, lr}
   11e30:	b	90e4 <_ZdaPv@plt>
   11e34:	mov	r2, #58	; 0x3a
   11e38:	strb	r2, [r3, r7]
   11e3c:	ldr	r2, [r4, #4]
   11e40:	add	r3, r0, #1
   11e44:	rsb	r1, r2, r6
   11e48:	mov	r0, r3
   11e4c:	add	r1, r5, r1
   11e50:	bl	9024 <memcpy@plt>
   11e54:	cmp	r5, #0
   11e58:	mov	r3, r0
   11e5c:	ldr	r0, [r4, #4]
   11e60:	add	r0, r3, r0
   11e64:	mov	r3, #0
   11e68:	strb	r3, [r0]
   11e6c:	bne	11e24 <_ZdlPv@@Base+0x5b4>
   11e70:	add	sp, sp, #8
   11e74:	pop	{r4, r5, r6, r7, r8, pc}
   11e78:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e7c:	subs	r8, r1, #0
   11e80:	mov	r4, r0
   11e84:	mov	sl, r2
   11e88:	beq	12014 <_ZdlPv@@Base+0x7a4>
   11e8c:	ldrb	r3, [r8]
   11e90:	cmp	r3, #47	; 0x2f
   11e94:	beq	11f88 <_ZdlPv@@Base+0x718>
   11e98:	ldr	r5, [r4]
   11e9c:	ldrb	r3, [r5]
   11ea0:	cmp	r3, #0
   11ea4:	beq	11f88 <_ZdlPv@@Base+0x718>
   11ea8:	mov	r0, r8
   11eac:	mov	fp, #47	; 0x2f
   11eb0:	bl	900c <strlen@plt>
   11eb4:	add	r9, r0, #1
   11eb8:	b	11f60 <_ZdlPv@@Base+0x6f0>
   11ebc:	cmp	r5, r4
   11ec0:	bcs	11edc <_ZdlPv@@Base+0x66c>
   11ec4:	movw	r0, #17512	; 0x4468
   11ec8:	ldrb	r1, [r4, #-1]
   11ecc:	movt	r0, #1
   11ed0:	bl	8f88 <strchr@plt>
   11ed4:	cmp	r0, #0
   11ed8:	beq	11fbc <_ZdlPv@@Base+0x74c>
   11edc:	rsb	r7, r5, r4
   11ee0:	add	r0, r9, r7
   11ee4:	bl	9078 <_Znaj@plt>
   11ee8:	mov	r1, r5
   11eec:	mov	r2, r7
   11ef0:	mov	r6, r0
   11ef4:	bl	9024 <memcpy@plt>
   11ef8:	mov	r3, #0
   11efc:	add	r0, r7, r3
   11f00:	mov	r1, r8
   11f04:	add	r0, r6, r0
   11f08:	bl	903c <strcpy@plt>
   11f0c:	mov	r0, r6
   11f10:	bl	12c94 <_ZdlPv@@Base+0x1424>
   11f14:	cmp	r6, #0
   11f18:	mov	r5, r0
   11f1c:	beq	11f28 <_ZdlPv@@Base+0x6b8>
   11f20:	mov	r0, r6
   11f24:	bl	90e4 <_ZdaPv@plt>
   11f28:	movw	r1, #13780	; 0x35d4
   11f2c:	mov	r0, r5
   11f30:	movt	r1, #1
   11f34:	bl	8fa0 <fopen@plt>
   11f38:	subs	r6, r0, #0
   11f3c:	bne	11ff4 <_ZdlPv@@Base+0x784>
   11f40:	cmp	r5, #0
   11f44:	beq	11f50 <_ZdlPv@@Base+0x6e0>
   11f48:	mov	r0, r5
   11f4c:	bl	90e4 <_ZdaPv@plt>
   11f50:	ldrb	r3, [r4]
   11f54:	cmp	r3, #0
   11f58:	beq	11fe8 <_ZdlPv@@Base+0x778>
   11f5c:	add	r5, r4, #1
   11f60:	mov	r0, r5
   11f64:	mov	r1, #58	; 0x3a
   11f68:	bl	8f88 <strchr@plt>
   11f6c:	subs	r4, r0, #0
   11f70:	bne	11ebc <_ZdlPv@@Base+0x64c>
   11f74:	mov	r1, r4
   11f78:	mov	r0, r5
   11f7c:	bl	8f88 <strchr@plt>
   11f80:	mov	r4, r0
   11f84:	b	11ebc <_ZdlPv@@Base+0x64c>
   11f88:	movw	r1, #13780	; 0x35d4
   11f8c:	mov	r0, r8
   11f90:	movt	r1, #1
   11f94:	bl	8fa0 <fopen@plt>
   11f98:	subs	r6, r0, #0
   11f9c:	beq	11fe8 <_ZdlPv@@Base+0x778>
   11fa0:	cmp	sl, #0
   11fa4:	beq	11fb4 <_ZdlPv@@Base+0x744>
   11fa8:	mov	r0, r8
   11fac:	bl	12c94 <_ZdlPv@@Base+0x1424>
   11fb0:	str	r0, [sl]
   11fb4:	mov	r0, r6
   11fb8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11fbc:	rsb	r7, r5, r4
   11fc0:	add	r0, r7, #1
   11fc4:	add	r0, r9, r0
   11fc8:	bl	9078 <_Znaj@plt>
   11fcc:	mov	r1, r5
   11fd0:	mov	r2, r7
   11fd4:	mov	r6, r0
   11fd8:	bl	9024 <memcpy@plt>
   11fdc:	strb	fp, [r6, r7]
   11fe0:	mov	r3, #1
   11fe4:	b	11efc <_ZdlPv@@Base+0x68c>
   11fe8:	mov	r6, #0
   11fec:	mov	r0, r6
   11ff0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ff4:	cmp	sl, #0
   11ff8:	strne	r5, [sl]
   11ffc:	bne	11fb4 <_ZdlPv@@Base+0x744>
   12000:	cmp	r5, #0
   12004:	beq	11fb4 <_ZdlPv@@Base+0x744>
   12008:	mov	r0, r5
   1200c:	bl	90e4 <_ZdaPv@plt>
   12010:	b	11fb4 <_ZdlPv@@Base+0x744>
   12014:	movw	r1, #22652	; 0x587c
   12018:	mov	r0, #98	; 0x62
   1201c:	movt	r1, #1
   12020:	bl	b9bc <fputs@plt+0x27f4>
   12024:	b	11e8c <_ZdlPv@@Base+0x61c>
   12028:	cmp	r3, #0
   1202c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12030:	movw	r8, #13780	; 0x35d4
   12034:	movt	r8, #1
   12038:	movne	r8, r3
   1203c:	mov	r7, r1
   12040:	mov	r5, r0
   12044:	mov	r1, #114	; 0x72
   12048:	mov	r0, r8
   1204c:	mov	r9, r2
   12050:	bl	8f88 <strchr@plt>
   12054:	adds	r4, r0, #0
   12058:	movne	r4, #1
   1205c:	cmp	r7, #0
   12060:	beq	1218c <_ZdlPv@@Base+0x91c>
   12064:	movw	r1, #14424	; 0x3858
   12068:	mov	r0, r7
   1206c:	movt	r1, #1
   12070:	bl	91a4 <strcmp@plt>
   12074:	cmp	r0, #0
   12078:	beq	1218c <_ZdlPv@@Base+0x91c>
   1207c:	cmp	r4, #0
   12080:	beq	121d4 <_ZdlPv@@Base+0x964>
   12084:	ldrb	r3, [r7]
   12088:	cmp	r3, #47	; 0x2f
   1208c:	beq	121d4 <_ZdlPv@@Base+0x964>
   12090:	ldr	r5, [r5]
   12094:	ldrb	r3, [r5]
   12098:	cmp	r3, #0
   1209c:	beq	121d4 <_ZdlPv@@Base+0x964>
   120a0:	mov	r0, r7
   120a4:	bl	900c <strlen@plt>
   120a8:	add	sl, r0, #1
   120ac:	b	12164 <_ZdlPv@@Base+0x8f4>
   120b0:	cmp	r5, r4
   120b4:	bcs	120d0 <_ZdlPv@@Base+0x860>
   120b8:	movw	r0, #17512	; 0x4468
   120bc:	ldrb	r1, [r4, #-1]
   120c0:	movt	r0, #1
   120c4:	bl	8f88 <strchr@plt>
   120c8:	cmp	r0, #0
   120cc:	beq	12208 <_ZdlPv@@Base+0x998>
   120d0:	rsb	fp, r5, r4
   120d4:	add	r0, sl, fp
   120d8:	bl	9078 <_Znaj@plt>
   120dc:	mov	r2, fp
   120e0:	mov	r1, r5
   120e4:	mov	r6, r0
   120e8:	bl	9024 <memcpy@plt>
   120ec:	mov	r2, #0
   120f0:	add	r0, fp, r2
   120f4:	mov	r1, r7
   120f8:	add	r0, r6, r0
   120fc:	bl	903c <strcpy@plt>
   12100:	mov	r0, r6
   12104:	bl	12c94 <_ZdlPv@@Base+0x1424>
   12108:	cmp	r6, #0
   1210c:	mov	r5, r0
   12110:	beq	1211c <_ZdlPv@@Base+0x8ac>
   12114:	mov	r0, r6
   12118:	bl	90e4 <_ZdaPv@plt>
   1211c:	mov	r0, r5
   12120:	mov	r1, r8
   12124:	bl	8fa0 <fopen@plt>
   12128:	subs	r6, r0, #0
   1212c:	bne	12244 <_ZdlPv@@Base+0x9d4>
   12130:	bl	91bc <__errno_location@plt>
   12134:	cmp	r5, #0
   12138:	mov	r6, r0
   1213c:	ldr	fp, [r0]
   12140:	beq	1214c <_ZdlPv@@Base+0x8dc>
   12144:	mov	r0, r5
   12148:	bl	90e4 <_ZdaPv@plt>
   1214c:	cmp	fp, #2
   12150:	bne	12258 <_ZdlPv@@Base+0x9e8>
   12154:	ldrb	r3, [r4]
   12158:	cmp	r3, #0
   1215c:	beq	12264 <_ZdlPv@@Base+0x9f4>
   12160:	add	r5, r4, #1
   12164:	mov	r0, r5
   12168:	mov	r1, #58	; 0x3a
   1216c:	bl	8f88 <strchr@plt>
   12170:	subs	r4, r0, #0
   12174:	bne	120b0 <_ZdlPv@@Base+0x840>
   12178:	mov	r1, r4
   1217c:	mov	r0, r5
   12180:	bl	8f88 <strchr@plt>
   12184:	mov	r4, r0
   12188:	b	120b0 <_ZdlPv@@Base+0x840>
   1218c:	cmp	r9, #0
   12190:	beq	121b4 <_ZdlPv@@Base+0x944>
   12194:	cmp	r4, #0
   12198:	movw	r3, #22668	; 0x588c
   1219c:	movt	r3, #1
   121a0:	movw	r0, #22676	; 0x5894
   121a4:	movt	r0, #1
   121a8:	movne	r0, r3
   121ac:	bl	12c94 <_ZdlPv@@Base+0x1424>
   121b0:	str	r0, [r9]
   121b4:	cmp	r4, #0
   121b8:	movwne	r3, #24
   121bc:	movweq	r3, #28
   121c0:	movtne	r3, #2
   121c4:	movteq	r3, #2
   121c8:	ldr	r3, [r3]
   121cc:	mov	r0, r3
   121d0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121d4:	mov	r1, r8
   121d8:	mov	r0, r7
   121dc:	bl	8fa0 <fopen@plt>
   121e0:	subs	r4, r0, #0
   121e4:	beq	1223c <_ZdlPv@@Base+0x9cc>
   121e8:	cmp	r9, #0
   121ec:	beq	1223c <_ZdlPv@@Base+0x9cc>
   121f0:	mov	r0, r7
   121f4:	bl	12c94 <_ZdlPv@@Base+0x1424>
   121f8:	mov	r3, r4
   121fc:	str	r0, [r9]
   12200:	mov	r0, r3
   12204:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12208:	rsb	r3, r5, r4
   1220c:	add	r0, r3, #1
   12210:	add	r0, sl, r0
   12214:	mov	fp, r3
   12218:	bl	9078 <_Znaj@plt>
   1221c:	mov	r2, fp
   12220:	mov	r1, r5
   12224:	mov	r6, r0
   12228:	bl	9024 <memcpy@plt>
   1222c:	mov	r3, #47	; 0x2f
   12230:	mov	r2, #1
   12234:	strb	r3, [r6, fp]
   12238:	b	120f0 <_ZdlPv@@Base+0x880>
   1223c:	mov	r3, r4
   12240:	b	121cc <_ZdlPv@@Base+0x95c>
   12244:	cmp	r9, #0
   12248:	beq	1226c <_ZdlPv@@Base+0x9fc>
   1224c:	str	r5, [r9]
   12250:	mov	r3, r6
   12254:	b	121cc <_ZdlPv@@Base+0x95c>
   12258:	str	fp, [r6]
   1225c:	mov	r3, #0
   12260:	b	121cc <_ZdlPv@@Base+0x95c>
   12264:	str	fp, [r6]
   12268:	b	121cc <_ZdlPv@@Base+0x95c>
   1226c:	cmp	r5, #0
   12270:	moveq	r3, r6
   12274:	beq	121cc <_ZdlPv@@Base+0x95c>
   12278:	mov	r0, r5
   1227c:	bl	90e4 <_ZdaPv@plt>
   12280:	mov	r3, r6
   12284:	b	121cc <_ZdlPv@@Base+0x95c>
   12288:	cmp	r1, r2
   1228c:	push	{r3, r4, r5, lr}
   12290:	mov	r4, r2
   12294:	mov	r5, r3
   12298:	bge	122c0 <_ZdlPv@@Base+0xa50>
   1229c:	cmp	r0, #0
   122a0:	beq	122a8 <_ZdlPv@@Base+0xa38>
   122a4:	bl	90e4 <_ZdaPv@plt>
   122a8:	cmp	r4, #0
   122ac:	beq	122c8 <_ZdlPv@@Base+0xa58>
   122b0:	lsl	r0, r4, #1
   122b4:	str	r0, [r5]
   122b8:	pop	{r3, r4, r5, lr}
   122bc:	b	9078 <_Znaj@plt>
   122c0:	str	r1, [r3]
   122c4:	pop	{r3, r4, r5, pc}
   122c8:	str	r4, [r5]
   122cc:	mov	r0, r4
   122d0:	pop	{r3, r4, r5, pc}
   122d4:	cmp	r1, r3
   122d8:	push	{r3, r4, r5, r6, r7, lr}
   122dc:	mov	r4, r3
   122e0:	mov	r6, r2
   122e4:	mov	r5, r0
   122e8:	bge	1232c <_ZdlPv@@Base+0xabc>
   122ec:	cmp	r3, #0
   122f0:	beq	12338 <_ZdlPv@@Base+0xac8>
   122f4:	lsl	r0, r3, #1
   122f8:	ldr	r3, [sp, #24]
   122fc:	str	r0, [r3]
   12300:	bl	9078 <_Znaj@plt>
   12304:	cmp	r6, #0
   12308:	cmpne	r6, r4
   1230c:	mov	r7, r0
   12310:	blt	1235c <_ZdlPv@@Base+0xaec>
   12314:	cmp	r5, #0
   12318:	beq	12354 <_ZdlPv@@Base+0xae4>
   1231c:	mov	r0, r5
   12320:	bl	90e4 <_ZdaPv@plt>
   12324:	mov	r0, r7
   12328:	pop	{r3, r4, r5, r6, r7, pc}
   1232c:	ldr	r3, [sp, #24]
   12330:	str	r1, [r3]
   12334:	pop	{r3, r4, r5, r6, r7, pc}
   12338:	cmp	r0, #0
   1233c:	beq	12344 <_ZdlPv@@Base+0xad4>
   12340:	bl	90e4 <_ZdaPv@plt>
   12344:	ldr	r3, [sp, #24]
   12348:	mov	r0, #0
   1234c:	str	r0, [r3]
   12350:	pop	{r3, r4, r5, r6, r7, pc}
   12354:	mov	r0, r7
   12358:	pop	{r3, r4, r5, r6, r7, pc}
   1235c:	mov	r2, r6
   12360:	mov	r1, r5
   12364:	bl	9024 <memcpy@plt>
   12368:	b	12314 <_ZdlPv@@Base+0xaa4>
   1236c:	mov	r2, #0
   12370:	str	r2, [r0]
   12374:	str	r2, [r0, #4]
   12378:	str	r2, [r0, #8]
   1237c:	bx	lr
   12380:	cmp	r2, #0
   12384:	push	{r4, r5, r6, lr}
   12388:	mov	r4, r0
   1238c:	mov	r5, r2
   12390:	mov	r6, r1
   12394:	str	r2, [r4, #4]
   12398:	blt	123b0 <_ZdlPv@@Base+0xb40>
   1239c:	bne	123c0 <_ZdlPv@@Base+0xb50>
   123a0:	str	r2, [r4, #8]
   123a4:	mov	r0, r4
   123a8:	str	r2, [r4]
   123ac:	pop	{r4, r5, r6, pc}
   123b0:	movw	r1, #22684	; 0x589c
   123b4:	mov	r0, #86	; 0x56
   123b8:	movt	r1, #1
   123bc:	bl	b9bc <fputs@plt+0x27f4>
   123c0:	lsl	r0, r5, #1
   123c4:	str	r0, [r4, #8]
   123c8:	bl	9078 <_Znaj@plt>
   123cc:	mov	r1, r6
   123d0:	mov	r2, r5
   123d4:	str	r0, [r4]
   123d8:	bl	9024 <memcpy@plt>
   123dc:	mov	r0, r4
   123e0:	pop	{r4, r5, r6, pc}
   123e4:	push	{r3, r4, r5, lr}
   123e8:	subs	r5, r1, #0
   123ec:	mov	r4, r0
   123f0:	streq	r5, [r0, #4]
   123f4:	streq	r5, [r0]
   123f8:	streq	r5, [r0, #8]
   123fc:	beq	12428 <_ZdlPv@@Base+0xbb8>
   12400:	mov	r0, r5
   12404:	bl	900c <strlen@plt>
   12408:	cmp	r0, #0
   1240c:	mov	r2, r0
   12410:	str	r0, [r4, #4]
   12414:	bne	12430 <_ZdlPv@@Base+0xbc0>
   12418:	str	r0, [r4, #8]
   1241c:	str	r0, [r4]
   12420:	mov	r1, r5
   12424:	bl	9024 <memcpy@plt>
   12428:	mov	r0, r4
   1242c:	pop	{r3, r4, r5, pc}
   12430:	lsl	r0, r0, #1
   12434:	str	r0, [r4, #8]
   12438:	bl	9078 <_Znaj@plt>
   1243c:	ldr	r2, [r4, #4]
   12440:	b	1241c <_ZdlPv@@Base+0xbac>
   12444:	push	{r3, r4, r5, lr}
   12448:	mov	r4, r0
   1244c:	mov	r3, #1
   12450:	mov	r0, #2
   12454:	str	r3, [r4, #4]
   12458:	mov	r5, r1
   1245c:	str	r0, [r4, #8]
   12460:	bl	9078 <_Znaj@plt>
   12464:	mov	r3, r0
   12468:	mov	r0, r4
   1246c:	str	r3, [r4]
   12470:	strb	r5, [r3]
   12474:	pop	{r3, r4, r5, pc}
   12478:	push	{r3, r4, r5, lr}
   1247c:	mov	r4, r0
   12480:	ldr	r0, [r1, #4]
   12484:	mov	r5, r1
   12488:	cmp	r0, #0
   1248c:	str	r0, [r4, #4]
   12490:	bne	124a4 <_ZdlPv@@Base+0xc34>
   12494:	str	r0, [r4, #8]
   12498:	str	r0, [r4]
   1249c:	mov	r0, r4
   124a0:	pop	{r3, r4, r5, pc}
   124a4:	lsl	r0, r0, #1
   124a8:	str	r0, [r4, #8]
   124ac:	bl	9078 <_Znaj@plt>
   124b0:	ldr	r2, [r4, #4]
   124b4:	cmp	r2, #0
   124b8:	str	r0, [r4]
   124bc:	beq	1249c <_ZdlPv@@Base+0xc2c>
   124c0:	ldr	r1, [r5]
   124c4:	bl	9024 <memcpy@plt>
   124c8:	mov	r0, r4
   124cc:	pop	{r3, r4, r5, pc}
   124d0:	push	{r4, lr}
   124d4:	mov	r4, r0
   124d8:	ldr	r0, [r0]
   124dc:	cmp	r0, #0
   124e0:	beq	124e8 <_ZdlPv@@Base+0xc78>
   124e4:	bl	90e4 <_ZdaPv@plt>
   124e8:	mov	r0, r4
   124ec:	pop	{r4, pc}
   124f0:	push	{r3, r4, r5, lr}
   124f4:	mov	r5, r1
   124f8:	mov	r3, r0
   124fc:	mov	r4, r0
   12500:	ldr	r2, [r5, #4]
   12504:	ldr	r0, [r0]
   12508:	ldr	r1, [r3, #8]!
   1250c:	bl	12288 <_ZdlPv@@Base+0xa18>
   12510:	ldr	r2, [r5, #4]
   12514:	cmp	r2, #0
   12518:	stm	r4, {r0, r2}
   1251c:	beq	12528 <_ZdlPv@@Base+0xcb8>
   12520:	ldr	r1, [r5]
   12524:	bl	9024 <memcpy@plt>
   12528:	mov	r0, r4
   1252c:	pop	{r3, r4, r5, pc}
   12530:	push	{r4, r5, r6, lr}
   12534:	subs	r6, r1, #0
   12538:	mov	r4, r0
   1253c:	beq	1257c <_ZdlPv@@Base+0xd0c>
   12540:	mov	r0, r6
   12544:	bl	900c <strlen@plt>
   12548:	mov	r3, r4
   1254c:	ldr	r1, [r3, #8]!
   12550:	mov	r5, r0
   12554:	mov	r2, r0
   12558:	ldr	r0, [r4]
   1255c:	bl	12288 <_ZdlPv@@Base+0xa18>
   12560:	str	r5, [r4, #4]
   12564:	mov	r2, r5
   12568:	mov	r1, r6
   1256c:	str	r0, [r4]
   12570:	bl	9024 <memcpy@plt>
   12574:	mov	r0, r4
   12578:	pop	{r4, r5, r6, pc}
   1257c:	ldr	r0, [r0]
   12580:	cmp	r0, #0
   12584:	beq	1258c <_ZdlPv@@Base+0xd1c>
   12588:	bl	90e4 <_ZdaPv@plt>
   1258c:	mov	r3, #0
   12590:	mov	r0, r4
   12594:	str	r3, [r4, #4]
   12598:	str	r3, [r4]
   1259c:	str	r3, [r4, #8]
   125a0:	pop	{r4, r5, r6, pc}
   125a4:	push	{r3, r4, r5, lr}
   125a8:	mov	r3, r0
   125ac:	mov	r4, r0
   125b0:	mov	r5, r1
   125b4:	mov	r2, #1
   125b8:	ldr	r1, [r3, #8]!
   125bc:	ldr	r0, [r0]
   125c0:	bl	12288 <_ZdlPv@@Base+0xa18>
   125c4:	mov	r2, #1
   125c8:	str	r2, [r4, #4]
   125cc:	mov	r3, r0
   125d0:	str	r0, [r4]
   125d4:	mov	r0, r4
   125d8:	strb	r5, [r3]
   125dc:	pop	{r3, r4, r5, pc}
   125e0:	push	{r3, r4, r5, lr}
   125e4:	mov	r5, r0
   125e8:	ldr	r0, [r0]
   125ec:	mov	r4, r1
   125f0:	cmp	r0, #0
   125f4:	beq	125fc <_ZdlPv@@Base+0xd8c>
   125f8:	bl	90e4 <_ZdaPv@plt>
   125fc:	ldmib	r4, {r1, r2}
   12600:	mov	r3, #0
   12604:	ldr	r0, [r4]
   12608:	stm	r5, {r0, r1, r2}
   1260c:	str	r3, [r4]
   12610:	str	r3, [r4, #4]
   12614:	str	r3, [r4, #8]
   12618:	pop	{r3, r4, r5, pc}
   1261c:	mov	ip, r0
   12620:	ldr	r2, [r0, #4]
   12624:	ldr	r1, [ip, #8]!
   12628:	push	{r4, lr}
   1262c:	sub	sp, sp, #8
   12630:	mov	r4, r0
   12634:	add	r3, r2, #1
   12638:	ldr	r0, [r0]
   1263c:	str	ip, [sp]
   12640:	bl	122d4 <_ZdlPv@@Base+0xa64>
   12644:	str	r0, [r4]
   12648:	add	sp, sp, #8
   1264c:	pop	{r4, pc}
   12650:	push	{r4, r5, r6, r7, lr}
   12654:	subs	r6, r1, #0
   12658:	sub	sp, sp, #12
   1265c:	mov	r4, r0
   12660:	beq	1269c <_ZdlPv@@Base+0xe2c>
   12664:	mov	r0, r6
   12668:	bl	900c <strlen@plt>
   1266c:	ldr	r2, [r4, #4]
   12670:	ldr	r1, [r4, #8]
   12674:	add	r5, r2, r0
   12678:	mov	r7, r0
   1267c:	cmp	r5, r1
   12680:	bgt	126a8 <_ZdlPv@@Base+0xe38>
   12684:	ldr	r0, [r4]
   12688:	add	r0, r0, r2
   1268c:	mov	r1, r6
   12690:	mov	r2, r7
   12694:	bl	9024 <memcpy@plt>
   12698:	str	r5, [r4, #4]
   1269c:	mov	r0, r4
   126a0:	add	sp, sp, #12
   126a4:	pop	{r4, r5, r6, r7, pc}
   126a8:	mov	lr, r4
   126ac:	mov	r3, r5
   126b0:	ldr	r0, [lr], #8
   126b4:	str	lr, [sp]
   126b8:	bl	122d4 <_ZdlPv@@Base+0xa64>
   126bc:	ldr	r2, [r4, #4]
   126c0:	str	r0, [r4]
   126c4:	b	12688 <_ZdlPv@@Base+0xe18>
   126c8:	ldr	ip, [r1, #4]
   126cc:	push	{r4, r5, r6, lr}
   126d0:	cmp	ip, #0
   126d4:	sub	sp, sp, #8
   126d8:	mov	r5, r1
   126dc:	mov	r4, r0
   126e0:	beq	12710 <_ZdlPv@@Base+0xea0>
   126e4:	ldr	lr, [r0, #4]
   126e8:	ldr	r1, [r0, #8]
   126ec:	add	r6, ip, lr
   126f0:	cmp	r6, r1
   126f4:	bgt	1271c <_ZdlPv@@Base+0xeac>
   126f8:	ldr	r0, [r0]
   126fc:	mov	r2, ip
   12700:	add	r0, r0, lr
   12704:	ldr	r1, [r5]
   12708:	bl	9024 <memcpy@plt>
   1270c:	str	r6, [r4, #4]
   12710:	mov	r0, r4
   12714:	add	sp, sp, #8
   12718:	pop	{r4, r5, r6, pc}
   1271c:	mov	ip, r0
   12720:	mov	r2, lr
   12724:	ldr	r0, [ip], #8
   12728:	mov	r3, r6
   1272c:	str	ip, [sp]
   12730:	bl	122d4 <_ZdlPv@@Base+0xa64>
   12734:	ldr	r2, [r5, #4]
   12738:	ldr	lr, [r4, #4]
   1273c:	str	r0, [r4]
   12740:	b	12700 <_ZdlPv@@Base+0xe90>
   12744:	push	{r4, r5, r6, r7, lr}
   12748:	subs	r6, r2, #0
   1274c:	sub	sp, sp, #12
   12750:	mov	r4, r0
   12754:	mov	r7, r1
   12758:	ble	12788 <_ZdlPv@@Base+0xf18>
   1275c:	ldr	r2, [r0, #4]
   12760:	ldr	r1, [r0, #8]
   12764:	add	r5, r2, r6
   12768:	cmp	r5, r1
   1276c:	bgt	12790 <_ZdlPv@@Base+0xf20>
   12770:	ldr	r0, [r0]
   12774:	add	r0, r0, r2
   12778:	mov	r1, r7
   1277c:	mov	r2, r6
   12780:	bl	9024 <memcpy@plt>
   12784:	str	r5, [r4, #4]
   12788:	add	sp, sp, #12
   1278c:	pop	{r4, r5, r6, r7, pc}
   12790:	mov	lr, r0
   12794:	mov	r3, r5
   12798:	ldr	r0, [lr], #8
   1279c:	str	lr, [sp]
   127a0:	bl	122d4 <_ZdlPv@@Base+0xa64>
   127a4:	ldr	r2, [r4, #4]
   127a8:	str	r0, [r4]
   127ac:	b	12774 <_ZdlPv@@Base+0xf04>
   127b0:	push	{r4, r5, r6, r7, r8, lr}
   127b4:	mov	r6, r2
   127b8:	ldr	r5, [sp, #24]
   127bc:	mov	r4, r0
   127c0:	mov	r8, r1
   127c4:	mov	r7, r3
   127c8:	cmp	r2, #0
   127cc:	cmpge	r5, #0
   127d0:	blt	12834 <_ZdlPv@@Base+0xfc4>
   127d4:	add	ip, r6, r5
   127d8:	str	ip, [r4, #4]
   127dc:	cmp	ip, #0
   127e0:	streq	ip, [r4, #8]
   127e4:	streq	ip, [r4]
   127e8:	beq	12818 <_ZdlPv@@Base+0xfa8>
   127ec:	lsl	r0, ip, #1
   127f0:	str	r0, [r4, #8]
   127f4:	bl	9078 <_Znaj@plt>
   127f8:	cmp	r6, #0
   127fc:	str	r0, [r4]
   12800:	beq	12820 <_ZdlPv@@Base+0xfb0>
   12804:	mov	r1, r8
   12808:	mov	r2, r6
   1280c:	bl	9024 <memcpy@plt>
   12810:	cmp	r5, #0
   12814:	bne	12848 <_ZdlPv@@Base+0xfd8>
   12818:	mov	r0, r4
   1281c:	pop	{r4, r5, r6, r7, r8, pc}
   12820:	mov	r1, r7
   12824:	mov	r2, r5
   12828:	bl	9024 <memcpy@plt>
   1282c:	mov	r0, r4
   12830:	pop	{r4, r5, r6, r7, r8, pc}
   12834:	movw	r1, #22684	; 0x589c
   12838:	mov	r0, #212	; 0xd4
   1283c:	movt	r1, #1
   12840:	bl	b9bc <fputs@plt+0x27f4>
   12844:	b	127d4 <_ZdlPv@@Base+0xf64>
   12848:	ldr	r0, [r4]
   1284c:	mov	r1, r7
   12850:	mov	r2, r5
   12854:	add	r0, r0, r6
   12858:	bl	9024 <memcpy@plt>
   1285c:	mov	r0, r4
   12860:	pop	{r4, r5, r6, r7, r8, pc}
   12864:	push	{r3, lr}
   12868:	ldr	r2, [r0, #4]
   1286c:	ldr	r3, [r1, #4]
   12870:	cmp	r2, r3
   12874:	bgt	1289c <_ZdlPv@@Base+0x102c>
   12878:	cmp	r2, #0
   1287c:	beq	128c0 <_ZdlPv@@Base+0x1050>
   12880:	ldr	r0, [r0]
   12884:	ldr	r1, [r1]
   12888:	bl	8f1c <memcmp@plt>
   1288c:	cmp	r0, #0
   12890:	movgt	r0, #0
   12894:	movle	r0, #1
   12898:	pop	{r3, pc}
   1289c:	cmp	r3, #0
   128a0:	beq	128b8 <_ZdlPv@@Base+0x1048>
   128a4:	mov	r2, r3
   128a8:	ldr	r0, [r0]
   128ac:	ldr	r1, [r1]
   128b0:	bl	8f1c <memcmp@plt>
   128b4:	lsr	r3, r0, #31
   128b8:	mov	r0, r3
   128bc:	pop	{r3, pc}
   128c0:	mov	r0, #1
   128c4:	pop	{r3, pc}
   128c8:	push	{r3, lr}
   128cc:	ldr	r2, [r0, #4]
   128d0:	ldr	r3, [r1, #4]
   128d4:	cmp	r2, r3
   128d8:	bge	12900 <_ZdlPv@@Base+0x1090>
   128dc:	cmp	r2, #0
   128e0:	beq	12924 <_ZdlPv@@Base+0x10b4>
   128e4:	ldr	r0, [r0]
   128e8:	ldr	r1, [r1]
   128ec:	bl	8f1c <memcmp@plt>
   128f0:	cmp	r0, #0
   128f4:	movgt	r0, #0
   128f8:	movle	r0, #1
   128fc:	pop	{r3, pc}
   12900:	cmp	r3, #0
   12904:	beq	1291c <_ZdlPv@@Base+0x10ac>
   12908:	mov	r2, r3
   1290c:	ldr	r0, [r0]
   12910:	ldr	r1, [r1]
   12914:	bl	8f1c <memcmp@plt>
   12918:	lsr	r3, r0, #31
   1291c:	mov	r0, r3
   12920:	pop	{r3, pc}
   12924:	mov	r0, #1
   12928:	pop	{r3, pc}
   1292c:	push	{r3, lr}
   12930:	ldr	r2, [r1, #4]
   12934:	ldr	r3, [r0, #4]
   12938:	cmp	r3, r2
   1293c:	blt	12960 <_ZdlPv@@Base+0x10f0>
   12940:	cmp	r2, #0
   12944:	beq	1298c <_ZdlPv@@Base+0x111c>
   12948:	ldr	r0, [r0]
   1294c:	ldr	r1, [r1]
   12950:	bl	8f1c <memcmp@plt>
   12954:	mvn	r0, r0
   12958:	lsr	r0, r0, #31
   1295c:	pop	{r3, pc}
   12960:	cmp	r3, #0
   12964:	beq	12984 <_ZdlPv@@Base+0x1114>
   12968:	mov	r2, r3
   1296c:	ldr	r0, [r0]
   12970:	ldr	r1, [r1]
   12974:	bl	8f1c <memcmp@plt>
   12978:	cmp	r0, #0
   1297c:	movle	r3, #0
   12980:	movgt	r3, #1
   12984:	mov	r0, r3
   12988:	pop	{r3, pc}
   1298c:	mov	r0, #1
   12990:	pop	{r3, pc}
   12994:	push	{r3, lr}
   12998:	ldr	r2, [r1, #4]
   1299c:	ldr	r3, [r0, #4]
   129a0:	cmp	r3, r2
   129a4:	ble	129c8 <_ZdlPv@@Base+0x1158>
   129a8:	cmp	r2, #0
   129ac:	beq	129f4 <_ZdlPv@@Base+0x1184>
   129b0:	ldr	r0, [r0]
   129b4:	ldr	r1, [r1]
   129b8:	bl	8f1c <memcmp@plt>
   129bc:	mvn	r0, r0
   129c0:	lsr	r0, r0, #31
   129c4:	pop	{r3, pc}
   129c8:	cmp	r3, #0
   129cc:	beq	129ec <_ZdlPv@@Base+0x117c>
   129d0:	mov	r2, r3
   129d4:	ldr	r0, [r0]
   129d8:	ldr	r1, [r1]
   129dc:	bl	8f1c <memcmp@plt>
   129e0:	cmp	r0, #0
   129e4:	movle	r3, #0
   129e8:	movgt	r3, #1
   129ec:	mov	r0, r3
   129f0:	pop	{r3, pc}
   129f4:	mov	r0, #1
   129f8:	pop	{r3, pc}
   129fc:	push	{r4, r5, lr}
   12a00:	subs	r5, r1, #0
   12a04:	sub	sp, sp, #12
   12a08:	mov	r4, r0
   12a0c:	blt	12a40 <_ZdlPv@@Base+0x11d0>
   12a10:	ldr	r1, [r4, #8]
   12a14:	cmp	r5, r1
   12a18:	ble	12a34 <_ZdlPv@@Base+0x11c4>
   12a1c:	ldm	r4, {r0, r2}
   12a20:	add	ip, r4, #8
   12a24:	mov	r3, r5
   12a28:	str	ip, [sp]
   12a2c:	bl	122d4 <_ZdlPv@@Base+0xa64>
   12a30:	str	r0, [r4]
   12a34:	str	r5, [r4, #4]
   12a38:	add	sp, sp, #12
   12a3c:	pop	{r4, r5, pc}
   12a40:	movw	r1, #22684	; 0x589c
   12a44:	mov	r0, #260	; 0x104
   12a48:	movt	r1, #1
   12a4c:	bl	b9bc <fputs@plt+0x27f4>
   12a50:	b	12a10 <_ZdlPv@@Base+0x11a0>
   12a54:	mov	r3, #0
   12a58:	str	r3, [r0, #4]
   12a5c:	bx	lr
   12a60:	push	{r4, lr}
   12a64:	ldr	r4, [r0]
   12a68:	cmp	r4, #0
   12a6c:	beq	12a8c <_ZdlPv@@Base+0x121c>
   12a70:	ldr	r2, [r0, #4]
   12a74:	mov	r0, r4
   12a78:	bl	9198 <memchr@plt>
   12a7c:	cmp	r0, #0
   12a80:	beq	12a8c <_ZdlPv@@Base+0x121c>
   12a84:	rsb	r0, r4, r0
   12a88:	pop	{r4, pc}
   12a8c:	mvn	r0, #0
   12a90:	pop	{r4, pc}
   12a94:	push	{r3, r4, r5, lr}
   12a98:	ldm	r0, {r5, lr}
   12a9c:	cmp	lr, #0
   12aa0:	ble	12afc <_ZdlPv@@Base+0x128c>
   12aa4:	add	r4, r5, lr
   12aa8:	mov	r2, r5
   12aac:	mov	ip, #0
   12ab0:	ldrb	r1, [r2], #1
   12ab4:	cmp	r1, #0
   12ab8:	addeq	ip, ip, #1
   12abc:	cmp	r2, r4
   12ac0:	bne	12ab0 <_ZdlPv@@Base+0x1240>
   12ac4:	add	r0, lr, #1
   12ac8:	rsb	r0, ip, r0
   12acc:	bl	9078 <_Znaj@plt>
   12ad0:	mov	r3, r5
   12ad4:	mov	r1, r0
   12ad8:	ldrb	r2, [r3], #1
   12adc:	cmp	r2, #0
   12ae0:	strbne	r2, [r1]
   12ae4:	addne	r1, r1, #1
   12ae8:	cmp	r3, r4
   12aec:	bne	12ad8 <_ZdlPv@@Base+0x1268>
   12af0:	mov	r3, #0
   12af4:	strb	r3, [r1]
   12af8:	pop	{r3, r4, r5, pc}
   12afc:	add	r0, lr, #1
   12b00:	bl	9078 <_Znaj@plt>
   12b04:	mov	r1, r0
   12b08:	b	12af0 <_ZdlPv@@Base+0x1280>
   12b0c:	push	{r4, r5, r6, lr}
   12b10:	mov	r5, r0
   12b14:	ldr	r0, [r0, #4]
   12b18:	ldr	ip, [r5]
   12b1c:	subs	r0, r0, #1
   12b20:	bmi	12bf8 <_ZdlPv@@Base+0x1388>
   12b24:	ldrb	r3, [ip, r0]
   12b28:	cmp	r3, #32
   12b2c:	mov	r3, r0
   12b30:	beq	12b44 <_ZdlPv@@Base+0x12d4>
   12b34:	b	12bbc <_ZdlPv@@Base+0x134c>
   12b38:	ldrb	r2, [ip, r3]
   12b3c:	cmp	r2, #32
   12b40:	bne	12bbc <_ZdlPv@@Base+0x134c>
   12b44:	subs	r3, r3, #1
   12b48:	bcs	12b38 <_ZdlPv@@Base+0x12c8>
   12b4c:	cmp	r3, r0
   12b50:	mov	r4, ip
   12b54:	popeq	{r4, r5, r6, pc}
   12b58:	cmp	r3, #0
   12b5c:	blt	12b98 <_ZdlPv@@Base+0x1328>
   12b60:	add	r3, r3, #1
   12b64:	ldr	r0, [r5, #8]
   12b68:	str	r3, [r5, #4]
   12b6c:	bl	9078 <_Znaj@plt>
   12b70:	mov	r1, r4
   12b74:	ldr	r2, [r5, #4]
   12b78:	mov	r6, r0
   12b7c:	bl	9024 <memcpy@plt>
   12b80:	ldr	r0, [r5]
   12b84:	cmp	r0, #0
   12b88:	beq	12b90 <_ZdlPv@@Base+0x1320>
   12b8c:	bl	90e4 <_ZdaPv@plt>
   12b90:	str	r6, [r5]
   12b94:	pop	{r4, r5, r6, pc}
   12b98:	cmp	ip, #0
   12b9c:	mov	r4, #0
   12ba0:	str	r4, [r5, #4]
   12ba4:	popeq	{r4, r5, r6, pc}
   12ba8:	mov	r0, ip
   12bac:	bl	90e4 <_ZdaPv@plt>
   12bb0:	str	r4, [r5]
   12bb4:	str	r4, [r5, #8]
   12bb8:	pop	{r4, r5, r6, pc}
   12bbc:	cmp	r3, #0
   12bc0:	beq	12c00 <_ZdlPv@@Base+0x1390>
   12bc4:	ldrb	r2, [ip]
   12bc8:	cmp	r2, #32
   12bcc:	bne	12c10 <_ZdlPv@@Base+0x13a0>
   12bd0:	add	r2, ip, #1
   12bd4:	ldrb	r1, [r2]
   12bd8:	mov	r4, r2
   12bdc:	sub	r3, r3, #1
   12be0:	add	r2, r2, #1
   12be4:	cmp	r1, #32
   12be8:	beq	12bd4 <_ZdlPv@@Base+0x1364>
   12bec:	cmp	r3, r0
   12bf0:	bne	12b58 <_ZdlPv@@Base+0x12e8>
   12bf4:	pop	{r4, r5, r6, pc}
   12bf8:	mov	r3, r0
   12bfc:	b	12b4c <_ZdlPv@@Base+0x12dc>
   12c00:	cmp	r0, #0
   12c04:	popeq	{r4, r5, r6, pc}
   12c08:	mov	r4, ip
   12c0c:	b	12b60 <_ZdlPv@@Base+0x12f0>
   12c10:	cmp	r0, r3
   12c14:	bne	12c08 <_ZdlPv@@Base+0x1398>
   12c18:	pop	{r4, r5, r6, pc}
   12c1c:	push	{r4, r5, r6, lr}
   12c20:	mov	r5, r1
   12c24:	ldm	r0, {r4, r6}
   12c28:	cmp	r6, #0
   12c2c:	pople	{r4, r5, r6, pc}
   12c30:	add	r6, r4, r6
   12c34:	ldrb	r0, [r4], #1
   12c38:	mov	r1, r5
   12c3c:	bl	9180 <_IO_putc@plt>
   12c40:	cmp	r4, r6
   12c44:	bne	12c34 <_ZdlPv@@Base+0x13c4>
   12c48:	pop	{r4, r5, r6, pc}
   12c4c:	push	{r4, r5, lr}
   12c50:	movw	r4, #14636	; 0x392c
   12c54:	sub	sp, sp, #12
   12c58:	movt	r4, #2
   12c5c:	mov	r5, r0
   12c60:	mov	r2, #12
   12c64:	str	r1, [sp]
   12c68:	mov	r0, r4
   12c6c:	mov	r1, #1
   12c70:	movw	r3, #15296	; 0x3bc0
   12c74:	movt	r3, #1
   12c78:	bl	9138 <__sprintf_chk@plt>
   12c7c:	mov	r0, r5
   12c80:	mov	r1, r4
   12c84:	bl	123e4 <_ZdlPv@@Base+0xb74>
   12c88:	mov	r0, r5
   12c8c:	add	sp, sp, #12
   12c90:	pop	{r4, r5, pc}
   12c94:	push	{r4, lr}
   12c98:	subs	r4, r0, #0
   12c9c:	beq	12cb8 <_ZdlPv@@Base+0x1448>
   12ca0:	bl	900c <strlen@plt>
   12ca4:	add	r0, r0, #1
   12ca8:	bl	9078 <_Znaj@plt>
   12cac:	mov	r1, r4
   12cb0:	bl	903c <strcpy@plt>
   12cb4:	pop	{r4, pc}
   12cb8:	mov	r0, r4
   12cbc:	pop	{r4, pc}
   12cc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   12cc4:	ldrb	r3, [r0]
   12cc8:	cmp	r3, #117	; 0x75
   12ccc:	bne	12d84 <_ZdlPv@@Base+0x1514>
   12cd0:	add	sl, r0, #1
   12cd4:	movw	r4, #9288	; 0x2448
   12cd8:	movw	r5, #9032	; 0x2348
   12cdc:	movw	r7, #8520	; 0x2148
   12ce0:	movw	r6, #65535	; 0xffff
   12ce4:	movt	r4, #2
   12ce8:	movt	r5, #2
   12cec:	movt	r7, #2
   12cf0:	movt	r6, #16
   12cf4:	mov	r8, sl
   12cf8:	mov	r1, r8
   12cfc:	mov	ip, #0
   12d00:	ldrb	r9, [r1], #1
   12d04:	mov	r3, r9
   12d08:	b	12d4c <_ZdlPv@@Base+0x14dc>
   12d0c:	ldrb	r0, [r5, r3]
   12d10:	cmp	r0, #0
   12d14:	addne	ip, fp, ip, lsl #4
   12d18:	bne	12d2c <_ZdlPv@@Base+0x14bc>
   12d1c:	ldrb	r0, [r7, r3]
   12d20:	add	ip, r2, ip, lsl #4
   12d24:	cmp	r0, #0
   12d28:	beq	12d60 <_ZdlPv@@Base+0x14f0>
   12d2c:	cmp	ip, r6
   12d30:	mov	r0, r1
   12d34:	bgt	12d84 <_ZdlPv@@Base+0x1514>
   12d38:	ldrb	r2, [r1], #1
   12d3c:	cmp	r2, #0
   12d40:	cmpne	r2, #95	; 0x5f
   12d44:	mov	r3, r2
   12d48:	beq	12d68 <_ZdlPv@@Base+0x14f8>
   12d4c:	ldrb	r0, [r4, r3]
   12d50:	sub	fp, r3, #48	; 0x30
   12d54:	sub	r2, r3, #55	; 0x37
   12d58:	cmp	r0, #0
   12d5c:	bne	12d0c <_ZdlPv@@Base+0x149c>
   12d60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   12d64:	bx	lr
   12d68:	sub	r3, ip, #55296	; 0xd800
   12d6c:	cmp	r3, #2048	; 0x800
   12d70:	bcc	12d84 <_ZdlPv@@Base+0x1514>
   12d74:	cmp	ip, #65536	; 0x10000
   12d78:	blt	12d90 <_ZdlPv@@Base+0x1520>
   12d7c:	cmp	r9, #48	; 0x30
   12d80:	bne	12d9c <_ZdlPv@@Base+0x152c>
   12d84:	mov	r0, #0
   12d88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   12d8c:	bx	lr
   12d90:	rsb	r8, r8, r0
   12d94:	cmp	r8, #4
   12d98:	bne	12d84 <_ZdlPv@@Base+0x1514>
   12d9c:	cmp	r2, #0
   12da0:	addne	r8, r0, #1
   12da4:	bne	12cf8 <_ZdlPv@@Base+0x1488>
   12da8:	mov	r0, sl
   12dac:	b	12d60 <_ZdlPv@@Base+0x14f0>
   12db0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12db4:	mov	r7, r0
   12db8:	ldr	r6, [pc, #76]	; 12e0c <_ZdlPv@@Base+0x159c>
   12dbc:	mov	r8, r1
   12dc0:	ldr	r5, [pc, #72]	; 12e10 <_ZdlPv@@Base+0x15a0>
   12dc4:	mov	r9, r2
   12dc8:	add	r6, pc, r6
   12dcc:	bl	8ee4 <strerror@plt-0x20>
   12dd0:	add	r5, pc, r5
   12dd4:	rsb	r6, r5, r6
   12dd8:	asrs	r6, r6, #2
   12ddc:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   12de0:	sub	r5, r5, #4
   12de4:	mov	r4, #0
   12de8:	add	r4, r4, #1
   12dec:	ldr	r3, [r5, #4]!
   12df0:	mov	r0, r7
   12df4:	mov	r1, r8
   12df8:	mov	r2, r9
   12dfc:	blx	r3
   12e00:	cmp	r4, r6
   12e04:	bne	12de8 <_ZdlPv@@Base+0x1578>
   12e08:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12e0c:	andeq	ip, r0, r0, lsr #2
   12e10:	andeq	ip, r0, ip, ror #1
   12e14:	bx	lr

Disassembly of section .fini:

00012e18 <.fini>:
   12e18:	push	{r3, lr}
   12e1c:	pop	{r3, pc}
