// Seed: 365189105
module module_0 (
    input  tri1 id_0,
    output tri1 id_1,
    output wand id_2
);
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output wand id_2
);
  id_4 :
  assert property (@(posedge (id_0)) id_0)
  else;
  module_0(
      id_4, id_2, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_3 = id_1;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2[!1] = 1;
  module_2(
      id_3, id_3
  );
endmodule
