# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../Xilinx/2025.1/data/rsb/busdef" \
"../../../../../dual_port_memory.sv" \
"../../../../../lvt_memory.sv" \
"../../../../../xor_distributed_memory.sv" \
"../../../../../lvt_memory_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
