`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/21/2017 04:06:09 PM
// Design Name: 
// Module Name: mem
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////




`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 11/22/2016 07:54:56 PM
// Design Name: 
// Module Name: ram
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module mem (      
      input clk,   //å­˜å‚¨å™¨æ—¶é’Ÿä¿¡å·ï¼Œä¸Šå‡æ²¿æ—¶å? ram å†…éƒ¨å†™å…¥æ•°æ®
      input wena, //å­˜å‚¨å™¨è¯»å†™æœ‰æ•ˆä¿¡å·ï¼Œé«˜ç”µå¹³ä¸ºå†™æœ‰æ•ˆï¼Œä½ç”µå¹³ä¸ºè¯»æœ‰æ•ˆï¼Œä¸? ena åŒæ—¶æœ‰æ•ˆæ—¶æ‰å¯å¯¹å­˜å‚¨å™¨è¿›è¡Œè¯»å†? 
      input [11:0] addr,       //è¾“å…¥åœ°å€ï¼ŒæŒ‡å®šæ•°æ®è¯»å†™çš„åœ°å€      
      input [31:0] data_in,  //å­˜å‚¨å™¨å†™å…¥çš„æ•°æ®ï¼Œåœ¨ clk ä¸Šå‡æ²¿æ—¶è¢«å†™å…?      
      output reg [31:0] data_out //å­˜å‚¨å™¨è¯»å‡ºçš„æ•°æ®ï¼?  
);
    integer i ;
    reg [31:0]r[0:4096];
    initial 
        begin


        for(i = 0;i<4096; i = i+1)
        begin
            r[i] = 0;
        end
        /*r[1500] = 32'h2000ffff;
        r[1501] = 32'h2000ffff;
        r[1502] = 32'h2000ffff;
        r[1503] = 32'h2000ffff;
        r[1504] = 32'h42000018;*/
        $readmemh("C:/VivadoProject/mips_54_mars_switch_student.txt",r);

        end
    always @(negedge clk)
    begin
        if(wena)
            r[addr] <= data_in ;            
    end
    always @(*)
    begin
        if( ~wena)
            data_out<=r[addr];
    end
endmodule

