[14:44:21.867] <TB1>     INFO: *** Welcome to pxar ***
[14:44:21.867] <TB1>     INFO: *** Today: 2016/09/26
[14:44:21.874] <TB1>     INFO: *** Version: 47bc-dirty
[14:44:21.874] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C15.dat
[14:44:21.875] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:44:21.875] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//defaultMaskFile.dat
[14:44:21.875] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters_C15.dat
[14:44:21.951] <TB1>     INFO:         clk: 4
[14:44:21.951] <TB1>     INFO:         ctr: 4
[14:44:21.951] <TB1>     INFO:         sda: 19
[14:44:21.951] <TB1>     INFO:         tin: 9
[14:44:21.951] <TB1>     INFO:         level: 15
[14:44:21.951] <TB1>     INFO:         triggerdelay: 0
[14:44:21.951] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:44:21.951] <TB1>     INFO: Log level: DEBUG
[14:44:21.962] <TB1>     INFO: Found DTB DTB_WRECOM
[14:44:21.971] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:44:21.974] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:44:21.977] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:44:23.535] <TB1>     INFO: DUT info: 
[14:44:23.535] <TB1>     INFO: The DUT currently contains the following objects:
[14:44:23.535] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:44:23.535] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:44:23.535] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:44:23.535] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:44:23.535] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.535] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:44:23.536] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:44:23.537] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:44:23.538] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:44:23.551] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30863360
[14:44:23.551] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xb3e310
[14:44:23.551] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xab0770
[14:44:23.551] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f2689d94010
[14:44:23.551] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f268ffff510
[14:44:23.551] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30928896 fPxarMemory = 0x7f2689d94010
[14:44:23.555] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 371.4mA
[14:44:23.556] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[14:44:23.556] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[14:44:23.556] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:44:23.956] <TB1>     INFO: enter 'restricted' command line mode
[14:44:23.956] <TB1>     INFO: enter test to run
[14:44:23.956] <TB1>     INFO:   test: FPIXTest no parameter change
[14:44:23.956] <TB1>     INFO:   running: fpixtest
[14:44:23.956] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:44:23.959] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:44:23.959] <TB1>     INFO: ######################################################################
[14:44:23.960] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:44:23.960] <TB1>     INFO: ######################################################################
[14:44:23.963] <TB1>     INFO: ######################################################################
[14:44:23.963] <TB1>     INFO: PixTestPretest::doTest()
[14:44:23.963] <TB1>     INFO: ######################################################################
[14:44:23.966] <TB1>     INFO:    ----------------------------------------------------------------------
[14:44:23.966] <TB1>     INFO:    PixTestPretest::programROC() 
[14:44:23.966] <TB1>     INFO:    ----------------------------------------------------------------------
[14:44:41.982] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:44:41.982] <TB1>     INFO: IA differences per ROC:  17.7 18.5 18.5 17.7 16.9 18.5 19.3 19.3 16.9 17.7 20.1 17.7 18.5 18.5 20.1 19.3
[14:44:42.049] <TB1>     INFO:    ----------------------------------------------------------------------
[14:44:42.049] <TB1>     INFO:    PixTestPretest::checkIdig() 
[14:44:42.049] <TB1>     INFO:    ----------------------------------------------------------------------
[14:44:43.302] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[14:44:43.803] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:44:44.305] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:44:44.807] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:44:45.309] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:44:45.810] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:44:46.312] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:44:46.813] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:44:47.315] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:44:47.817] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:44:48.318] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:44:48.820] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:44:49.322] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[14:44:49.823] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:44:50.325] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:44:50.827] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:44:51.080] <TB1>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 
[14:44:51.080] <TB1>     INFO: Test took 9034 ms.
[14:44:51.080] <TB1>     INFO: PixTestPretest::checkIdig() done.
[14:44:51.110] <TB1>     INFO:    ----------------------------------------------------------------------
[14:44:51.110] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:44:51.110] <TB1>     INFO:    ----------------------------------------------------------------------
[14:44:51.213] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[14:44:51.314] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.2188 mA
[14:44:51.415] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  89 Ia 24.6187 mA
[14:44:51.515] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  86 Ia 24.6187 mA
[14:44:51.616] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  83 Ia 23.8187 mA
[14:44:51.716] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  84 Ia 23.8187 mA
[14:44:51.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  85 Ia 23.8187 mA
[14:44:51.918] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  86 Ia 23.8187 mA
[14:44:52.018] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  87 Ia 24.6187 mA
[14:44:52.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  84 Ia 23.8187 mA
[14:44:52.220] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 23.8187 mA
[14:44:52.320] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  86 Ia 23.8187 mA
[14:44:52.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  87 Ia 24.6187 mA
[14:44:52.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[14:44:52.623] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[14:44:52.723] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  80 Ia 23.8187 mA
[14:44:52.824] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  81 Ia 23.8187 mA
[14:44:52.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  82 Ia 24.6187 mA
[14:44:53.025] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[14:44:53.126] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  80 Ia 23.8187 mA
[14:44:53.227] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  81 Ia 23.8187 mA
[14:44:53.328] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  82 Ia 24.6187 mA
[14:44:53.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  79 Ia 23.0188 mA
[14:44:53.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  85 Ia 25.4188 mA
[14:44:53.630] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  78 Ia 23.0188 mA
[14:44:53.731] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[14:44:53.832] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[14:44:53.933] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[14:44:54.033] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 23.8187 mA
[14:44:54.134] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  83 Ia 24.6187 mA
[14:44:54.234] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  80 Ia 23.8187 mA
[14:44:54.335] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[14:44:54.436] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  82 Ia 23.8187 mA
[14:44:54.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  83 Ia 24.6187 mA
[14:44:54.638] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  80 Ia 23.8187 mA
[14:44:54.738] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  81 Ia 23.8187 mA
[14:44:54.839] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  82 Ia 24.6187 mA
[14:44:54.941] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[14:44:55.041] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[14:44:55.142] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8187 mA
[14:44:55.243] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 23.8187 mA
[14:44:55.344] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  83 Ia 24.6187 mA
[14:44:55.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  80 Ia 23.8187 mA
[14:44:55.545] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  81 Ia 23.8187 mA
[14:44:55.645] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  82 Ia 23.8187 mA
[14:44:55.746] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  83 Ia 23.8187 mA
[14:44:55.846] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  84 Ia 24.6187 mA
[14:44:55.947] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  81 Ia 23.8187 mA
[14:44:56.047] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  82 Ia 23.8187 mA
[14:44:56.148] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[14:44:56.249] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  89 Ia 24.6187 mA
[14:44:56.350] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  86 Ia 23.8187 mA
[14:44:56.451] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  87 Ia 24.6187 mA
[14:44:56.552] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  84 Ia 23.8187 mA
[14:44:56.652] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 23.8187 mA
[14:44:56.753] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  86 Ia 23.8187 mA
[14:44:56.854] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  87 Ia 23.8187 mA
[14:44:56.954] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  88 Ia 24.6187 mA
[14:44:57.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  85 Ia 23.8187 mA
[14:44:57.156] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  86 Ia 23.8187 mA
[14:44:57.256] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  87 Ia 24.6187 mA
[14:44:57.358] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[14:44:57.458] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6187 mA
[14:44:57.559] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 24.6187 mA
[14:44:57.660] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  78 Ia 23.0188 mA
[14:44:57.760] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  84 Ia 24.6187 mA
[14:44:57.861] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  81 Ia 23.8187 mA
[14:44:57.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  82 Ia 23.8187 mA
[14:44:58.062] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  83 Ia 24.6187 mA
[14:44:58.163] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  80 Ia 23.8187 mA
[14:44:58.263] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  81 Ia 23.8187 mA
[14:44:58.364] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  82 Ia 23.8187 mA
[14:44:58.464] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  83 Ia 24.6187 mA
[14:44:58.565] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[14:44:58.666] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[14:44:58.767] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[14:44:58.867] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[14:44:58.968] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[14:44:59.068] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[14:44:59.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  80 Ia 24.6187 mA
[14:44:59.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[14:44:59.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  78 Ia 23.8187 mA
[14:44:59.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  79 Ia 23.8187 mA
[14:44:59.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  80 Ia 24.6187 mA
[14:44:59.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[14:44:59.774] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[14:44:59.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[14:44:59.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[14:45:00.076] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[14:45:00.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[14:45:00.277] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[14:45:00.378] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  80 Ia 23.8187 mA
[14:45:00.479] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  81 Ia 24.6187 mA
[14:45:00.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[14:45:00.681] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  79 Ia 23.8187 mA
[14:45:00.781] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  80 Ia 24.6187 mA
[14:45:00.882] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  77 Ia 23.8187 mA
[14:45:00.984] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.4188 mA
[14:45:01.085] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  94 Ia 25.4188 mA
[14:45:01.186] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  87 Ia 23.8187 mA
[14:45:01.286] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  88 Ia 23.8187 mA
[14:45:01.387] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  89 Ia 24.6187 mA
[14:45:01.488] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  86 Ia 23.8187 mA
[14:45:01.589] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  87 Ia 24.6187 mA
[14:45:01.689] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  84 Ia 23.8187 mA
[14:45:01.790] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  85 Ia 23.8187 mA
[14:45:01.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  86 Ia 23.8187 mA
[14:45:01.992] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  87 Ia 24.6187 mA
[14:45:02.093] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  84 Ia 23.8187 mA
[14:45:02.195] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0188 mA
[14:45:02.296] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 23.8187 mA
[14:45:02.396] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  85 Ia 24.6187 mA
[14:45:02.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  82 Ia 23.8187 mA
[14:45:02.597] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  83 Ia 23.8187 mA
[14:45:02.699] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  84 Ia 23.8187 mA
[14:45:02.799] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  85 Ia 24.6187 mA
[14:45:02.900] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  82 Ia 23.8187 mA
[14:45:02.001] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  83 Ia 23.8187 mA
[14:45:03.102] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  84 Ia 23.8187 mA
[14:45:03.203] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  85 Ia 24.6187 mA
[14:45:03.304] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  82 Ia 23.8187 mA
[14:45:03.405] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.6187 mA
[14:45:03.506] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  75 Ia 23.8187 mA
[14:45:03.607] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  76 Ia 23.8187 mA
[14:45:03.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[14:45:03.808] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 24.6187 mA
[14:45:03.909] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  75 Ia 23.8187 mA
[14:45:04.009] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  76 Ia 24.6187 mA
[14:45:04.110] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  73 Ia 23.8187 mA
[14:45:04.210] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  74 Ia 23.8187 mA
[14:45:04.312] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  75 Ia 23.8187 mA
[14:45:04.413] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  76 Ia 23.8187 mA
[14:45:04.514] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  77 Ia 24.6187 mA
[14:45:04.615] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.2188 mA
[14:45:04.716] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 24.6187 mA
[14:45:04.816] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  86 Ia 23.8187 mA
[14:45:04.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  87 Ia 24.6187 mA
[14:45:05.018] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  84 Ia 23.8187 mA
[14:45:05.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 24.6187 mA
[14:45:05.219] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  82 Ia 23.8187 mA
[14:45:05.320] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  83 Ia 23.8187 mA
[14:45:05.420] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  84 Ia 23.8187 mA
[14:45:05.521] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  85 Ia 24.6187 mA
[14:45:05.621] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  82 Ia 23.8187 mA
[14:45:05.722] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  83 Ia 23.8187 mA
[14:45:05.823] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.2188 mA
[14:45:05.924] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  89 Ia 25.4188 mA
[14:45:06.025] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  82 Ia 23.8187 mA
[14:45:06.126] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  83 Ia 23.8187 mA
[14:45:06.227] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  84 Ia 23.8187 mA
[14:45:06.328] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  85 Ia 23.8187 mA
[14:45:06.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  86 Ia 24.6187 mA
[14:45:06.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  83 Ia 23.8187 mA
[14:45:06.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  84 Ia 23.8187 mA
[14:45:06.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  85 Ia 23.8187 mA
[14:45:06.832] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  86 Ia 24.6187 mA
[14:45:06.933] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  83 Ia 23.8187 mA
[14:45:07.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[14:45:07.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 25.4188 mA
[14:45:07.236] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  77 Ia 23.0188 mA
[14:45:07.337] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  83 Ia 24.6187 mA
[14:45:07.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  80 Ia 23.8187 mA
[14:45:07.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  81 Ia 24.6187 mA
[14:45:07.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 23.0188 mA
[14:45:07.740] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  84 Ia 25.4188 mA
[14:45:07.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  77 Ia 23.0188 mA
[14:45:07.941] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  83 Ia 25.4188 mA
[14:45:08.042] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  76 Ia 23.0188 mA
[14:45:08.143] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  82 Ia 24.6187 mA
[14:45:08.244] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.6187 mA
[14:45:08.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  75 Ia 23.8187 mA
[14:45:08.446] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[14:45:08.546] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  77 Ia 24.6187 mA
[14:45:08.647] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  74 Ia 23.8187 mA
[14:45:08.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[14:45:08.849] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[14:45:08.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  77 Ia 24.6187 mA
[14:45:09.052] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[14:45:09.152] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[14:45:09.253] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[14:45:09.354] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  77 Ia 24.6187 mA
[14:45:09.455] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[14:45:09.556] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[14:45:09.657] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 24.6187 mA
[14:45:09.757] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  77 Ia 23.8187 mA
[14:45:09.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[14:45:09.958] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[14:45:10.059] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  80 Ia 23.8187 mA
[14:45:10.160] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  81 Ia 24.6187 mA
[14:45:10.260] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  78 Ia 23.8187 mA
[14:45:10.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  79 Ia 23.8187 mA
[14:45:10.461] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  80 Ia 24.6187 mA
[14:45:10.562] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  77 Ia 23.0188 mA
[14:45:10.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  87
[14:45:10.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[14:45:10.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[14:45:10.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  82
[14:45:10.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  87
[14:45:10.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  83
[14:45:10.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  77
[14:45:10.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  77
[14:45:10.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  84
[14:45:10.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  82
[14:45:10.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  77
[14:45:10.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  83
[14:45:10.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  83
[14:45:10.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[14:45:10.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  77
[14:45:10.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  77
[14:45:12.418] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[14:45:12.418] <TB1>     INFO: i(loss) [mA/ROC]:     20.9  19.3  20.1  20.1  20.1  20.1  19.3  19.3  19.3  19.3  20.1  20.1  19.3  20.9  20.1  19.3
[14:45:12.450] <TB1>     INFO:    ----------------------------------------------------------------------
[14:45:12.450] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:45:12.450] <TB1>     INFO:    ----------------------------------------------------------------------
[14:45:12.585] <TB1>     INFO: Expecting 231680 events.
[14:45:20.653] <TB1>     INFO: 231680 events read in total (7350ms).
[14:45:20.808] <TB1>     INFO: Test took 8355ms.
[14:45:21.008] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:45:21.012] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 88 and Delta(CalDel) = 63
[14:45:21.015] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 61
[14:45:21.019] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 103 and Delta(CalDel) = 57
[14:45:21.022] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 107 and Delta(CalDel) = 59
[14:45:21.026] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 99 and Delta(CalDel) = 62
[14:45:21.030] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 61
[14:45:21.033] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 60
[14:45:21.038] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 86 and Delta(CalDel) = 62
[14:45:21.041] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 63
[14:45:21.045] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 116 and Delta(CalDel) = 62
[14:45:21.049] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 79 and Delta(CalDel) = 61
[14:45:21.053] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 82 and Delta(CalDel) = 60
[14:45:21.057] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 113 and Delta(CalDel) = 61
[14:45:21.060] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 105 and Delta(CalDel) = 60
[14:45:21.064] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 90 and Delta(CalDel) = 60
[14:45:21.104] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:45:21.137] <TB1>     INFO:    ----------------------------------------------------------------------
[14:45:21.138] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:45:21.138] <TB1>     INFO:    ----------------------------------------------------------------------
[14:45:21.273] <TB1>     INFO: Expecting 231680 events.
[14:45:29.353] <TB1>     INFO: 231680 events read in total (7365ms).
[14:45:29.357] <TB1>     INFO: Test took 8215ms.
[14:45:29.381] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[14:45:29.689] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[14:45:29.693] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[14:45:29.696] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29.5
[14:45:29.700] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[14:45:29.703] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:45:29.707] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29.5
[14:45:29.711] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[14:45:29.714] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[14:45:29.718] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[14:45:29.721] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30.5
[14:45:29.725] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[14:45:29.729] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29.5
[14:45:29.733] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[14:45:29.737] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 29.5
[14:45:29.741] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29.5
[14:45:29.774] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:45:29.774] <TB1>     INFO: CalDel:      129   149   123   127   119   131   121   132   130   145   123   128   109   137   138   120
[14:45:29.774] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    53    51    51    51    51    51
[14:45:29.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C0.dat
[14:45:29.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C1.dat
[14:45:29.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C2.dat
[14:45:29.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C3.dat
[14:45:29.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C4.dat
[14:45:29.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C5.dat
[14:45:29.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C6.dat
[14:45:29.778] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C7.dat
[14:45:29.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C8.dat
[14:45:29.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C9.dat
[14:45:29.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C10.dat
[14:45:29.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C11.dat
[14:45:29.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C12.dat
[14:45:29.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C13.dat
[14:45:29.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C14.dat
[14:45:29.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters_C15.dat
[14:45:29.780] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:45:29.780] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:45:29.780] <TB1>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[14:45:29.780] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:45:29.871] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:45:29.871] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:45:29.871] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:45:29.871] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:45:29.874] <TB1>     INFO: ######################################################################
[14:45:29.874] <TB1>     INFO: PixTestTiming::doTest()
[14:45:29.874] <TB1>     INFO: ######################################################################
[14:45:29.874] <TB1>     INFO:    ----------------------------------------------------------------------
[14:45:29.874] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:45:29.874] <TB1>     INFO:    ----------------------------------------------------------------------
[14:45:29.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:45:31.770] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:45:34.043] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:45:36.316] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:45:38.589] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:45:40.862] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:45:43.136] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:45:45.409] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:45:47.682] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:45:49.955] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:45:52.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:45:54.502] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:45:56.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:45:59.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:46:01.322] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:46:03.595] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:46:05.867] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:46:10.771] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:46:12.290] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:46:13.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:46:15.329] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:46:16.848] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:46:18.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:46:19.888] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:46:21.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:46:22.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:46:25.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:46:27.661] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:46:29.744] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:46:32.017] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:46:34.477] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:46:36.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:46:38.833] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:46:40.353] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:46:41.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:46:43.394] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:46:44.915] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:46:46.435] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:46:47.956] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:46:49.476] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:46:50.996] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:46:53.269] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:46:54.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:46:56.310] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:46:57.830] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:46:59.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:47:00.871] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:47:02.391] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:47:03.911] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:47:06.184] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:47:08.458] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:47:10.731] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:47:13.004] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:47:15.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:47:17.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:47:19.823] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:47:22.097] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:47:24.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:47:26.643] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:47:28.916] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:47:31.189] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:47:33.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:47:35.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:47:38.010] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:47:40.283] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:47:42.556] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:47:44.829] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:47:47.102] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:47:49.375] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:47:51.649] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:47:53.922] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:47:56.195] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:47:58.468] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:48:00.742] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:48:03.015] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:48:05.288] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:48:07.562] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:48:09.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:48:12.108] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:48:14.382] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:48:16.655] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:48:18.175] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:48:20.448] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:48:22.721] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:48:24.994] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:48:27.267] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:48:29.541] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:48:31.814] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:48:34.088] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:48:46.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:48:58.737] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:49:11.111] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:49:23.461] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:49:35.832] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:49:48.144] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:50:00.549] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:50:12.910] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:50:25.274] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:50:36.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:50:49.274] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:51:01.621] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:51:14.042] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:51:26.417] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:51:38.788] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:51:50.403] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:51:52.678] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:52:05.004] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:52:16.607] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:52:29.017] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:52:41.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:52:42.871] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:52:55.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:52:56.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:52:59.009] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:53:01.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:53:03.554] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:53:05.829] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:53:08.101] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:53:10.374] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:53:12.648] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:53:14.922] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:53:17.194] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:53:19.467] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:53:21.742] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:53:24.015] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:53:26.288] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:53:28.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:53:30.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:53:33.491] <TB1>     INFO: TBM Phase Settings: 236
[14:53:33.491] <TB1>     INFO: 400MHz Phase: 3
[14:53:33.491] <TB1>     INFO: 160MHz Phase: 7
[14:53:33.491] <TB1>     INFO: Functional Phase Area: 4
[14:53:33.494] <TB1>     INFO: Test took 483620 ms.
[14:53:33.494] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:53:33.494] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:33.494] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:53:33.494] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:33.494] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:53:37.833] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:53:42.549] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:53:48.204] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:53:53.672] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:53:59.327] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:54:04.795] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:54:10.073] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:54:14.225] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:54:15.746] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:54:18.018] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:54:20.291] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:54:22.564] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:54:24.837] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:54:27.110] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:54:29.383] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:54:30.903] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:54:32.423] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:54:34.695] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:54:36.968] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:54:39.241] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:54:41.515] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:54:43.789] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:54:46.062] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:54:47.581] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:54:49.100] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:54:51.373] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:54:53.648] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:54:55.920] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:54:58.193] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:55:00.467] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:55:02.741] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:55:04.259] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:55:05.779] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:55:08.051] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:55:10.325] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:55:12.598] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:55:14.871] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:55:17.144] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:55:19.418] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:55:20.939] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:55:22.459] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:55:24.732] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:55:27.007] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:55:29.280] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:55:31.553] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:55:33.826] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:55:36.099] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:55:37.618] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:55:39.326] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:55:41.599] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:55:43.872] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:55:46.148] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:55:48.421] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:55:50.695] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:55:52.967] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:55:54.487] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:55:57.136] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:55:58.843] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:56:00.739] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:56:02.635] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:56:04.344] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:56:06.241] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:56:07.761] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:56:10.040] <TB1>     INFO: ROC Delay Settings: 219
[14:56:10.040] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:56:10.040] <TB1>     INFO: ROC Port 0 Delay: 3
[14:56:10.040] <TB1>     INFO: ROC Port 1 Delay: 3
[14:56:10.040] <TB1>     INFO: Functional ROC Area: 6
[14:56:10.043] <TB1>     INFO: Test took 156549 ms.
[14:56:10.043] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:56:10.044] <TB1>     INFO:    ----------------------------------------------------------------------
[14:56:10.044] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:56:10.044] <TB1>     INFO:    ----------------------------------------------------------------------
[14:56:11.183] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40e8 40e8 40e8 40e9 40e8 40e8 40e8 40e9 e062 c000 a101 80c0 40e8 40e8 40e8 40e8 40e8 40e8 40eb 40e8 e062 c000 
[14:56:11.183] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40e8 40e9 40e8 40e9 40e8 40e8 40e8 40e9 e022 c000 a102 8000 40e9 40e9 40e8 40e9 40e9 40e9 40e9 40e8 e022 c000 
[14:56:11.183] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40e8 40e8 40e8 40e8 40e9 40e8 40e8 40e8 e022 c000 a103 8040 40eb 40eb 40e8 40e9 40eb 40eb 40e9 40e8 e022 c000 
[14:56:11.183] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:56:25.154] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:25.154] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:56:39.125] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:39.125] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:56:53.272] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:53.272] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:57:07.154] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:07.154] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:57:21.113] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:21.113] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:57:35.246] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:35.246] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:57:49.210] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:49.211] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:58:02.973] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:02.974] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:58:16.841] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:16.841] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:58:30.753] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:31.138] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:31.151] <TB1>     INFO: Decoding statistics:
[14:58:31.151] <TB1>     INFO:   General information:
[14:58:31.151] <TB1>     INFO: 	 16bit words read:         240000000
[14:58:31.151] <TB1>     INFO: 	 valid events total:       20000000
[14:58:31.151] <TB1>     INFO: 	 empty events:             20000000
[14:58:31.151] <TB1>     INFO: 	 valid events with pixels: 0
[14:58:31.151] <TB1>     INFO: 	 valid pixel hits:         0
[14:58:31.151] <TB1>     INFO:   Event errors: 	           0
[14:58:31.151] <TB1>     INFO: 	 start marker:             0
[14:58:31.151] <TB1>     INFO: 	 stop marker:              0
[14:58:31.151] <TB1>     INFO: 	 overflow:                 0
[14:58:31.151] <TB1>     INFO: 	 invalid 5bit words:       0
[14:58:31.151] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:58:31.151] <TB1>     INFO:   TBM errors: 		           0
[14:58:31.151] <TB1>     INFO: 	 flawed TBM headers:       0
[14:58:31.151] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:58:31.151] <TB1>     INFO: 	 event ID mismatches:      0
[14:58:31.151] <TB1>     INFO:   ROC errors: 		           0
[14:58:31.151] <TB1>     INFO: 	 missing ROC header(s):    0
[14:58:31.151] <TB1>     INFO: 	 misplaced readback start: 0
[14:58:31.151] <TB1>     INFO:   Pixel decoding errors:	   0
[14:58:31.151] <TB1>     INFO: 	 pixel data incomplete:    0
[14:58:31.151] <TB1>     INFO: 	 pixel address:            0
[14:58:31.151] <TB1>     INFO: 	 pulse height fill bit:    0
[14:58:31.151] <TB1>     INFO: 	 buffer corruption:        0
[14:58:31.151] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:31.151] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:58:31.151] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:31.151] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:31.151] <TB1>     INFO:    Read back bit status: 1
[14:58:31.151] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:31.151] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:31.151] <TB1>     INFO:    Timings are good!
[14:58:31.152] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:31.152] <TB1>     INFO: Test took 141108 ms.
[14:58:31.152] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:58:31.152] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:58:31.152] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:58:31.152] <TB1>     INFO: PixTestTiming::doTest took 781281 ms.
[14:58:31.152] <TB1>     INFO: PixTestTiming::doTest() done
[14:58:31.152] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:58:31.152] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:58:31.152] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:58:31.152] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:58:31.152] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:58:31.153] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:58:31.153] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:58:31.503] <TB1>     INFO: ######################################################################
[14:58:31.503] <TB1>     INFO: PixTestAlive::doTest()
[14:58:31.503] <TB1>     INFO: ######################################################################
[14:58:31.506] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:31.506] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:31.506] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:31.508] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:31.850] <TB1>     INFO: Expecting 41600 events.
[14:58:35.948] <TB1>     INFO: 41600 events read in total (3383ms).
[14:58:35.948] <TB1>     INFO: Test took 4440ms.
[14:58:35.956] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:35.956] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:58:35.956] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:58:36.330] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:58:36.330] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    3    0    0    0    0    0    0    0
[14:58:36.330] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    3    0    0    0    0    0    0    0
[14:58:36.333] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:36.333] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:36.333] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:36.335] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:36.681] <TB1>     INFO: Expecting 41600 events.
[14:58:39.640] <TB1>     INFO: 41600 events read in total (2244ms).
[14:58:39.641] <TB1>     INFO: Test took 3306ms.
[14:58:39.641] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:39.641] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:58:39.641] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:58:39.641] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:58:40.045] <TB1>     INFO: PixTestAlive::maskTest() done
[14:58:40.045] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:58:40.048] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:40.048] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:40.049] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:40.050] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:40.401] <TB1>     INFO: Expecting 41600 events.
[14:58:44.471] <TB1>     INFO: 41600 events read in total (3355ms).
[14:58:44.472] <TB1>     INFO: Test took 4422ms.
[14:58:44.481] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:44.481] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:58:44.481] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:58:44.851] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:58:44.851] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:58:44.852] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:58:44.852] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:58:44.860] <TB1>     INFO: ######################################################################
[14:58:44.860] <TB1>     INFO: PixTestTrim::doTest()
[14:58:44.860] <TB1>     INFO: ######################################################################
[14:58:44.862] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:44.862] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:58:44.862] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:44.942] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:58:44.942] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:58:44.955] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:58:44.955] <TB1>     INFO:     run 1 of 1
[14:58:44.955] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:45.303] <TB1>     INFO: Expecting 5025280 events.
[14:59:30.013] <TB1>     INFO: 1401368 events read in total (43995ms).
[15:00:13.911] <TB1>     INFO: 2790040 events read in total (87893ms).
[15:00:57.607] <TB1>     INFO: 4189432 events read in total (131589ms).
[15:01:23.838] <TB1>     INFO: 5025280 events read in total (157820ms).
[15:01:23.881] <TB1>     INFO: Test took 158926ms.
[15:01:23.941] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:24.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:25.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:26.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:28.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:29.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:30.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:32.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:33.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:34.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:36.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:37.547] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:38.993] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:40.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:41.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:43.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:44.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:45.000] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300843008
[15:01:46.004] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7159 minThrLimit = 91.7111 minThrNLimit = 115.636 -> result = 91.7159 -> 91
[15:01:46.005] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.4569 minThrLimit = 80.4516 minThrNLimit = 103.459 -> result = 80.4569 -> 80
[15:01:46.005] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5208 minThrLimit = 98.4896 minThrNLimit = 120.323 -> result = 98.5208 -> 98
[15:01:46.006] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.27 minThrLimit = 103.248 minThrNLimit = 129.381 -> result = 103.27 -> 103
[15:01:46.006] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.124 minThrLimit = 102.104 minThrNLimit = 125.64 -> result = 102.124 -> 102
[15:01:46.006] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5355 minThrLimit = 98.5287 minThrNLimit = 119.106 -> result = 98.5355 -> 98
[15:01:46.007] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5482 minThrLimit = 93.5198 minThrNLimit = 120.16 -> result = 93.5482 -> 93
[15:01:46.007] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5483 minThrLimit = 90.5452 minThrNLimit = 112.022 -> result = 90.5483 -> 90
[15:01:46.008] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8405 minThrLimit = 89.8383 minThrNLimit = 110.415 -> result = 89.8405 -> 89
[15:01:46.008] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 77.4808 minThrLimit = 77.4266 minThrNLimit = 101.49 -> result = 77.4808 -> 77
[15:01:46.008] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.302 minThrLimit = 108.289 minThrNLimit = 136.735 -> result = 108.302 -> 108
[15:01:46.009] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.9995 minThrLimit = 85.982 minThrNLimit = 106.184 -> result = 85.9995 -> 85
[15:01:46.009] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8362 minThrLimit = 96.8171 minThrNLimit = 118.72 -> result = 96.8362 -> 96
[15:01:46.010] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.454 minThrLimit = 106.267 minThrNLimit = 134.86 -> result = 106.454 -> 106
[15:01:46.013] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8015 minThrLimit = 97.7972 minThrNLimit = 123.035 -> result = 97.8015 -> 97
[15:01:46.013] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.02 minThrLimit = 102.989 minThrNLimit = 128.21 -> result = 103.02 -> 103
[15:01:46.013] <TB1>     INFO: ROC 0 VthrComp = 91
[15:01:46.013] <TB1>     INFO: ROC 1 VthrComp = 80
[15:01:46.013] <TB1>     INFO: ROC 2 VthrComp = 98
[15:01:46.013] <TB1>     INFO: ROC 3 VthrComp = 103
[15:01:46.014] <TB1>     INFO: ROC 4 VthrComp = 102
[15:01:46.014] <TB1>     INFO: ROC 5 VthrComp = 98
[15:01:46.014] <TB1>     INFO: ROC 6 VthrComp = 93
[15:01:46.014] <TB1>     INFO: ROC 7 VthrComp = 90
[15:01:46.014] <TB1>     INFO: ROC 8 VthrComp = 89
[15:01:46.014] <TB1>     INFO: ROC 9 VthrComp = 77
[15:01:46.014] <TB1>     INFO: ROC 10 VthrComp = 108
[15:01:46.014] <TB1>     INFO: ROC 11 VthrComp = 85
[15:01:46.014] <TB1>     INFO: ROC 12 VthrComp = 96
[15:01:46.014] <TB1>     INFO: ROC 13 VthrComp = 106
[15:01:46.014] <TB1>     INFO: ROC 14 VthrComp = 97
[15:01:46.014] <TB1>     INFO: ROC 15 VthrComp = 103
[15:01:46.015] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:01:46.015] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:01:46.026] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:01:46.026] <TB1>     INFO:     run 1 of 1
[15:01:46.026] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:46.381] <TB1>     INFO: Expecting 5025280 events.
[15:02:21.523] <TB1>     INFO: 888808 events read in total (34425ms).
[15:02:56.445] <TB1>     INFO: 1774864 events read in total (69347ms).
[15:03:31.390] <TB1>     INFO: 2659264 events read in total (104292ms).
[15:04:06.117] <TB1>     INFO: 3534264 events read in total (139019ms).
[15:04:40.839] <TB1>     INFO: 4403968 events read in total (173741ms).
[15:05:06.221] <TB1>     INFO: 5025280 events read in total (199123ms).
[15:05:06.289] <TB1>     INFO: Test took 200263ms.
[15:05:06.463] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:06.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:08.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:09.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:11.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:13.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:14.666] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:16.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:17.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:19.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:20.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:22.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:24.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:25.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:27.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:28.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:30.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:31.978] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280363008
[15:05:31.981] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.7913 for pixel 20/78 mean/min/max = 46.0475/33.2894/58.8057
[15:05:31.981] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.3185 for pixel 2/75 mean/min/max = 45.5337/32.7466/58.3209
[15:05:31.981] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.8447 for pixel 2/6 mean/min/max = 45.7157/31.2839/60.1474
[15:05:31.982] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.0504 for pixel 4/79 mean/min/max = 43.7257/31.9222/55.5292
[15:05:31.982] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.7167 for pixel 1/32 mean/min/max = 45.6923/31.6355/59.7491
[15:05:31.982] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.6121 for pixel 23/16 mean/min/max = 45.1428/32.5139/57.7718
[15:05:31.983] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.2162 for pixel 1/77 mean/min/max = 44.2644/34.0253/54.5034
[15:05:31.983] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.1243 for pixel 15/7 mean/min/max = 45.3189/34.4756/56.1622
[15:05:31.983] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.2451 for pixel 25/11 mean/min/max = 46.8383/34.395/59.2816
[15:05:31.984] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.738 for pixel 0/18 mean/min/max = 45.7869/35.8309/55.7429
[15:05:31.984] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.8666 for pixel 1/76 mean/min/max = 48.3526/33.8082/62.8971
[15:05:31.984] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.9231 for pixel 7/12 mean/min/max = 45.1928/33.1557/57.23
[15:05:31.984] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.6614 for pixel 24/20 mean/min/max = 44.7296/32.7516/56.7076
[15:05:31.985] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.3939 for pixel 9/25 mean/min/max = 47.6019/33.6746/61.5292
[15:05:31.985] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3963 for pixel 9/79 mean/min/max = 44.0972/32.6249/55.5695
[15:05:31.985] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8158 for pixel 11/7 mean/min/max = 44.0803/31.6823/56.4784
[15:05:31.986] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:32.117] <TB1>     INFO: Expecting 411648 events.
[15:05:39.754] <TB1>     INFO: 411648 events read in total (6922ms).
[15:05:39.761] <TB1>     INFO: Expecting 411648 events.
[15:05:47.321] <TB1>     INFO: 411648 events read in total (6903ms).
[15:05:47.330] <TB1>     INFO: Expecting 411648 events.
[15:05:54.889] <TB1>     INFO: 411648 events read in total (6899ms).
[15:05:54.900] <TB1>     INFO: Expecting 411648 events.
[15:06:02.471] <TB1>     INFO: 411648 events read in total (6911ms).
[15:06:02.487] <TB1>     INFO: Expecting 411648 events.
[15:06:10.041] <TB1>     INFO: 411648 events read in total (6898ms).
[15:06:10.059] <TB1>     INFO: Expecting 411648 events.
[15:06:17.603] <TB1>     INFO: 411648 events read in total (6905ms).
[15:06:17.622] <TB1>     INFO: Expecting 411648 events.
[15:06:25.184] <TB1>     INFO: 411648 events read in total (6913ms).
[15:06:25.206] <TB1>     INFO: Expecting 411648 events.
[15:06:32.721] <TB1>     INFO: 411648 events read in total (6873ms).
[15:06:32.744] <TB1>     INFO: Expecting 411648 events.
[15:06:40.357] <TB1>     INFO: 411648 events read in total (6963ms).
[15:06:40.383] <TB1>     INFO: Expecting 411648 events.
[15:06:47.957] <TB1>     INFO: 411648 events read in total (6930ms).
[15:06:47.991] <TB1>     INFO: Expecting 411648 events.
[15:06:55.606] <TB1>     INFO: 411648 events read in total (6981ms).
[15:06:55.641] <TB1>     INFO: Expecting 411648 events.
[15:07:03.169] <TB1>     INFO: 411648 events read in total (6916ms).
[15:07:03.204] <TB1>     INFO: Expecting 411648 events.
[15:07:10.713] <TB1>     INFO: 411648 events read in total (6872ms).
[15:07:10.748] <TB1>     INFO: Expecting 411648 events.
[15:07:18.297] <TB1>     INFO: 411648 events read in total (6911ms).
[15:07:18.336] <TB1>     INFO: Expecting 411648 events.
[15:07:25.843] <TB1>     INFO: 411648 events read in total (6884ms).
[15:07:25.886] <TB1>     INFO: Expecting 411648 events.
[15:07:33.433] <TB1>     INFO: 411648 events read in total (6916ms).
[15:07:33.480] <TB1>     INFO: Test took 121495ms.
[15:07:33.998] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6448 < 35 for itrim = 114; old thr = 34.2254 ... break
[15:07:34.035] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.023 < 35 for itrim = 104; old thr = 34.8157 ... break
[15:07:34.064] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.011 < 35 for itrim = 108; old thr = 34.2753 ... break
[15:07:34.099] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2794 < 35 for itrim = 94; old thr = 34.0309 ... break
[15:07:34.134] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3176 < 35 for itrim+1 = 104; old thr = 34.8009 ... break
[15:07:34.172] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0905 < 35 for itrim = 104; old thr = 34.627 ... break
[15:07:34.214] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0716 < 35 for itrim = 102; old thr = 34.2918 ... break
[15:07:34.250] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5974 < 35 for itrim+1 = 90; old thr = 34.9474 ... break
[15:07:34.293] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4957 < 35 for itrim+1 = 102; old thr = 34.62 ... break
[15:07:34.336] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.439 < 35 for itrim+1 = 101; old thr = 34.7299 ... break
[15:07:34.377] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8219 < 35 for itrim+1 = 129; old thr = 34.6381 ... break
[15:07:34.413] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5155 < 35 for itrim = 102; old thr = 34.3633 ... break
[15:07:34.448] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1323 < 35 for itrim = 97; old thr = 34.8061 ... break
[15:07:34.490] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3347 < 35 for itrim = 123; old thr = 34.3418 ... break
[15:07:34.523] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3895 < 35 for itrim = 101; old thr = 34.5208 ... break
[15:07:34.563] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1519 < 35 for itrim = 112; old thr = 32.5244 ... break
[15:07:34.638] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:07:34.649] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:07:34.649] <TB1>     INFO:     run 1 of 1
[15:07:34.649] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:34.998] <TB1>     INFO: Expecting 5025280 events.
[15:08:10.640] <TB1>     INFO: 871976 events read in total (34927ms).
[15:08:45.418] <TB1>     INFO: 1741656 events read in total (69705ms).
[15:09:21.961] <TB1>     INFO: 2610360 events read in total (106248ms).
[15:09:56.732] <TB1>     INFO: 3468440 events read in total (141020ms).
[15:10:31.344] <TB1>     INFO: 4320896 events read in total (175631ms).
[15:10:59.036] <TB1>     INFO: 5025280 events read in total (203323ms).
[15:10:59.112] <TB1>     INFO: Test took 204464ms.
[15:10:59.297] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:59.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:11:01.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:11:02.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:11:04.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:11:05.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:11:07.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:11:08.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:11:10.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:11:11.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:11:13.458] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:11:14.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:11:16.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:11:18.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:11:19.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:21.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:22.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:24.170] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260857856
[15:11:24.172] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.660802 .. 50.707021
[15:11:24.246] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 60 (-1/-1) hits flags = 528 (plus default)
[15:11:24.256] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:11:24.256] <TB1>     INFO:     run 1 of 1
[15:11:24.257] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:11:24.599] <TB1>     INFO: Expecting 1763840 events.
[15:12:04.365] <TB1>     INFO: 1106648 events read in total (39051ms).
[15:12:28.661] <TB1>     INFO: 1763840 events read in total (63347ms).
[15:12:28.680] <TB1>     INFO: Test took 64423ms.
[15:12:28.721] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:28.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:29.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:30.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:31.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:32.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:33.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:34.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:35.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:36.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:37.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:38.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:39.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:40.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:41.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:42.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:43.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:44.789] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320462848
[15:12:44.870] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.576023 .. 46.247866
[15:12:44.945] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[15:12:44.955] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:12:44.955] <TB1>     INFO:     run 1 of 1
[15:12:44.955] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:45.297] <TB1>     INFO: Expecting 1697280 events.
[15:13:26.594] <TB1>     INFO: 1147576 events read in total (40582ms).
[15:13:46.346] <TB1>     INFO: 1697280 events read in total (60334ms).
[15:13:46.362] <TB1>     INFO: Test took 61408ms.
[15:13:46.398] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:46.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:13:47.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:13:48.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:13:49.380] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:13:50.354] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:13:51.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:52.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:53.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:54.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:55.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:56.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:57.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:58.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:59.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:00.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:01.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:02.011] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340119552
[15:14:02.092] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.387524 .. 42.716551
[15:14:02.166] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[15:14:02.176] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:14:02.176] <TB1>     INFO:     run 1 of 1
[15:14:02.176] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:14:02.527] <TB1>     INFO: Expecting 1431040 events.
[15:14:44.141] <TB1>     INFO: 1162968 events read in total (40898ms).
[15:14:53.870] <TB1>     INFO: 1431040 events read in total (50628ms).
[15:14:53.883] <TB1>     INFO: Test took 51707ms.
[15:14:53.912] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:53.976] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:54.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:55.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:56.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:57.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:58.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:59.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:00.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:01.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:02.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:03.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:04.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:05.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:06.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:07.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:07.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:08.932] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340189184
[15:15:09.013] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.867881 .. 42.716551
[15:15:09.090] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[15:15:09.100] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:15:09.101] <TB1>     INFO:     run 1 of 1
[15:15:09.101] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:09.450] <TB1>     INFO: Expecting 1364480 events.
[15:15:50.399] <TB1>     INFO: 1146360 events read in total (40234ms).
[15:15:58.376] <TB1>     INFO: 1364480 events read in total (48211ms).
[15:15:58.387] <TB1>     INFO: Test took 49286ms.
[15:15:58.416] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:58.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:59.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:00.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:01.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:02.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:03.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:04.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:05.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:05.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:06.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:07.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:08.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:09.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:10.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:11.563] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:12.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:13.442] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341819392
[15:16:13.525] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:16:13.525] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:16:13.537] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:16:13.537] <TB1>     INFO:     run 1 of 1
[15:16:13.537] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:13.886] <TB1>     INFO: Expecting 1364480 events.
[15:16:53.417] <TB1>     INFO: 1074752 events read in total (38816ms).
[15:17:04.214] <TB1>     INFO: 1364480 events read in total (49613ms).
[15:17:04.233] <TB1>     INFO: Test took 50697ms.
[15:17:04.270] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:04.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:05.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:06.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:07.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:08.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:09.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:10.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:12.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:13.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:14.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:15.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:16.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:17.482] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:18.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:19.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:20.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:21.368] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357793792
[15:17:21.402] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C0.dat
[15:17:21.402] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C1.dat
[15:17:21.402] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C2.dat
[15:17:21.402] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C3.dat
[15:17:21.402] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C4.dat
[15:17:21.402] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C5.dat
[15:17:21.402] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C6.dat
[15:17:21.402] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C7.dat
[15:17:21.402] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C8.dat
[15:17:21.402] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C9.dat
[15:17:21.403] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C10.dat
[15:17:21.403] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C11.dat
[15:17:21.403] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C12.dat
[15:17:21.403] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C13.dat
[15:17:21.403] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C14.dat
[15:17:21.403] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C15.dat
[15:17:21.403] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C0.dat
[15:17:21.411] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C1.dat
[15:17:21.418] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C2.dat
[15:17:21.425] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C3.dat
[15:17:21.433] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C4.dat
[15:17:21.440] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C5.dat
[15:17:21.447] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C6.dat
[15:17:21.455] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C7.dat
[15:17:21.462] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C8.dat
[15:17:21.469] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C9.dat
[15:17:21.476] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C10.dat
[15:17:21.484] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C11.dat
[15:17:21.491] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C12.dat
[15:17:21.498] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C13.dat
[15:17:21.505] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C14.dat
[15:17:21.513] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//trimParameters35_C15.dat
[15:17:21.520] <TB1>     INFO: PixTestTrim::trimTest() done
[15:17:21.520] <TB1>     INFO: vtrim:     114 104 108  94 104 104 102  90 102 101 129 102  97 123 101 112 
[15:17:21.520] <TB1>     INFO: vthrcomp:   91  80  98 103 102  98  93  90  89  77 108  85  96 106  97 103 
[15:17:21.520] <TB1>     INFO: vcal mean:  34.97  34.99  34.73  34.92  34.94  34.98  34.97  34.95  34.97  35.01  34.98  34.99  34.95  35.01  34.94  34.99 
[15:17:21.520] <TB1>     INFO: vcal RMS:    0.82   0.80   0.84   0.83   0.84   0.81   0.77   0.83   1.25   0.72   0.88   0.83   0.83   0.85   0.76   0.84 
[15:17:21.520] <TB1>     INFO: bits mean:   9.46   9.69   9.51  10.14   9.27   9.49   9.88   9.43   8.81   8.72   8.93   9.54   9.78   9.06   9.83  10.20 
[15:17:21.520] <TB1>     INFO: bits RMS:    2.54   2.52   2.78   2.56   2.89   2.72   2.30   2.43   2.67   2.49   2.51   2.61   2.56   2.55   2.61   2.52 
[15:17:21.529] <TB1>     INFO:    ----------------------------------------------------------------------
[15:17:21.530] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:17:21.530] <TB1>     INFO:    ----------------------------------------------------------------------
[15:17:21.532] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:17:21.532] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:17:21.544] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:17:21.544] <TB1>     INFO:     run 1 of 1
[15:17:21.544] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:21.886] <TB1>     INFO: Expecting 4160000 events.
[15:18:08.722] <TB1>     INFO: 1158700 events read in total (46121ms).
[15:18:54.683] <TB1>     INFO: 2303680 events read in total (92082ms).
[15:19:40.595] <TB1>     INFO: 3434630 events read in total (137994ms).
[15:20:10.158] <TB1>     INFO: 4160000 events read in total (167557ms).
[15:20:10.212] <TB1>     INFO: Test took 168668ms.
[15:20:10.344] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:10.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:12.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:14.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:16.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:18.187] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:20.060] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:21.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:23.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:25.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:27.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:29.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:31.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:33.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:35.973] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:38.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:40.187] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:42.858] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 442302464
[15:20:42.859] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:20:42.937] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:20:42.937] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[15:20:42.948] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:20:42.948] <TB1>     INFO:     run 1 of 1
[15:20:42.948] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:43.350] <TB1>     INFO: Expecting 3848000 events.
[15:21:30.711] <TB1>     INFO: 1155930 events read in total (46646ms).
[15:22:16.773] <TB1>     INFO: 2296100 events read in total (92709ms).
[15:23:01.833] <TB1>     INFO: 3422235 events read in total (137769ms).
[15:23:19.120] <TB1>     INFO: 3848000 events read in total (155055ms).
[15:23:19.183] <TB1>     INFO: Test took 156235ms.
[15:23:19.297] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:19.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:21.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:23.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:24.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:26.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:28.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:30.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:32.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:33.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:35.920] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:37.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:40.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:42.443] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:44.383] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:46.232] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:48.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:49.977] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330711040
[15:23:49.978] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:23:50.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:23:50.052] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[15:23:50.063] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:23:50.063] <TB1>     INFO:     run 1 of 1
[15:23:50.063] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:23:50.410] <TB1>     INFO: Expecting 3536000 events.
[15:24:38.595] <TB1>     INFO: 1210155 events read in total (47470ms).
[15:25:25.913] <TB1>     INFO: 2398660 events read in total (94788ms).
[15:26:11.442] <TB1>     INFO: 3536000 events read in total (140317ms).
[15:26:11.489] <TB1>     INFO: Test took 141427ms.
[15:26:11.583] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:11.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:13.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:26:15.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:26:16.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:18.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:20.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:26:22.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:26:23.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:26:25.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:26:27.235] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:26:28.999] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:26:30.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:26:32.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:26:34.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:26:35.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:26:37.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:26:39.597] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368869376
[15:26:39.599] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:26:39.676] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:26:39.676] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[15:26:39.686] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:26:39.686] <TB1>     INFO:     run 1 of 1
[15:26:39.686] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:26:40.030] <TB1>     INFO: Expecting 3556800 events.
[15:27:27.664] <TB1>     INFO: 1205465 events read in total (46919ms).
[15:28:14.497] <TB1>     INFO: 2390060 events read in total (93752ms).
[15:29:00.998] <TB1>     INFO: 3556800 events read in total (140253ms).
[15:29:01.043] <TB1>     INFO: Test took 141357ms.
[15:29:01.140] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:01.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:03.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:04.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:06.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:08.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:09.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:11.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:13.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:15.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:16.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:18.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:20.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:22.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:23.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:25.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:27.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:28.839] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389038080
[15:29:28.840] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:29:28.913] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:29:28.913] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[15:29:28.923] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:29:28.923] <TB1>     INFO:     run 1 of 1
[15:29:28.924] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:29.267] <TB1>     INFO: Expecting 3556800 events.
[15:30:17.551] <TB1>     INFO: 1205410 events read in total (47570ms).
[15:31:04.537] <TB1>     INFO: 2389535 events read in total (94556ms).
[15:31:51.140] <TB1>     INFO: 3556800 events read in total (141159ms).
[15:31:51.183] <TB1>     INFO: Test took 142259ms.
[15:31:51.279] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:51.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:31:53.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:31:54.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:31:56.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:31:58.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:31:59.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:01.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:03.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:05.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:32:06.845] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:32:08.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:32:10.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:32:11.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:32:13.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:32:15.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:32:17.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:32:18.755] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392081408
[15:32:18.756] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.32162, thr difference RMS: 1.5533
[15:32:18.756] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.14567, thr difference RMS: 1.17031
[15:32:18.756] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.92491, thr difference RMS: 1.33821
[15:32:18.756] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.57608, thr difference RMS: 1.58728
[15:32:18.756] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.96622, thr difference RMS: 1.33808
[15:32:18.756] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.80857, thr difference RMS: 1.42523
[15:32:18.757] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.75473, thr difference RMS: 1.50704
[15:32:18.757] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.84975, thr difference RMS: 1.56356
[15:32:18.757] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.5422, thr difference RMS: 1.75978
[15:32:18.757] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.15731, thr difference RMS: 1.19596
[15:32:18.757] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.4679, thr difference RMS: 1.40912
[15:32:18.758] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.79662, thr difference RMS: 1.50284
[15:32:18.758] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.50339, thr difference RMS: 1.81573
[15:32:18.758] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.96209, thr difference RMS: 1.35476
[15:32:18.758] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.07155, thr difference RMS: 1.60543
[15:32:18.758] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.94846, thr difference RMS: 1.38663
[15:32:18.759] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.26903, thr difference RMS: 1.53832
[15:32:18.759] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.16877, thr difference RMS: 1.17505
[15:32:18.759] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.81298, thr difference RMS: 1.32207
[15:32:18.759] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.7357, thr difference RMS: 1.60455
[15:32:18.759] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.96527, thr difference RMS: 1.35739
[15:32:18.760] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.78263, thr difference RMS: 1.39264
[15:32:18.760] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.71597, thr difference RMS: 1.4599
[15:32:18.760] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.86897, thr difference RMS: 1.56152
[15:32:18.760] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.43104, thr difference RMS: 1.75527
[15:32:18.760] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.06894, thr difference RMS: 1.2167
[15:32:18.760] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.3901, thr difference RMS: 1.4184
[15:32:18.761] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.72108, thr difference RMS: 1.50125
[15:32:18.761] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.47152, thr difference RMS: 1.84552
[15:32:18.761] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.0159, thr difference RMS: 1.31165
[15:32:18.761] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.97273, thr difference RMS: 1.60475
[15:32:18.761] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.85053, thr difference RMS: 1.38626
[15:32:18.762] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.32678, thr difference RMS: 1.54854
[15:32:18.762] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.22217, thr difference RMS: 1.17335
[15:32:18.762] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.91604, thr difference RMS: 1.32236
[15:32:18.762] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.90165, thr difference RMS: 1.5789
[15:32:18.762] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.148, thr difference RMS: 1.33557
[15:32:18.763] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.84294, thr difference RMS: 1.40474
[15:32:18.763] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.67464, thr difference RMS: 1.46594
[15:32:18.763] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.98802, thr difference RMS: 1.53406
[15:32:18.763] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.51292, thr difference RMS: 1.74874
[15:32:18.763] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.05088, thr difference RMS: 1.21196
[15:32:18.764] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.4544, thr difference RMS: 1.40022
[15:32:18.764] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.82641, thr difference RMS: 1.49293
[15:32:18.764] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.53346, thr difference RMS: 1.82414
[15:32:18.764] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.1194, thr difference RMS: 1.30844
[15:32:18.764] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.98945, thr difference RMS: 1.59956
[15:32:18.765] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.85645, thr difference RMS: 1.38297
[15:32:18.765] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.27196, thr difference RMS: 1.55981
[15:32:18.765] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.35734, thr difference RMS: 1.16488
[15:32:18.765] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.0048, thr difference RMS: 1.3185
[15:32:18.765] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.0254, thr difference RMS: 1.56005
[15:32:18.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.2109, thr difference RMS: 1.34592
[15:32:18.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.82961, thr difference RMS: 1.39505
[15:32:18.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.61327, thr difference RMS: 1.48073
[15:32:18.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.0185, thr difference RMS: 1.5489
[15:32:18.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.53628, thr difference RMS: 1.73174
[15:32:18.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.09763, thr difference RMS: 1.22308
[15:32:18.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.4286, thr difference RMS: 1.4176
[15:32:18.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.79301, thr difference RMS: 1.5098
[15:32:18.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.57973, thr difference RMS: 1.81485
[15:32:18.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.1427, thr difference RMS: 1.29134
[15:32:18.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.96638, thr difference RMS: 1.59413
[15:32:18.768] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.80263, thr difference RMS: 1.35821
[15:32:18.873] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[15:32:18.876] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2014 seconds
[15:32:18.876] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:32:19.607] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:32:19.608] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:32:19.610] <TB1>     INFO: ######################################################################
[15:32:19.610] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[15:32:19.610] <TB1>     INFO: ######################################################################
[15:32:19.611] <TB1>     INFO:    ----------------------------------------------------------------------
[15:32:19.611] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:32:19.611] <TB1>     INFO:    ----------------------------------------------------------------------
[15:32:19.611] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:32:19.620] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:32:19.620] <TB1>     INFO:     run 1 of 1
[15:32:19.620] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:32:19.963] <TB1>     INFO: Expecting 59072000 events.
[15:32:49.260] <TB1>     INFO: 1072800 events read in total (28582ms).
[15:33:17.353] <TB1>     INFO: 2141400 events read in total (56675ms).
[15:33:45.546] <TB1>     INFO: 3210200 events read in total (84868ms).
[15:34:14.204] <TB1>     INFO: 4282200 events read in total (113526ms).
[15:34:42.622] <TB1>     INFO: 5350600 events read in total (141944ms).
[15:35:10.807] <TB1>     INFO: 6420400 events read in total (170129ms).
[15:35:39.065] <TB1>     INFO: 7491800 events read in total (198387ms).
[15:36:07.736] <TB1>     INFO: 8560200 events read in total (227058ms).
[15:36:35.924] <TB1>     INFO: 9629800 events read in total (255246ms).
[15:37:04.301] <TB1>     INFO: 10701600 events read in total (283623ms).
[15:37:32.909] <TB1>     INFO: 11770400 events read in total (312231ms).
[15:38:01.099] <TB1>     INFO: 12841800 events read in total (340421ms).
[15:38:29.575] <TB1>     INFO: 13911600 events read in total (368897ms).
[15:38:57.947] <TB1>     INFO: 14980000 events read in total (397269ms).
[15:39:25.749] <TB1>     INFO: 16051400 events read in total (425071ms).
[15:39:54.374] <TB1>     INFO: 17121200 events read in total (453696ms).
[15:40:22.758] <TB1>     INFO: 18189600 events read in total (482080ms).
[15:40:50.847] <TB1>     INFO: 19261600 events read in total (510169ms).
[15:41:19.297] <TB1>     INFO: 20330200 events read in total (538619ms).
[15:41:47.721] <TB1>     INFO: 21399000 events read in total (567043ms).
[15:42:15.835] <TB1>     INFO: 22471400 events read in total (595157ms).
[15:42:44.331] <TB1>     INFO: 23540400 events read in total (623653ms).
[15:43:12.876] <TB1>     INFO: 24609600 events read in total (652198ms).
[15:43:40.868] <TB1>     INFO: 25681400 events read in total (680190ms).
[15:44:09.134] <TB1>     INFO: 26749800 events read in total (708456ms).
[15:44:37.380] <TB1>     INFO: 27818800 events read in total (736702ms).
[15:45:05.800] <TB1>     INFO: 28890800 events read in total (765122ms).
[15:45:34.094] <TB1>     INFO: 29959400 events read in total (793416ms).
[15:46:02.481] <TB1>     INFO: 31029000 events read in total (821803ms).
[15:46:30.729] <TB1>     INFO: 32100600 events read in total (850051ms).
[15:46:59.008] <TB1>     INFO: 33169200 events read in total (878330ms).
[15:47:27.376] <TB1>     INFO: 34239400 events read in total (906698ms).
[15:47:55.765] <TB1>     INFO: 35310200 events read in total (935087ms).
[15:48:24.347] <TB1>     INFO: 36378200 events read in total (963669ms).
[15:48:52.705] <TB1>     INFO: 37447600 events read in total (992027ms).
[15:49:21.045] <TB1>     INFO: 38518800 events read in total (1020367ms).
[15:49:49.389] <TB1>     INFO: 39587200 events read in total (1048711ms).
[15:50:17.726] <TB1>     INFO: 40655800 events read in total (1077048ms).
[15:50:45.962] <TB1>     INFO: 41726600 events read in total (1105284ms).
[15:51:14.145] <TB1>     INFO: 42794800 events read in total (1133467ms).
[15:51:42.487] <TB1>     INFO: 43862800 events read in total (1161809ms).
[15:52:10.837] <TB1>     INFO: 44933800 events read in total (1190159ms).
[15:52:39.139] <TB1>     INFO: 46002800 events read in total (1218461ms).
[15:53:07.252] <TB1>     INFO: 47070800 events read in total (1246574ms).
[15:53:35.372] <TB1>     INFO: 48139600 events read in total (1274694ms).
[15:54:03.632] <TB1>     INFO: 49210800 events read in total (1302954ms).
[15:54:31.880] <TB1>     INFO: 50278600 events read in total (1331202ms).
[15:55:00.192] <TB1>     INFO: 51346600 events read in total (1359514ms).
[15:55:28.415] <TB1>     INFO: 52416200 events read in total (1387737ms).
[15:55:56.487] <TB1>     INFO: 53485800 events read in total (1415809ms).
[15:56:24.675] <TB1>     INFO: 54553800 events read in total (1443997ms).
[15:56:52.682] <TB1>     INFO: 55621800 events read in total (1472004ms).
[15:57:20.919] <TB1>     INFO: 56692800 events read in total (1500241ms).
[15:57:49.252] <TB1>     INFO: 57760800 events read in total (1528574ms).
[15:58:17.436] <TB1>     INFO: 58828600 events read in total (1556758ms).
[15:58:24.160] <TB1>     INFO: 59072000 events read in total (1563482ms).
[15:58:24.181] <TB1>     INFO: Test took 1564561ms.
[15:58:24.238] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:24.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:58:24.373] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:25.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:58:25.658] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:26.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:58:26.927] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:28.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:58:28.192] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:29.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:58:29.469] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:30.701] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:58:30.701] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:31.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:58:31.916] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:33.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:58:33.129] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:34.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:58:34.351] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:35.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:58:35.560] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:36.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:58:36.780] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:38.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:58:38.007] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:39.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:58:39.223] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:40.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:58:40.445] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:41.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:58:41.676] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:42.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:58:42.875] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:58:44.091] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497803264
[15:58:44.127] <TB1>     INFO: PixTestScurves::scurves() done 
[15:58:44.127] <TB1>     INFO: Vcal mean:  35.06  35.09  35.02  35.06  35.04  35.15  35.06  35.12  35.03  35.10  35.12  35.09  35.06  35.04  35.05  35.09 
[15:58:44.127] <TB1>     INFO: Vcal RMS:    0.70   0.69   0.74   0.69   0.74   0.70   0.64   0.70   1.17   0.58   0.76   0.70   0.71   0.74   0.63   0.71 
[15:58:44.127] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:58:44.201] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:58:44.201] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:58:44.201] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:58:44.201] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:58:44.201] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:58:44.201] <TB1>     INFO: ######################################################################
[15:58:44.201] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:58:44.201] <TB1>     INFO: ######################################################################
[15:58:44.205] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:58:44.547] <TB1>     INFO: Expecting 41600 events.
[15:58:48.624] <TB1>     INFO: 41600 events read in total (3354ms).
[15:58:48.625] <TB1>     INFO: Test took 4420ms.
[15:58:48.633] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:48.633] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:58:48.633] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:58:48.638] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 9, 10] has eff 0/10
[15:58:48.638] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 9, 10]
[15:58:48.638] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 7, 11] has eff 0/10
[15:58:48.638] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 7, 11]
[15:58:48.638] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 11, 13] has eff 0/10
[15:58:48.638] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 11, 13]
[15:58:48.641] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:58:48.641] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:58:48.641] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:58:48.641] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:58:48.980] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:58:49.325] <TB1>     INFO: Expecting 41600 events.
[15:58:53.449] <TB1>     INFO: 41600 events read in total (3410ms).
[15:58:53.450] <TB1>     INFO: Test took 4470ms.
[15:58:53.458] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:53.458] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:58:53.458] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:58:53.462] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.2
[15:58:53.462] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 184
[15:58:53.462] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.258
[15:58:53.462] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 165
[15:58:53.462] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.968
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 193
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.938
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 177
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.325
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 172
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.126
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.037
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 174
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.379
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 170
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.844
[15:58:53.463] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.23
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 182
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.462
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.305
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.518
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 189
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.144
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.628
[15:58:53.464] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 191
[15:58:53.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.284
[15:58:53.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 172
[15:58:53.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:58:53.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:58:53.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:58:53.551] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:58:53.901] <TB1>     INFO: Expecting 41600 events.
[15:58:58.032] <TB1>     INFO: 41600 events read in total (3416ms).
[15:58:58.033] <TB1>     INFO: Test took 4482ms.
[15:58:58.041] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:58.041] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:58:58.041] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:58:58.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:58:58.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 13
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6274
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,44] phvalue 78
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4809
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 67
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0992
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 72
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.3963
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 74
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.4804
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 64
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7768
[15:58:58.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0765
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 71
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4886
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.6672
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 50
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.8389
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 87
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.7916
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 62
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.852
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 82
[15:58:58.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7754
[15:58:58.048] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 77
[15:58:58.048] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.3007
[15:58:58.048] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 57
[15:58:58.048] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.4924
[15:58:58.048] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 92
[15:58:58.048] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0285
[15:58:58.048] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 59
[15:58:58.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 44, 0 0
[15:58:58.457] <TB1>     INFO: Expecting 2560 events.
[15:58:59.415] <TB1>     INFO: 2560 events read in total (243ms).
[15:58:59.415] <TB1>     INFO: Test took 1365ms.
[15:58:59.415] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:58:59.416] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[15:58:59.923] <TB1>     INFO: Expecting 2560 events.
[15:59:00.880] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:00.880] <TB1>     INFO: Test took 1464ms.
[15:59:00.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:00.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 2 2
[15:59:01.388] <TB1>     INFO: Expecting 2560 events.
[15:59:02.346] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:02.346] <TB1>     INFO: Test took 1465ms.
[15:59:02.346] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:02.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 3 3
[15:59:02.858] <TB1>     INFO: Expecting 2560 events.
[15:59:03.815] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:03.815] <TB1>     INFO: Test took 1468ms.
[15:59:03.816] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:03.816] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 4 4
[15:59:04.323] <TB1>     INFO: Expecting 2560 events.
[15:59:05.282] <TB1>     INFO: 2560 events read in total (244ms).
[15:59:05.282] <TB1>     INFO: Test took 1466ms.
[15:59:05.282] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:05.282] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 5 5
[15:59:05.789] <TB1>     INFO: Expecting 2560 events.
[15:59:06.748] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:06.748] <TB1>     INFO: Test took 1466ms.
[15:59:06.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:06.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 6 6
[15:59:07.256] <TB1>     INFO: Expecting 2560 events.
[15:59:08.213] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:08.213] <TB1>     INFO: Test took 1464ms.
[15:59:08.213] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:08.213] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 7 7
[15:59:08.721] <TB1>     INFO: Expecting 2560 events.
[15:59:09.679] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:09.679] <TB1>     INFO: Test took 1466ms.
[15:59:09.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:09.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 8 8
[15:59:10.187] <TB1>     INFO: Expecting 2560 events.
[15:59:11.145] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:11.145] <TB1>     INFO: Test took 1465ms.
[15:59:11.146] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:11.146] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[15:59:11.653] <TB1>     INFO: Expecting 2560 events.
[15:59:12.610] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:12.610] <TB1>     INFO: Test took 1464ms.
[15:59:12.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:12.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 10 10
[15:59:13.117] <TB1>     INFO: Expecting 2560 events.
[15:59:14.075] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:14.075] <TB1>     INFO: Test took 1463ms.
[15:59:14.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:14.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 11 11
[15:59:14.583] <TB1>     INFO: Expecting 2560 events.
[15:59:15.539] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:15.540] <TB1>     INFO: Test took 1465ms.
[15:59:15.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:15.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 12 12
[15:59:16.047] <TB1>     INFO: Expecting 2560 events.
[15:59:17.005] <TB1>     INFO: 2560 events read in total (243ms).
[15:59:17.006] <TB1>     INFO: Test took 1466ms.
[15:59:17.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:17.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 13 13
[15:59:17.513] <TB1>     INFO: Expecting 2560 events.
[15:59:18.469] <TB1>     INFO: 2560 events read in total (241ms).
[15:59:18.470] <TB1>     INFO: Test took 1464ms.
[15:59:18.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:18.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:59:18.977] <TB1>     INFO: Expecting 2560 events.
[15:59:19.935] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:19.936] <TB1>     INFO: Test took 1466ms.
[15:59:19.936] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:19.936] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[15:59:20.443] <TB1>     INFO: Expecting 2560 events.
[15:59:21.400] <TB1>     INFO: 2560 events read in total (242ms).
[15:59:21.400] <TB1>     INFO: Test took 1464ms.
[15:59:21.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:59:21.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:59:21.404] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:59:21.909] <TB1>     INFO: Expecting 655360 events.
[15:59:33.651] <TB1>     INFO: 655360 events read in total (11026ms).
[15:59:33.662] <TB1>     INFO: Expecting 655360 events.
[15:59:45.209] <TB1>     INFO: 655360 events read in total (10985ms).
[15:59:45.224] <TB1>     INFO: Expecting 655360 events.
[15:59:56.769] <TB1>     INFO: 655360 events read in total (10987ms).
[15:59:56.789] <TB1>     INFO: Expecting 655360 events.
[16:00:08.284] <TB1>     INFO: 655360 events read in total (10939ms).
[16:00:08.307] <TB1>     INFO: Expecting 655360 events.
[16:00:19.795] <TB1>     INFO: 655360 events read in total (10938ms).
[16:00:19.823] <TB1>     INFO: Expecting 655360 events.
[16:00:31.360] <TB1>     INFO: 655360 events read in total (10991ms).
[16:00:31.392] <TB1>     INFO: Expecting 655360 events.
[16:00:42.894] <TB1>     INFO: 655360 events read in total (10968ms).
[16:00:42.930] <TB1>     INFO: Expecting 655360 events.
[16:00:54.525] <TB1>     INFO: 655360 events read in total (11055ms).
[16:00:54.566] <TB1>     INFO: Expecting 655360 events.
[16:01:06.113] <TB1>     INFO: 655360 events read in total (11014ms).
[16:01:06.158] <TB1>     INFO: Expecting 655360 events.
[16:01:17.733] <TB1>     INFO: 655360 events read in total (11045ms).
[16:01:17.784] <TB1>     INFO: Expecting 655360 events.
[16:01:29.365] <TB1>     INFO: 655360 events read in total (11055ms).
[16:01:29.418] <TB1>     INFO: Expecting 655360 events.
[16:01:40.984] <TB1>     INFO: 655360 events read in total (11039ms).
[16:01:41.043] <TB1>     INFO: Expecting 655360 events.
[16:01:52.624] <TB1>     INFO: 655360 events read in total (11054ms).
[16:01:52.688] <TB1>     INFO: Expecting 655360 events.
[16:02:04.282] <TB1>     INFO: 655360 events read in total (11067ms).
[16:02:04.348] <TB1>     INFO: Expecting 655360 events.
[16:02:15.930] <TB1>     INFO: 655360 events read in total (11055ms).
[16:02:15.001] <TB1>     INFO: Expecting 655360 events.
[16:02:27.619] <TB1>     INFO: 655360 events read in total (11092ms).
[16:02:27.698] <TB1>     INFO: Test took 186295ms.
[16:02:27.797] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:02:28.103] <TB1>     INFO: Expecting 655360 events.
[16:02:39.857] <TB1>     INFO: 655360 events read in total (11040ms).
[16:02:39.868] <TB1>     INFO: Expecting 655360 events.
[16:02:51.430] <TB1>     INFO: 655360 events read in total (11003ms).
[16:02:51.445] <TB1>     INFO: Expecting 655360 events.
[16:03:02.990] <TB1>     INFO: 655360 events read in total (10988ms).
[16:03:03.009] <TB1>     INFO: Expecting 655360 events.
[16:03:14.502] <TB1>     INFO: 655360 events read in total (10937ms).
[16:03:14.526] <TB1>     INFO: Expecting 655360 events.
[16:03:26.054] <TB1>     INFO: 655360 events read in total (10980ms).
[16:03:26.082] <TB1>     INFO: Expecting 655360 events.
[16:03:37.575] <TB1>     INFO: 655360 events read in total (10945ms).
[16:03:37.608] <TB1>     INFO: Expecting 655360 events.
[16:03:49.121] <TB1>     INFO: 655360 events read in total (10973ms).
[16:03:49.158] <TB1>     INFO: Expecting 655360 events.
[16:04:00.629] <TB1>     INFO: 655360 events read in total (10940ms).
[16:04:00.670] <TB1>     INFO: Expecting 655360 events.
[16:04:12.259] <TB1>     INFO: 655360 events read in total (11056ms).
[16:04:12.305] <TB1>     INFO: Expecting 655360 events.
[16:04:23.869] <TB1>     INFO: 655360 events read in total (11035ms).
[16:04:23.917] <TB1>     INFO: Expecting 655360 events.
[16:04:35.464] <TB1>     INFO: 655360 events read in total (11020ms).
[16:04:35.520] <TB1>     INFO: Expecting 655360 events.
[16:04:47.067] <TB1>     INFO: 655360 events read in total (11021ms).
[16:04:47.123] <TB1>     INFO: Expecting 655360 events.
[16:04:58.676] <TB1>     INFO: 655360 events read in total (11026ms).
[16:04:58.737] <TB1>     INFO: Expecting 655360 events.
[16:05:10.325] <TB1>     INFO: 655360 events read in total (11061ms).
[16:05:10.389] <TB1>     INFO: Expecting 655360 events.
[16:05:21.933] <TB1>     INFO: 655360 events read in total (11017ms).
[16:05:22.002] <TB1>     INFO: Expecting 655360 events.
[16:05:33.617] <TB1>     INFO: 655360 events read in total (11088ms).
[16:05:33.691] <TB1>     INFO: Test took 185894ms.
[16:05:33.864] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:05:33.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:05:33.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:05:33.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:05:33.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:05:33.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:05:33.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:05:33.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:05:33.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:05:33.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:05:33.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:05:33.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:05:33.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:05:33.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:05:33.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:05:33.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:05:33.871] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:05:33.871] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:33.877] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:05:33.884] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:05:33.891] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:33.898] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:33.904] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:33.911] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:05:33.918] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:05:33.924] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:05:33.931] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:05:33.938] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:05:33.944] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[16:05:33.951] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[16:05:33.958] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[16:05:33.964] <TB1>     INFO: safety margin for low PH: adding 9, margin is now 29
[16:05:33.971] <TB1>     INFO: safety margin for low PH: adding 10, margin is now 30
[16:05:33.978] <TB1>     INFO: safety margin for low PH: adding 11, margin is now 31
[16:05:33.984] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:33.991] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:33.998] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:34.004] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:34.011] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:34.018] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:34.025] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:34.031] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:34.038] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:34.045] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:34.051] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:34.058] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:05:34.065] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:05:34.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:05:34.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C0.dat
[16:05:34.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C1.dat
[16:05:34.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C2.dat
[16:05:34.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C3.dat
[16:05:34.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C4.dat
[16:05:34.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C5.dat
[16:05:34.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C6.dat
[16:05:34.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C7.dat
[16:05:34.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C8.dat
[16:05:34.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C9.dat
[16:05:34.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C10.dat
[16:05:34.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C11.dat
[16:05:34.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C12.dat
[16:05:34.106] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C13.dat
[16:05:34.106] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C14.dat
[16:05:34.106] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//dacParameters35_C15.dat
[16:05:34.453] <TB1>     INFO: Expecting 41600 events.
[16:05:38.285] <TB1>     INFO: 41600 events read in total (3117ms).
[16:05:38.285] <TB1>     INFO: Test took 4175ms.
[16:05:38.933] <TB1>     INFO: Expecting 41600 events.
[16:05:42.792] <TB1>     INFO: 41600 events read in total (3144ms).
[16:05:42.793] <TB1>     INFO: Test took 4206ms.
[16:05:43.441] <TB1>     INFO: Expecting 41600 events.
[16:05:47.272] <TB1>     INFO: 41600 events read in total (3116ms).
[16:05:47.273] <TB1>     INFO: Test took 4178ms.
[16:05:47.574] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:47.706] <TB1>     INFO: Expecting 2560 events.
[16:05:48.663] <TB1>     INFO: 2560 events read in total (242ms).
[16:05:48.664] <TB1>     INFO: Test took 1090ms.
[16:05:48.666] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:49.172] <TB1>     INFO: Expecting 2560 events.
[16:05:50.130] <TB1>     INFO: 2560 events read in total (243ms).
[16:05:50.130] <TB1>     INFO: Test took 1464ms.
[16:05:50.132] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:50.640] <TB1>     INFO: Expecting 2560 events.
[16:05:51.597] <TB1>     INFO: 2560 events read in total (243ms).
[16:05:51.598] <TB1>     INFO: Test took 1466ms.
[16:05:51.600] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:52.106] <TB1>     INFO: Expecting 2560 events.
[16:05:53.064] <TB1>     INFO: 2560 events read in total (243ms).
[16:05:53.064] <TB1>     INFO: Test took 1464ms.
[16:05:53.067] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:53.573] <TB1>     INFO: Expecting 2560 events.
[16:05:54.531] <TB1>     INFO: 2560 events read in total (243ms).
[16:05:54.531] <TB1>     INFO: Test took 1464ms.
[16:05:54.533] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:55.040] <TB1>     INFO: Expecting 2560 events.
[16:05:55.998] <TB1>     INFO: 2560 events read in total (243ms).
[16:05:55.998] <TB1>     INFO: Test took 1465ms.
[16:05:55.000] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:56.507] <TB1>     INFO: Expecting 2560 events.
[16:05:57.464] <TB1>     INFO: 2560 events read in total (242ms).
[16:05:57.465] <TB1>     INFO: Test took 1465ms.
[16:05:57.468] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:57.973] <TB1>     INFO: Expecting 2560 events.
[16:05:58.931] <TB1>     INFO: 2560 events read in total (243ms).
[16:05:58.932] <TB1>     INFO: Test took 1464ms.
[16:05:58.934] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:59.440] <TB1>     INFO: Expecting 2560 events.
[16:06:00.397] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:00.398] <TB1>     INFO: Test took 1465ms.
[16:06:00.400] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:00.907] <TB1>     INFO: Expecting 2560 events.
[16:06:01.865] <TB1>     INFO: 2560 events read in total (243ms).
[16:06:01.865] <TB1>     INFO: Test took 1465ms.
[16:06:01.867] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:02.373] <TB1>     INFO: Expecting 2560 events.
[16:06:03.331] <TB1>     INFO: 2560 events read in total (243ms).
[16:06:03.332] <TB1>     INFO: Test took 1465ms.
[16:06:03.334] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:03.841] <TB1>     INFO: Expecting 2560 events.
[16:06:04.799] <TB1>     INFO: 2560 events read in total (243ms).
[16:06:04.799] <TB1>     INFO: Test took 1465ms.
[16:06:04.801] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:05.308] <TB1>     INFO: Expecting 2560 events.
[16:06:06.268] <TB1>     INFO: 2560 events read in total (245ms).
[16:06:06.268] <TB1>     INFO: Test took 1468ms.
[16:06:06.272] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:06.777] <TB1>     INFO: Expecting 2560 events.
[16:06:07.736] <TB1>     INFO: 2560 events read in total (245ms).
[16:06:07.737] <TB1>     INFO: Test took 1465ms.
[16:06:07.739] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:08.245] <TB1>     INFO: Expecting 2560 events.
[16:06:09.204] <TB1>     INFO: 2560 events read in total (244ms).
[16:06:09.204] <TB1>     INFO: Test took 1465ms.
[16:06:09.206] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:09.712] <TB1>     INFO: Expecting 2560 events.
[16:06:10.669] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:10.669] <TB1>     INFO: Test took 1463ms.
[16:06:10.671] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:11.177] <TB1>     INFO: Expecting 2560 events.
[16:06:12.134] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:12.134] <TB1>     INFO: Test took 1463ms.
[16:06:12.136] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:12.643] <TB1>     INFO: Expecting 2560 events.
[16:06:13.600] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:13.600] <TB1>     INFO: Test took 1464ms.
[16:06:13.601] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:14.109] <TB1>     INFO: Expecting 2560 events.
[16:06:15.066] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:15.066] <TB1>     INFO: Test took 1465ms.
[16:06:15.068] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:15.574] <TB1>     INFO: Expecting 2560 events.
[16:06:16.532] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:16.532] <TB1>     INFO: Test took 1464ms.
[16:06:16.534] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:17.040] <TB1>     INFO: Expecting 2560 events.
[16:06:17.997] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:17.997] <TB1>     INFO: Test took 1463ms.
[16:06:17.999] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:18.505] <TB1>     INFO: Expecting 2560 events.
[16:06:19.462] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:19.462] <TB1>     INFO: Test took 1463ms.
[16:06:19.464] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:19.970] <TB1>     INFO: Expecting 2560 events.
[16:06:20.928] <TB1>     INFO: 2560 events read in total (243ms).
[16:06:20.928] <TB1>     INFO: Test took 1464ms.
[16:06:20.930] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:21.438] <TB1>     INFO: Expecting 2560 events.
[16:06:22.395] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:22.395] <TB1>     INFO: Test took 1465ms.
[16:06:22.397] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:22.903] <TB1>     INFO: Expecting 2560 events.
[16:06:23.860] <TB1>     INFO: 2560 events read in total (241ms).
[16:06:23.861] <TB1>     INFO: Test took 1464ms.
[16:06:23.864] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:24.369] <TB1>     INFO: Expecting 2560 events.
[16:06:25.325] <TB1>     INFO: 2560 events read in total (241ms).
[16:06:25.326] <TB1>     INFO: Test took 1462ms.
[16:06:25.327] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:25.834] <TB1>     INFO: Expecting 2560 events.
[16:06:26.790] <TB1>     INFO: 2560 events read in total (241ms).
[16:06:26.791] <TB1>     INFO: Test took 1464ms.
[16:06:26.793] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:27.299] <TB1>     INFO: Expecting 2560 events.
[16:06:28.255] <TB1>     INFO: 2560 events read in total (241ms).
[16:06:28.256] <TB1>     INFO: Test took 1464ms.
[16:06:28.257] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:28.766] <TB1>     INFO: Expecting 2560 events.
[16:06:29.722] <TB1>     INFO: 2560 events read in total (241ms).
[16:06:29.723] <TB1>     INFO: Test took 1466ms.
[16:06:29.725] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:30.232] <TB1>     INFO: Expecting 2560 events.
[16:06:31.190] <TB1>     INFO: 2560 events read in total (243ms).
[16:06:31.191] <TB1>     INFO: Test took 1466ms.
[16:06:31.194] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:31.698] <TB1>     INFO: Expecting 2560 events.
[16:06:32.655] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:32.655] <TB1>     INFO: Test took 1461ms.
[16:06:32.658] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:33.164] <TB1>     INFO: Expecting 2560 events.
[16:06:34.120] <TB1>     INFO: 2560 events read in total (242ms).
[16:06:34.121] <TB1>     INFO: Test took 1463ms.
[16:06:35.120] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[16:06:35.120] <TB1>     INFO: PH scale (per ROC):    80  71  84  80  74  64  80  74  80  79  74  74  78  81  79  80
[16:06:35.120] <TB1>     INFO: PH offset (per ROC):  171 181 175 176 186 179 175 178 191 162 188 171 173 186 160 187
[16:06:35.291] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:06:35.295] <TB1>     INFO: ######################################################################
[16:06:35.295] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:06:35.295] <TB1>     INFO: ######################################################################
[16:06:35.295] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:06:35.306] <TB1>     INFO: scanning low vcal = 10
[16:06:35.653] <TB1>     INFO: Expecting 41600 events.
[16:06:39.347] <TB1>     INFO: 41600 events read in total (2979ms).
[16:06:39.348] <TB1>     INFO: Test took 4042ms.
[16:06:39.350] <TB1>     INFO: scanning low vcal = 20
[16:06:39.856] <TB1>     INFO: Expecting 41600 events.
[16:06:43.556] <TB1>     INFO: 41600 events read in total (2986ms).
[16:06:43.556] <TB1>     INFO: Test took 4206ms.
[16:06:43.558] <TB1>     INFO: scanning low vcal = 30
[16:06:44.064] <TB1>     INFO: Expecting 41600 events.
[16:06:47.788] <TB1>     INFO: 41600 events read in total (3009ms).
[16:06:47.788] <TB1>     INFO: Test took 4230ms.
[16:06:47.790] <TB1>     INFO: scanning low vcal = 40
[16:06:48.294] <TB1>     INFO: Expecting 41600 events.
[16:06:52.519] <TB1>     INFO: 41600 events read in total (3510ms).
[16:06:52.520] <TB1>     INFO: Test took 4730ms.
[16:06:52.523] <TB1>     INFO: scanning low vcal = 50
[16:06:52.940] <TB1>     INFO: Expecting 41600 events.
[16:06:57.194] <TB1>     INFO: 41600 events read in total (3539ms).
[16:06:57.195] <TB1>     INFO: Test took 4672ms.
[16:06:57.198] <TB1>     INFO: scanning low vcal = 60
[16:06:57.616] <TB1>     INFO: Expecting 41600 events.
[16:07:01.906] <TB1>     INFO: 41600 events read in total (3575ms).
[16:07:01.907] <TB1>     INFO: Test took 4709ms.
[16:07:01.910] <TB1>     INFO: scanning low vcal = 70
[16:07:02.328] <TB1>     INFO: Expecting 41600 events.
[16:07:06.585] <TB1>     INFO: 41600 events read in total (3542ms).
[16:07:06.586] <TB1>     INFO: Test took 4676ms.
[16:07:06.589] <TB1>     INFO: scanning low vcal = 80
[16:07:07.005] <TB1>     INFO: Expecting 41600 events.
[16:07:11.267] <TB1>     INFO: 41600 events read in total (3548ms).
[16:07:11.267] <TB1>     INFO: Test took 4678ms.
[16:07:11.270] <TB1>     INFO: scanning low vcal = 90
[16:07:11.689] <TB1>     INFO: Expecting 41600 events.
[16:07:15.950] <TB1>     INFO: 41600 events read in total (3547ms).
[16:07:15.951] <TB1>     INFO: Test took 4681ms.
[16:07:15.954] <TB1>     INFO: scanning low vcal = 100
[16:07:16.372] <TB1>     INFO: Expecting 41600 events.
[16:07:20.760] <TB1>     INFO: 41600 events read in total (3674ms).
[16:07:20.760] <TB1>     INFO: Test took 4806ms.
[16:07:20.763] <TB1>     INFO: scanning low vcal = 110
[16:07:21.183] <TB1>     INFO: Expecting 41600 events.
[16:07:25.434] <TB1>     INFO: 41600 events read in total (3536ms).
[16:07:25.435] <TB1>     INFO: Test took 4672ms.
[16:07:25.438] <TB1>     INFO: scanning low vcal = 120
[16:07:25.856] <TB1>     INFO: Expecting 41600 events.
[16:07:30.102] <TB1>     INFO: 41600 events read in total (3531ms).
[16:07:30.103] <TB1>     INFO: Test took 4665ms.
[16:07:30.105] <TB1>     INFO: scanning low vcal = 130
[16:07:30.524] <TB1>     INFO: Expecting 41600 events.
[16:07:34.770] <TB1>     INFO: 41600 events read in total (3530ms).
[16:07:34.771] <TB1>     INFO: Test took 4666ms.
[16:07:34.774] <TB1>     INFO: scanning low vcal = 140
[16:07:35.189] <TB1>     INFO: Expecting 41600 events.
[16:07:39.478] <TB1>     INFO: 41600 events read in total (3574ms).
[16:07:39.479] <TB1>     INFO: Test took 4705ms.
[16:07:39.482] <TB1>     INFO: scanning low vcal = 150
[16:07:39.899] <TB1>     INFO: Expecting 41600 events.
[16:07:44.144] <TB1>     INFO: 41600 events read in total (3530ms).
[16:07:44.145] <TB1>     INFO: Test took 4663ms.
[16:07:44.149] <TB1>     INFO: scanning low vcal = 160
[16:07:44.563] <TB1>     INFO: Expecting 41600 events.
[16:07:48.821] <TB1>     INFO: 41600 events read in total (3542ms).
[16:07:48.821] <TB1>     INFO: Test took 4672ms.
[16:07:48.824] <TB1>     INFO: scanning low vcal = 170
[16:07:49.240] <TB1>     INFO: Expecting 41600 events.
[16:07:53.497] <TB1>     INFO: 41600 events read in total (3542ms).
[16:07:53.497] <TB1>     INFO: Test took 4673ms.
[16:07:53.501] <TB1>     INFO: scanning low vcal = 180
[16:07:53.916] <TB1>     INFO: Expecting 41600 events.
[16:07:58.176] <TB1>     INFO: 41600 events read in total (3545ms).
[16:07:58.176] <TB1>     INFO: Test took 4674ms.
[16:07:58.180] <TB1>     INFO: scanning low vcal = 190
[16:07:58.598] <TB1>     INFO: Expecting 41600 events.
[16:08:02.862] <TB1>     INFO: 41600 events read in total (3549ms).
[16:08:02.863] <TB1>     INFO: Test took 4684ms.
[16:08:02.866] <TB1>     INFO: scanning low vcal = 200
[16:08:03.281] <TB1>     INFO: Expecting 41600 events.
[16:08:07.527] <TB1>     INFO: 41600 events read in total (3531ms).
[16:08:07.528] <TB1>     INFO: Test took 4662ms.
[16:08:07.531] <TB1>     INFO: scanning low vcal = 210
[16:08:07.949] <TB1>     INFO: Expecting 41600 events.
[16:08:12.211] <TB1>     INFO: 41600 events read in total (3547ms).
[16:08:12.212] <TB1>     INFO: Test took 4681ms.
[16:08:12.214] <TB1>     INFO: scanning low vcal = 220
[16:08:12.626] <TB1>     INFO: Expecting 41600 events.
[16:08:16.880] <TB1>     INFO: 41600 events read in total (3539ms).
[16:08:16.880] <TB1>     INFO: Test took 4666ms.
[16:08:16.883] <TB1>     INFO: scanning low vcal = 230
[16:08:17.299] <TB1>     INFO: Expecting 41600 events.
[16:08:21.545] <TB1>     INFO: 41600 events read in total (3531ms).
[16:08:21.546] <TB1>     INFO: Test took 4661ms.
[16:08:21.549] <TB1>     INFO: scanning low vcal = 240
[16:08:21.967] <TB1>     INFO: Expecting 41600 events.
[16:08:26.213] <TB1>     INFO: 41600 events read in total (3531ms).
[16:08:26.214] <TB1>     INFO: Test took 4665ms.
[16:08:26.217] <TB1>     INFO: scanning low vcal = 250
[16:08:26.634] <TB1>     INFO: Expecting 41600 events.
[16:08:30.894] <TB1>     INFO: 41600 events read in total (3545ms).
[16:08:30.894] <TB1>     INFO: Test took 4677ms.
[16:08:30.898] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:08:31.316] <TB1>     INFO: Expecting 41600 events.
[16:08:35.560] <TB1>     INFO: 41600 events read in total (3529ms).
[16:08:35.560] <TB1>     INFO: Test took 4662ms.
[16:08:35.563] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:08:35.983] <TB1>     INFO: Expecting 41600 events.
[16:08:40.236] <TB1>     INFO: 41600 events read in total (3538ms).
[16:08:40.237] <TB1>     INFO: Test took 4674ms.
[16:08:40.240] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:08:40.655] <TB1>     INFO: Expecting 41600 events.
[16:08:44.921] <TB1>     INFO: 41600 events read in total (3551ms).
[16:08:44.921] <TB1>     INFO: Test took 4681ms.
[16:08:44.924] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:08:45.342] <TB1>     INFO: Expecting 41600 events.
[16:08:49.584] <TB1>     INFO: 41600 events read in total (3527ms).
[16:08:49.585] <TB1>     INFO: Test took 4661ms.
[16:08:49.587] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:08:50.007] <TB1>     INFO: Expecting 41600 events.
[16:08:54.222] <TB1>     INFO: 41600 events read in total (3501ms).
[16:08:54.223] <TB1>     INFO: Test took 4636ms.
[16:08:54.760] <TB1>     INFO: PixTestGainPedestal::measure() done 
[16:08:54.763] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:08:54.763] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:08:54.764] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:08:54.764] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:08:54.764] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:08:54.764] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:08:54.764] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:08:54.764] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:08:54.765] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:08:54.765] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:08:54.765] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:08:54.765] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:08:54.765] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:08:54.766] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:08:54.766] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:08:54.766] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:09:32.972] <TB1>     INFO: PixTestGainPedestal::fit() done
[16:09:32.972] <TB1>     INFO: non-linearity mean:  0.960 0.949 0.962 0.967 0.953 0.953 0.959 0.950 0.961 0.955 0.951 0.957 0.957 0.959 0.957 0.958
[16:09:32.972] <TB1>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.004 0.006 0.006 0.006 0.007 0.006 0.006 0.006 0.006 0.007 0.006 0.005 0.005
[16:09:32.972] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:09:32.994] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:09:33.017] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:09:33.039] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:09:33.061] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:09:33.084] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:09:33.106] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:09:33.129] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:09:33.151] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:09:33.173] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:09:33.196] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:09:33.218] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:09:33.240] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:09:33.262] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:09:33.285] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:09:33.307] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-01_FPIXTest-17C-Nebraska-160926-1441-150V_2016-09-26_14h41m_1474918918//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:09:33.329] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:09:33.329] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:09:33.336] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:09:33.336] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:09:33.339] <TB1>     INFO: ######################################################################
[16:09:33.339] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:09:33.339] <TB1>     INFO: ######################################################################
[16:09:33.341] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:09:33.352] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:09:33.352] <TB1>     INFO:     run 1 of 1
[16:09:33.352] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:09:33.696] <TB1>     INFO: Expecting 3120000 events.
[16:10:24.499] <TB1>     INFO: 1302590 events read in total (50088ms).
[16:11:14.597] <TB1>     INFO: 2604410 events read in total (100186ms).
[16:11:34.514] <TB1>     INFO: 3120000 events read in total (120103ms).
[16:11:34.553] <TB1>     INFO: Test took 121201ms.
[16:11:34.634] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:11:34.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:11:36.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:11:37.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:11:38.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:11:40.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:11:41.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:11:43.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:11:44.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:11:46.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:11:47.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:11:48.845] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:11:50.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:11:51.703] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:11:53.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:11:54.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:11:56.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:11:57.592] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 410398720
[16:11:57.627] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:11:57.627] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2205, RMS = 1.28189
[16:11:57.627] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:11:57.627] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:11:57.627] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5871, RMS = 1.46785
[16:11:57.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:11:57.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:11:57.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1267, RMS = 1.19967
[16:11:57.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:11:57.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:11:57.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7018, RMS = 1.3997
[16:11:57.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:11:57.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:11:57.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3606, RMS = 1.81796
[16:11:57.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:11:57.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:11:57.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9497, RMS = 1.51779
[16:11:57.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:11:57.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:11:57.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.2229, RMS = 1.36607
[16:11:57.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[16:11:57.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:11:57.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.7596, RMS = 1.73312
[16:11:57.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[16:11:57.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:11:57.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.2181, RMS = 1.62077
[16:11:57.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:11:57.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:11:57.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5631, RMS = 1.86517
[16:11:57.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:11:57.634] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:11:57.634] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5709, RMS = 1.83739
[16:11:57.634] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:11:57.634] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:11:57.634] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1057, RMS = 2.15491
[16:11:57.634] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:11:57.635] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:11:57.635] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0007, RMS = 1.3958
[16:11:57.635] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:11:57.635] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:11:57.635] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.589, RMS = 1.42872
[16:11:57.635] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:11:57.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:11:57.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0176, RMS = 0.783028
[16:11:57.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:11:57.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:11:57.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1883, RMS = 1.03255
[16:11:57.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:11:57.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:11:57.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1044, RMS = 1.44588
[16:11:57.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:11:57.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:11:57.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1835, RMS = 1.47874
[16:11:57.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:11:57.638] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:11:57.638] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.1364, RMS = 2.34508
[16:11:57.638] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:11:57.638] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:11:57.638] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.7394, RMS = 2.26338
[16:11:57.638] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:11:57.639] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:11:57.639] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.729, RMS = 1.39691
[16:11:57.639] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[16:11:57.639] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:11:57.639] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.5186, RMS = 1.52279
[16:11:57.639] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[16:11:57.640] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:11:57.640] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7256, RMS = 1.43753
[16:11:57.640] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:11:57.640] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:11:57.640] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8026, RMS = 1.79692
[16:11:57.640] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:11:57.641] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:11:57.641] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9204, RMS = 1.49675
[16:11:57.641] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:11:57.641] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:11:57.641] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4438, RMS = 1.35752
[16:11:57.641] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:11:57.642] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:11:57.642] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.1909, RMS = 1.50747
[16:11:57.642] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[16:11:57.642] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:11:57.642] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.7763, RMS = 2.04719
[16:11:57.642] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[16:11:57.643] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:11:57.644] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3431, RMS = 1.70739
[16:11:57.644] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:11:57.644] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:11:57.644] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0961, RMS = 1.17914
[16:11:57.644] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:11:57.645] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:11:57.645] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.8734, RMS = 1.32182
[16:11:57.645] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:11:57.645] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:11:57.645] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.0509, RMS = 1.73224
[16:11:57.645] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[16:11:57.648] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[16:11:57.648] <TB1>     INFO: number of dead bumps (per ROC):    76   45    1    0    0    0    1    0  170  130    0    0    0    7    0    0
[16:11:57.648] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:11:57.741] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:11:57.741] <TB1>     INFO: enter test to run
[16:11:57.741] <TB1>     INFO:   test:  no parameter change
[16:11:57.741] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[16:11:57.742] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[16:11:57.742] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[16:11:57.742] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:11:58.207] <TB1>    QUIET: Connection to board 26 closed.
[16:11:58.208] <TB1>     INFO: pXar: this is the end, my friend
[16:11:58.208] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
