Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  3 20:24:19 2024
| Host         : Zenbook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints         128         
SYNTH-10   Warning           Wide multiplier                                                   3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (852)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (852)
--------------------------------
 There are 852 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.527       -4.084                     28                 6077        0.078        0.000                      0                 6077        3.000        0.000                       0                   858  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100_i               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50mhz    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50mhz    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50mhz_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50mhz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_50mhz         -0.527       -4.084                     28                 6077        0.161        0.000                      0                 6077        8.750        0.000                       0                   854  
  clkfbout_clk_50mhz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_50mhz_1       -0.525       -4.028                     28                 6077        0.161        0.000                      0                 6077        8.750        0.000                       0                   854  
  clkfbout_clk_50mhz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_50mhz_1  clk_out1_clk_50mhz         -0.527       -4.084                     28                 6077        0.078        0.000                      0                 6077  
clk_out1_clk_50mhz    clk_out1_clk_50mhz_1       -0.527       -4.084                     28                 6077        0.078        0.000                      0                 6077  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_50mhz                          
(none)                clk_out1_clk_50mhz_1                        
(none)                clkfbout_clk_50mhz                          
(none)                clkfbout_clk_50mhz_1                        
(none)                                      clk_out1_clk_50mhz    
(none)                                      clk_out1_clk_50mhz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_i
  To Clock:  clk_100_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50mhz
  To Clock:  clk_out1_clk_50mhz

Setup :           28  Failing Endpoints,  Worst Slack       -0.527ns,  Total Violation       -4.084ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        20.168ns  (logic 9.321ns (46.217%)  route 10.847ns (53.783%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.050    14.645    t1/me1/mem_reg_0_255_13_13/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.769 r  t1/me1/mem_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.769    t1/me1/mem_reg_0_255_13_13/OD
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.241    15.010 r  t1/me1/mem_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.010    t1/me1/mem_reg_0_255_13_13/O0
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I0_O)      0.098    15.108 r  t1/me1/mem_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.861    15.969    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.319    16.288 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.296    16.584    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.708 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55/O
                         net (fo=2, routed)           0.848    17.556    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124    17.680 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.567    18.247    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.894    19.265    t1/mt1/d1/regfile_reg_r2_0_31_0_5/DIC1
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.514    18.494    t1/mt1/d1/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.577    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X14Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.739    t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -19.265    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.356ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.981ns  (logic 9.321ns (46.649%)  route 10.660ns (53.351%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.050    14.645    t1/me1/mem_reg_0_255_13_13/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.769 r  t1/me1/mem_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.769    t1/me1/mem_reg_0_255_13_13/OD
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.241    15.010 r  t1/me1/mem_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.010    t1/me1/mem_reg_0_255_13_13/O0
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I0_O)      0.098    15.108 r  t1/me1/mem_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.861    15.969    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.319    16.288 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.296    16.584    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.708 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55/O
                         net (fo=2, routed)           0.848    17.556    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124    17.680 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.567    18.247    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.707    19.078    t1/mt1/d1/regfile_reg_r1_0_31_0_5/DIC1
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X10Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.723    t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -19.078    
  -------------------------------------------------------------------
                         slack                                 -0.356    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.932ns  (logic 9.635ns (48.337%)  route 10.297ns (51.663%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.365    13.960    t1/me1/mem_reg_0_255_15_15/A1
    SLICE_X10Y76         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.351    14.310 r  t1/me1/mem_reg_0_255_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.310    t1/me1/mem_reg_0_255_15_15/OA
    SLICE_X10Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    14.524 r  t1/me1/mem_reg_0_255_15_15/F7.A/O
                         net (fo=1, routed)           0.000    14.524    t1/me1/mem_reg_0_255_15_15/O1
    SLICE_X10Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    14.612 r  t1/me1/mem_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.606    15.218    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_1
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.319    15.537 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.644    16.181    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124    16.305 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42/O
                         net (fo=1, routed)           0.292    16.597    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    16.721 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20/O
                         net (fo=25, routed)          0.816    17.538    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    17.662 f  t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_8_comp_1/O
                         net (fo=1, routed)           0.669    18.331    t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_8_n_0_repN
    SLICE_X7Y72          LUT6 (Prop_lut6_I5_O)        0.124    18.455 r  t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_1_comp/O
                         net (fo=2, routed)           0.575    19.029    t1/mt1/d1/regfile_reg_r2_0_31_18_23/DIA1
    SLICE_X8Y70          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y70          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.559    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X8Y70          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.711    t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                         -19.029    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.898ns  (logic 9.511ns (47.798%)  route 10.387ns (52.202%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.365    13.960    t1/me1/mem_reg_0_255_15_15/A1
    SLICE_X10Y76         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.351    14.310 r  t1/me1/mem_reg_0_255_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.310    t1/me1/mem_reg_0_255_15_15/OA
    SLICE_X10Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    14.524 r  t1/me1/mem_reg_0_255_15_15/F7.A/O
                         net (fo=1, routed)           0.000    14.524    t1/me1/mem_reg_0_255_15_15/O1
    SLICE_X10Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    14.612 r  t1/me1/mem_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.606    15.218    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_1
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.319    15.537 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.644    16.181    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124    16.305 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42/O
                         net (fo=1, routed)           0.292    16.597    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    16.721 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20/O
                         net (fo=25, routed)          1.082    17.804    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    17.928 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           1.067    18.995    t1/mt1/d1/regfile_reg_r1_0_31_6_11/DIB1
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X8Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    18.744    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -18.995    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.912ns  (logic 9.321ns (46.810%)  route 10.591ns (53.190%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.143    14.738    t1/me1/mem_reg_512_767_10_10/A1
    SLICE_X2Y88          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.862 r  t1/me1/mem_reg_512_767_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.862    t1/me1/mem_reg_512_767_10_10/OD
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.241    15.103 r  t1/me1/mem_reg_512_767_10_10/F7.B/O
                         net (fo=1, routed)           0.000    15.103    t1/me1/mem_reg_512_767_10_10/O0
    SLICE_X2Y88          MUXF8 (Prop_muxf8_I0_O)      0.098    15.201 r  t1/me1/mem_reg_512_767_10_10/F8/O
                         net (fo=2, routed)           0.824    16.025    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_3
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.319    16.344 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.403    16.747    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.124    16.871 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50/O
                         net (fo=2, routed)           0.685    17.555    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.124    17.679 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.703    18.382    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.506 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.504    19.010    t1/mt1/d1/regfile_reg_r1_0_31_0_5/DIB0
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X10Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    18.787    t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         18.787    
                         arrival time                         -19.010    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.853ns  (logic 9.321ns (46.951%)  route 10.532ns (53.049%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.900    14.495    t1/me1/mem_reg_768_1023_29_29/A1
    SLICE_X6Y86          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.619 r  t1/me1/mem_reg_768_1023_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.619    t1/me1/mem_reg_768_1023_29_29/OD
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    14.860 r  t1/me1/mem_reg_768_1023_29_29/F7.B/O
                         net (fo=1, routed)           0.000    14.860    t1/me1/mem_reg_768_1023_29_29/O0
    SLICE_X6Y86          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  t1/me1/mem_reg_768_1023_29_29/F8/O
                         net (fo=2, routed)           0.803    15.761    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_2
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.080 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45/O
                         net (fo=1, routed)           0.549    16.629    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124    16.753 f  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23/O
                         net (fo=2, routed)           0.987    17.740    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.864 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.484    18.348    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124    18.472 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.478    18.950    t1/mt1/d1/regfile_reg_r2_0_31_12_17/DIA1
    SLICE_X14Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_12_17/WCLK
    SLICE_X14Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.577    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X14Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.729    t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -18.950    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.918ns  (logic 9.321ns (46.796%)  route 10.597ns (53.204%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.143    14.738    t1/me1/mem_reg_512_767_10_10/A1
    SLICE_X2Y88          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.862 r  t1/me1/mem_reg_512_767_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.862    t1/me1/mem_reg_512_767_10_10/OD
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.241    15.103 r  t1/me1/mem_reg_512_767_10_10/F7.B/O
                         net (fo=1, routed)           0.000    15.103    t1/me1/mem_reg_512_767_10_10/O0
    SLICE_X2Y88          MUXF8 (Prop_muxf8_I0_O)      0.098    15.201 r  t1/me1/mem_reg_512_767_10_10/F8/O
                         net (fo=2, routed)           0.824    16.025    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_3
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.319    16.344 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.403    16.747    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.124    16.871 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50/O
                         net (fo=2, routed)           0.907    17.778    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    17.902 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.441    18.343    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124    18.467 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.548    19.016    t1/mt1/d1/regfile_reg_r1_0_31_6_11/DIC0
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X8Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    18.797    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -19.016    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.850ns  (logic 9.321ns (46.958%)  route 10.529ns (53.042%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.900    14.495    t1/me1/mem_reg_768_1023_29_29/A1
    SLICE_X6Y86          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.619 r  t1/me1/mem_reg_768_1023_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.619    t1/me1/mem_reg_768_1023_29_29/OD
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    14.860 r  t1/me1/mem_reg_768_1023_29_29/F7.B/O
                         net (fo=1, routed)           0.000    14.860    t1/me1/mem_reg_768_1023_29_29/O0
    SLICE_X6Y86          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  t1/me1/mem_reg_768_1023_29_29/F8/O
                         net (fo=2, routed)           0.803    15.761    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_2
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.080 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45/O
                         net (fo=1, routed)           0.549    16.629    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124    16.753 f  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23/O
                         net (fo=2, routed)           0.987    17.740    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.864 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.484    18.348    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124    18.472 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.475    18.947    t1/mt1/d1/regfile_reg_r1_0_31_12_17/DIA1
    SLICE_X14Y70         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y70         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.577    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X14Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.729    t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -18.947    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.829ns  (logic 9.357ns (47.188%)  route 10.472ns (52.812%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.785    12.282    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I3_O)        0.299    12.581 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_10_comp/O
                         net (fo=512, routed)         1.799    14.380    t1/me1/mem_reg_768_1023_27_27/A0
    SLICE_X10Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.197    14.577 r  t1/me1/mem_reg_768_1023_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.577    t1/me1/mem_reg_768_1023_27_27/OA
    SLICE_X10Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    14.791 r  t1/me1/mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.791    t1/me1/mem_reg_768_1023_27_27/O1
    SLICE_X10Y88         MUXF8 (Prop_muxf8_I1_O)      0.088    14.879 r  t1/me1/mem_reg_768_1023_27_27/F8/O
                         net (fo=2, routed)           0.907    15.786    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.105 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_71/O
                         net (fo=1, routed)           0.601    16.706    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.830 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48/O
                         net (fo=2, routed)           0.551    17.381    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124    17.505 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_24/O
                         net (fo=1, routed)           0.725    18.230    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.124    18.354 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.572    18.926    t1/mt1/d1/regfile_reg_r2_0_31_6_11/DIC1
    SLICE_X8Y69          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y69          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.559    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X8Y69          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.720    t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -18.926    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.933ns  (logic 9.321ns (46.762%)  route 10.612ns (53.238%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.798    14.392    t1/me1/mem_reg_256_511_8_8/A1
    SLICE_X10Y87         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.516 r  t1/me1/mem_reg_256_511_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.516    t1/me1/mem_reg_256_511_8_8/OD
    SLICE_X10Y87         MUXF7 (Prop_muxf7_I0_O)      0.241    14.757 r  t1/me1/mem_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    14.757    t1/me1/mem_reg_256_511_8_8/O0
    SLICE_X10Y87         MUXF8 (Prop_muxf8_I0_O)      0.098    14.855 r  t1/me1/mem_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.020    15.876    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I1_O)        0.319    16.195 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.399    16.594    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.718 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40/O
                         net (fo=2, routed)           0.806    17.524    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124    17.648 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.607    18.254    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X10Y65         LUT5 (Prop_lut5_I2_O)        0.124    18.378 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.652    19.030    t1/mt1/d1/regfile_reg_r2_0_31_0_5/DIA0
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.514    18.494    t1/mt1/d1/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.577    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X14Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.827    t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                         -19.030    
  -------------------------------------------------------------------
                         slack                                 -0.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/rx_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y58          FDRE                                         r  t1/u1/r1/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[1]/Q
                         net (fo=2, routed)           0.126    -0.294    t1/u1/r1/data[1]
    SLICE_X5Y58          FDCE                                         r  t1/u1/r1/rx_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.873    -0.800    t1/u1/r1/clk_out1
    SLICE_X5Y58          FDCE                                         r  t1/u1/r1/rx_data_o_reg[1]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X5Y58          FDCE (Hold_fdce_C_D)         0.070    -0.455    t1/u1/r1/rx_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/gpio_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.457%)  route 0.128ns (47.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y59          FDRE                                         r  t1/u1/r1/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.292    t1/u1/r1/data[0]
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.875    -0.798    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.070    -0.476    t1/u1/r1/gpio_t_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/gpio_t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.921%)  route 0.173ns (55.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.602    -0.562    t1/u1/r1/clk_out1
    SLICE_X4Y58          FDRE                                         r  t1/u1/r1/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  t1/u1/r1/data_reg[7]/Q
                         net (fo=2, routed)           0.173    -0.248    t1/u1/r1/data[7]
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/C
                         clock pessimism              0.275    -0.522    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.070    -0.452    t1/u1/r1/gpio_t_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/rx_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.792%)  route 0.181ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y59          FDRE                                         r  t1/u1/r1/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[0]/Q
                         net (fo=2, routed)           0.181    -0.239    t1/u1/r1/data[0]
    SLICE_X5Y60          FDCE                                         r  t1/u1/r1/rx_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.872    -0.801    t1/u1/r1/clk_out1
    SLICE_X5Y60          FDCE                                         r  t1/u1/r1/rx_data_o_reg[0]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.070    -0.456    t1/u1/r1/rx_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y74      t1/cc1/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y76      t1/cc1/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y76      t1/cc1/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y77      t1/cc1/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y77      t1/cc1/counter_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y77      t1/cc1/counter_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y77      t1/cc1/counter_reg_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y78      t1/cc1/counter_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y92      t1/me1/mem_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y92      t1/me1/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y92      t1/me1/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y92      t1/me1/mem_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50mhz
  To Clock:  clkfbout_clk_50mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50mhz_1
  To Clock:  clk_out1_clk_50mhz_1

Setup :           28  Failing Endpoints,  Worst Slack       -0.525ns,  Total Violation       -4.028ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.525ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        20.168ns  (logic 9.321ns (46.217%)  route 10.847ns (53.783%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.050    14.645    t1/me1/mem_reg_0_255_13_13/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.769 r  t1/me1/mem_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.769    t1/me1/mem_reg_0_255_13_13/OD
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.241    15.010 r  t1/me1/mem_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.010    t1/me1/mem_reg_0_255_13_13/O0
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I0_O)      0.098    15.108 r  t1/me1/mem_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.861    15.969    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.319    16.288 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.296    16.584    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.708 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55/O
                         net (fo=2, routed)           0.848    17.556    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124    17.680 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.567    18.247    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.894    19.265    t1/mt1/d1/regfile_reg_r2_0_31_0_5/DIC1
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.514    18.494    t1/mt1/d1/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.577    19.071    
                         clock uncertainty           -0.082    18.990    
    SLICE_X14Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.741    t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                         -19.265    
  -------------------------------------------------------------------
                         slack                                 -0.525    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.981ns  (logic 9.321ns (46.649%)  route 10.660ns (53.351%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.050    14.645    t1/me1/mem_reg_0_255_13_13/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.769 r  t1/me1/mem_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.769    t1/me1/mem_reg_0_255_13_13/OD
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.241    15.010 r  t1/me1/mem_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.010    t1/me1/mem_reg_0_255_13_13/O0
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I0_O)      0.098    15.108 r  t1/me1/mem_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.861    15.969    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.319    16.288 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.296    16.584    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.708 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55/O
                         net (fo=2, routed)           0.848    17.556    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124    17.680 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.567    18.247    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.707    19.078    t1/mt1/d1/regfile_reg_r1_0_31_0_5/DIC1
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.082    18.974    
    SLICE_X10Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.725    t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -19.078    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.932ns  (logic 9.635ns (48.337%)  route 10.297ns (51.663%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.365    13.960    t1/me1/mem_reg_0_255_15_15/A1
    SLICE_X10Y76         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.351    14.310 r  t1/me1/mem_reg_0_255_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.310    t1/me1/mem_reg_0_255_15_15/OA
    SLICE_X10Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    14.524 r  t1/me1/mem_reg_0_255_15_15/F7.A/O
                         net (fo=1, routed)           0.000    14.524    t1/me1/mem_reg_0_255_15_15/O1
    SLICE_X10Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    14.612 r  t1/me1/mem_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.606    15.218    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_1
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.319    15.537 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.644    16.181    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124    16.305 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42/O
                         net (fo=1, routed)           0.292    16.597    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    16.721 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20/O
                         net (fo=25, routed)          0.816    17.538    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    17.662 f  t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_8_comp_1/O
                         net (fo=1, routed)           0.669    18.331    t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_8_n_0_repN
    SLICE_X7Y72          LUT6 (Prop_lut6_I5_O)        0.124    18.455 r  t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_1_comp/O
                         net (fo=2, routed)           0.575    19.029    t1/mt1/d1/regfile_reg_r2_0_31_18_23/DIA1
    SLICE_X8Y70          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y70          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.559    19.052    
                         clock uncertainty           -0.082    18.971    
    SLICE_X8Y70          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.713    t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -19.029    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.249ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.898ns  (logic 9.511ns (47.798%)  route 10.387ns (52.202%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.365    13.960    t1/me1/mem_reg_0_255_15_15/A1
    SLICE_X10Y76         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.351    14.310 r  t1/me1/mem_reg_0_255_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.310    t1/me1/mem_reg_0_255_15_15/OA
    SLICE_X10Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    14.524 r  t1/me1/mem_reg_0_255_15_15/F7.A/O
                         net (fo=1, routed)           0.000    14.524    t1/me1/mem_reg_0_255_15_15/O1
    SLICE_X10Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    14.612 r  t1/me1/mem_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.606    15.218    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_1
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.319    15.537 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.644    16.181    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124    16.305 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42/O
                         net (fo=1, routed)           0.292    16.597    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    16.721 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20/O
                         net (fo=25, routed)          1.082    17.804    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    17.928 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           1.067    18.995    t1/mt1/d1/regfile_reg_r1_0_31_6_11/DIB1
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.082    18.974    
    SLICE_X8Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    18.746    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.746    
                         arrival time                         -18.995    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.912ns  (logic 9.321ns (46.810%)  route 10.591ns (53.190%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.143    14.738    t1/me1/mem_reg_512_767_10_10/A1
    SLICE_X2Y88          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.862 r  t1/me1/mem_reg_512_767_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.862    t1/me1/mem_reg_512_767_10_10/OD
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.241    15.103 r  t1/me1/mem_reg_512_767_10_10/F7.B/O
                         net (fo=1, routed)           0.000    15.103    t1/me1/mem_reg_512_767_10_10/O0
    SLICE_X2Y88          MUXF8 (Prop_muxf8_I0_O)      0.098    15.201 r  t1/me1/mem_reg_512_767_10_10/F8/O
                         net (fo=2, routed)           0.824    16.025    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_3
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.319    16.344 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.403    16.747    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.124    16.871 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50/O
                         net (fo=2, routed)           0.685    17.555    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.124    17.679 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.703    18.382    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.506 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.504    19.010    t1/mt1/d1/regfile_reg_r1_0_31_0_5/DIB0
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.082    18.974    
    SLICE_X10Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    18.789    t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         18.789    
                         arrival time                         -19.010    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.853ns  (logic 9.321ns (46.951%)  route 10.532ns (53.049%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.900    14.495    t1/me1/mem_reg_768_1023_29_29/A1
    SLICE_X6Y86          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.619 r  t1/me1/mem_reg_768_1023_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.619    t1/me1/mem_reg_768_1023_29_29/OD
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    14.860 r  t1/me1/mem_reg_768_1023_29_29/F7.B/O
                         net (fo=1, routed)           0.000    14.860    t1/me1/mem_reg_768_1023_29_29/O0
    SLICE_X6Y86          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  t1/me1/mem_reg_768_1023_29_29/F8/O
                         net (fo=2, routed)           0.803    15.761    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_2
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.080 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45/O
                         net (fo=1, routed)           0.549    16.629    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124    16.753 f  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23/O
                         net (fo=2, routed)           0.987    17.740    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.864 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.484    18.348    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124    18.472 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.478    18.950    t1/mt1/d1/regfile_reg_r2_0_31_12_17/DIA1
    SLICE_X14Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_12_17/WCLK
    SLICE_X14Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.577    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X14Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.731    t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.731    
                         arrival time                         -18.950    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.918ns  (logic 9.321ns (46.796%)  route 10.597ns (53.204%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.143    14.738    t1/me1/mem_reg_512_767_10_10/A1
    SLICE_X2Y88          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.862 r  t1/me1/mem_reg_512_767_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.862    t1/me1/mem_reg_512_767_10_10/OD
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.241    15.103 r  t1/me1/mem_reg_512_767_10_10/F7.B/O
                         net (fo=1, routed)           0.000    15.103    t1/me1/mem_reg_512_767_10_10/O0
    SLICE_X2Y88          MUXF8 (Prop_muxf8_I0_O)      0.098    15.201 r  t1/me1/mem_reg_512_767_10_10/F8/O
                         net (fo=2, routed)           0.824    16.025    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_3
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.319    16.344 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.403    16.747    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.124    16.871 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50/O
                         net (fo=2, routed)           0.907    17.778    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    17.902 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.441    18.343    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124    18.467 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.548    19.016    t1/mt1/d1/regfile_reg_r1_0_31_6_11/DIC0
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.082    18.974    
    SLICE_X8Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    18.799    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -19.016    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.850ns  (logic 9.321ns (46.958%)  route 10.529ns (53.042%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.900    14.495    t1/me1/mem_reg_768_1023_29_29/A1
    SLICE_X6Y86          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.619 r  t1/me1/mem_reg_768_1023_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.619    t1/me1/mem_reg_768_1023_29_29/OD
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    14.860 r  t1/me1/mem_reg_768_1023_29_29/F7.B/O
                         net (fo=1, routed)           0.000    14.860    t1/me1/mem_reg_768_1023_29_29/O0
    SLICE_X6Y86          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  t1/me1/mem_reg_768_1023_29_29/F8/O
                         net (fo=2, routed)           0.803    15.761    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_2
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.080 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45/O
                         net (fo=1, routed)           0.549    16.629    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124    16.753 f  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23/O
                         net (fo=2, routed)           0.987    17.740    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.864 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.484    18.348    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124    18.472 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.475    18.947    t1/mt1/d1/regfile_reg_r1_0_31_12_17/DIA1
    SLICE_X14Y70         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y70         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.577    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X14Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.731    t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.731    
                         arrival time                         -18.947    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.205ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.829ns  (logic 9.357ns (47.188%)  route 10.472ns (52.812%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.785    12.282    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I3_O)        0.299    12.581 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_10_comp/O
                         net (fo=512, routed)         1.799    14.380    t1/me1/mem_reg_768_1023_27_27/A0
    SLICE_X10Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.197    14.577 r  t1/me1/mem_reg_768_1023_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.577    t1/me1/mem_reg_768_1023_27_27/OA
    SLICE_X10Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    14.791 r  t1/me1/mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.791    t1/me1/mem_reg_768_1023_27_27/O1
    SLICE_X10Y88         MUXF8 (Prop_muxf8_I1_O)      0.088    14.879 r  t1/me1/mem_reg_768_1023_27_27/F8/O
                         net (fo=2, routed)           0.907    15.786    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.105 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_71/O
                         net (fo=1, routed)           0.601    16.706    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.830 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48/O
                         net (fo=2, routed)           0.551    17.381    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124    17.505 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_24/O
                         net (fo=1, routed)           0.725    18.230    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.124    18.354 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.572    18.926    t1/mt1/d1/regfile_reg_r2_0_31_6_11/DIC1
    SLICE_X8Y69          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y69          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.559    19.052    
                         clock uncertainty           -0.082    18.971    
    SLICE_X8Y69          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.722    t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.722    
                         arrival time                         -18.926    
  -------------------------------------------------------------------
                         slack                                 -0.205    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.933ns  (logic 9.321ns (46.762%)  route 10.612ns (53.238%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.798    14.392    t1/me1/mem_reg_256_511_8_8/A1
    SLICE_X10Y87         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.516 r  t1/me1/mem_reg_256_511_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.516    t1/me1/mem_reg_256_511_8_8/OD
    SLICE_X10Y87         MUXF7 (Prop_muxf7_I0_O)      0.241    14.757 r  t1/me1/mem_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    14.757    t1/me1/mem_reg_256_511_8_8/O0
    SLICE_X10Y87         MUXF8 (Prop_muxf8_I0_O)      0.098    14.855 r  t1/me1/mem_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.020    15.876    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I1_O)        0.319    16.195 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.399    16.594    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.718 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40/O
                         net (fo=2, routed)           0.806    17.524    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124    17.648 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.607    18.254    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X10Y65         LUT5 (Prop_lut5_I2_O)        0.124    18.378 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.652    19.030    t1/mt1/d1/regfile_reg_r2_0_31_0_5/DIA0
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.514    18.494    t1/mt1/d1/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.577    19.071    
                         clock uncertainty           -0.082    18.990    
    SLICE_X14Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.829    t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         18.829    
                         arrival time                         -19.030    
  -------------------------------------------------------------------
                         slack                                 -0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/rx_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y58          FDRE                                         r  t1/u1/r1/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[1]/Q
                         net (fo=2, routed)           0.126    -0.294    t1/u1/r1/data[1]
    SLICE_X5Y58          FDCE                                         r  t1/u1/r1/rx_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.873    -0.800    t1/u1/r1/clk_out1
    SLICE_X5Y58          FDCE                                         r  t1/u1/r1/rx_data_o_reg[1]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X5Y58          FDCE (Hold_fdce_C_D)         0.070    -0.455    t1/u1/r1/rx_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/gpio_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.457%)  route 0.128ns (47.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y59          FDRE                                         r  t1/u1/r1/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.292    t1/u1/r1/data[0]
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.875    -0.798    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.070    -0.476    t1/u1/r1/gpio_t_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/gpio_t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.921%)  route 0.173ns (55.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.602    -0.562    t1/u1/r1/clk_out1
    SLICE_X4Y58          FDRE                                         r  t1/u1/r1/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  t1/u1/r1/data_reg[7]/Q
                         net (fo=2, routed)           0.173    -0.248    t1/u1/r1/data[7]
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/C
                         clock pessimism              0.275    -0.522    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.070    -0.452    t1/u1/r1/gpio_t_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/rx_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.792%)  route 0.181ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y59          FDRE                                         r  t1/u1/r1/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[0]/Q
                         net (fo=2, routed)           0.181    -0.239    t1/u1/r1/data[0]
    SLICE_X5Y60          FDCE                                         r  t1/u1/r1/rx_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.872    -0.801    t1/u1/r1/clk_out1
    SLICE_X5Y60          FDCE                                         r  t1/u1/r1/rx_data_o_reg[0]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.070    -0.456    t1/u1/r1/rx_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50mhz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y74      t1/cc1/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y76      t1/cc1/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y76      t1/cc1/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y77      t1/cc1/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y77      t1/cc1/counter_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y77      t1/cc1/counter_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y77      t1/cc1/counter_reg_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y78      t1/cc1/counter_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y92      t1/me1/mem_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y92      t1/me1/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y72     t1/me1/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y92      t1/me1/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y92      t1/me1/mem_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50mhz_1
  To Clock:  clkfbout_clk_50mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50mhz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50mhz_1
  To Clock:  clk_out1_clk_50mhz

Setup :           28  Failing Endpoints,  Worst Slack       -0.527ns,  Total Violation       -4.084ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        20.168ns  (logic 9.321ns (46.217%)  route 10.847ns (53.783%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.050    14.645    t1/me1/mem_reg_0_255_13_13/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.769 r  t1/me1/mem_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.769    t1/me1/mem_reg_0_255_13_13/OD
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.241    15.010 r  t1/me1/mem_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.010    t1/me1/mem_reg_0_255_13_13/O0
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I0_O)      0.098    15.108 r  t1/me1/mem_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.861    15.969    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.319    16.288 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.296    16.584    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.708 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55/O
                         net (fo=2, routed)           0.848    17.556    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124    17.680 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.567    18.247    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.894    19.265    t1/mt1/d1/regfile_reg_r2_0_31_0_5/DIC1
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.514    18.494    t1/mt1/d1/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.577    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X14Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.739    t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -19.265    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.356ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.981ns  (logic 9.321ns (46.649%)  route 10.660ns (53.351%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.050    14.645    t1/me1/mem_reg_0_255_13_13/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.769 r  t1/me1/mem_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.769    t1/me1/mem_reg_0_255_13_13/OD
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.241    15.010 r  t1/me1/mem_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.010    t1/me1/mem_reg_0_255_13_13/O0
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I0_O)      0.098    15.108 r  t1/me1/mem_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.861    15.969    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.319    16.288 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.296    16.584    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.708 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55/O
                         net (fo=2, routed)           0.848    17.556    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124    17.680 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.567    18.247    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.707    19.078    t1/mt1/d1/regfile_reg_r1_0_31_0_5/DIC1
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X10Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.723    t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -19.078    
  -------------------------------------------------------------------
                         slack                                 -0.356    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.932ns  (logic 9.635ns (48.337%)  route 10.297ns (51.663%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.365    13.960    t1/me1/mem_reg_0_255_15_15/A1
    SLICE_X10Y76         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.351    14.310 r  t1/me1/mem_reg_0_255_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.310    t1/me1/mem_reg_0_255_15_15/OA
    SLICE_X10Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    14.524 r  t1/me1/mem_reg_0_255_15_15/F7.A/O
                         net (fo=1, routed)           0.000    14.524    t1/me1/mem_reg_0_255_15_15/O1
    SLICE_X10Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    14.612 r  t1/me1/mem_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.606    15.218    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_1
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.319    15.537 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.644    16.181    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124    16.305 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42/O
                         net (fo=1, routed)           0.292    16.597    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    16.721 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20/O
                         net (fo=25, routed)          0.816    17.538    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    17.662 f  t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_8_comp_1/O
                         net (fo=1, routed)           0.669    18.331    t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_8_n_0_repN
    SLICE_X7Y72          LUT6 (Prop_lut6_I5_O)        0.124    18.455 r  t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_1_comp/O
                         net (fo=2, routed)           0.575    19.029    t1/mt1/d1/regfile_reg_r2_0_31_18_23/DIA1
    SLICE_X8Y70          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y70          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.559    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X8Y70          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.711    t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                         -19.029    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.898ns  (logic 9.511ns (47.798%)  route 10.387ns (52.202%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.365    13.960    t1/me1/mem_reg_0_255_15_15/A1
    SLICE_X10Y76         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.351    14.310 r  t1/me1/mem_reg_0_255_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.310    t1/me1/mem_reg_0_255_15_15/OA
    SLICE_X10Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    14.524 r  t1/me1/mem_reg_0_255_15_15/F7.A/O
                         net (fo=1, routed)           0.000    14.524    t1/me1/mem_reg_0_255_15_15/O1
    SLICE_X10Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    14.612 r  t1/me1/mem_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.606    15.218    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_1
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.319    15.537 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.644    16.181    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124    16.305 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42/O
                         net (fo=1, routed)           0.292    16.597    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    16.721 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20/O
                         net (fo=25, routed)          1.082    17.804    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    17.928 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           1.067    18.995    t1/mt1/d1/regfile_reg_r1_0_31_6_11/DIB1
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X8Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    18.744    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -18.995    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.912ns  (logic 9.321ns (46.810%)  route 10.591ns (53.190%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.143    14.738    t1/me1/mem_reg_512_767_10_10/A1
    SLICE_X2Y88          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.862 r  t1/me1/mem_reg_512_767_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.862    t1/me1/mem_reg_512_767_10_10/OD
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.241    15.103 r  t1/me1/mem_reg_512_767_10_10/F7.B/O
                         net (fo=1, routed)           0.000    15.103    t1/me1/mem_reg_512_767_10_10/O0
    SLICE_X2Y88          MUXF8 (Prop_muxf8_I0_O)      0.098    15.201 r  t1/me1/mem_reg_512_767_10_10/F8/O
                         net (fo=2, routed)           0.824    16.025    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_3
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.319    16.344 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.403    16.747    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.124    16.871 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50/O
                         net (fo=2, routed)           0.685    17.555    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.124    17.679 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.703    18.382    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.506 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.504    19.010    t1/mt1/d1/regfile_reg_r1_0_31_0_5/DIB0
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X10Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    18.787    t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         18.787    
                         arrival time                         -19.010    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.853ns  (logic 9.321ns (46.951%)  route 10.532ns (53.049%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.900    14.495    t1/me1/mem_reg_768_1023_29_29/A1
    SLICE_X6Y86          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.619 r  t1/me1/mem_reg_768_1023_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.619    t1/me1/mem_reg_768_1023_29_29/OD
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    14.860 r  t1/me1/mem_reg_768_1023_29_29/F7.B/O
                         net (fo=1, routed)           0.000    14.860    t1/me1/mem_reg_768_1023_29_29/O0
    SLICE_X6Y86          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  t1/me1/mem_reg_768_1023_29_29/F8/O
                         net (fo=2, routed)           0.803    15.761    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_2
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.080 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45/O
                         net (fo=1, routed)           0.549    16.629    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124    16.753 f  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23/O
                         net (fo=2, routed)           0.987    17.740    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.864 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.484    18.348    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124    18.472 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.478    18.950    t1/mt1/d1/regfile_reg_r2_0_31_12_17/DIA1
    SLICE_X14Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_12_17/WCLK
    SLICE_X14Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.577    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X14Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.729    t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -18.950    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.918ns  (logic 9.321ns (46.796%)  route 10.597ns (53.204%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.143    14.738    t1/me1/mem_reg_512_767_10_10/A1
    SLICE_X2Y88          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.862 r  t1/me1/mem_reg_512_767_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.862    t1/me1/mem_reg_512_767_10_10/OD
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.241    15.103 r  t1/me1/mem_reg_512_767_10_10/F7.B/O
                         net (fo=1, routed)           0.000    15.103    t1/me1/mem_reg_512_767_10_10/O0
    SLICE_X2Y88          MUXF8 (Prop_muxf8_I0_O)      0.098    15.201 r  t1/me1/mem_reg_512_767_10_10/F8/O
                         net (fo=2, routed)           0.824    16.025    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_3
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.319    16.344 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.403    16.747    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.124    16.871 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50/O
                         net (fo=2, routed)           0.907    17.778    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    17.902 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.441    18.343    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124    18.467 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.548    19.016    t1/mt1/d1/regfile_reg_r1_0_31_6_11/DIC0
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X8Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    18.797    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -19.016    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.850ns  (logic 9.321ns (46.958%)  route 10.529ns (53.042%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.900    14.495    t1/me1/mem_reg_768_1023_29_29/A1
    SLICE_X6Y86          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.619 r  t1/me1/mem_reg_768_1023_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.619    t1/me1/mem_reg_768_1023_29_29/OD
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    14.860 r  t1/me1/mem_reg_768_1023_29_29/F7.B/O
                         net (fo=1, routed)           0.000    14.860    t1/me1/mem_reg_768_1023_29_29/O0
    SLICE_X6Y86          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  t1/me1/mem_reg_768_1023_29_29/F8/O
                         net (fo=2, routed)           0.803    15.761    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_2
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.080 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45/O
                         net (fo=1, routed)           0.549    16.629    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124    16.753 f  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23/O
                         net (fo=2, routed)           0.987    17.740    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.864 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.484    18.348    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124    18.472 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.475    18.947    t1/mt1/d1/regfile_reg_r1_0_31_12_17/DIA1
    SLICE_X14Y70         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y70         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.577    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X14Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.729    t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -18.947    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.829ns  (logic 9.357ns (47.188%)  route 10.472ns (52.812%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.785    12.282    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I3_O)        0.299    12.581 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_10_comp/O
                         net (fo=512, routed)         1.799    14.380    t1/me1/mem_reg_768_1023_27_27/A0
    SLICE_X10Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.197    14.577 r  t1/me1/mem_reg_768_1023_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.577    t1/me1/mem_reg_768_1023_27_27/OA
    SLICE_X10Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    14.791 r  t1/me1/mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.791    t1/me1/mem_reg_768_1023_27_27/O1
    SLICE_X10Y88         MUXF8 (Prop_muxf8_I1_O)      0.088    14.879 r  t1/me1/mem_reg_768_1023_27_27/F8/O
                         net (fo=2, routed)           0.907    15.786    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.105 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_71/O
                         net (fo=1, routed)           0.601    16.706    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.830 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48/O
                         net (fo=2, routed)           0.551    17.381    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124    17.505 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_24/O
                         net (fo=1, routed)           0.725    18.230    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.124    18.354 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.572    18.926    t1/mt1/d1/regfile_reg_r2_0_31_6_11/DIC1
    SLICE_X8Y69          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y69          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.559    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X8Y69          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.720    t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -18.926    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz rise@20.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        19.933ns  (logic 9.321ns (46.762%)  route 10.612ns (53.238%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.798    14.392    t1/me1/mem_reg_256_511_8_8/A1
    SLICE_X10Y87         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.516 r  t1/me1/mem_reg_256_511_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.516    t1/me1/mem_reg_256_511_8_8/OD
    SLICE_X10Y87         MUXF7 (Prop_muxf7_I0_O)      0.241    14.757 r  t1/me1/mem_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    14.757    t1/me1/mem_reg_256_511_8_8/O0
    SLICE_X10Y87         MUXF8 (Prop_muxf8_I0_O)      0.098    14.855 r  t1/me1/mem_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.020    15.876    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I1_O)        0.319    16.195 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.399    16.594    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.718 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40/O
                         net (fo=2, routed)           0.806    17.524    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124    17.648 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.607    18.254    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X10Y65         LUT5 (Prop_lut5_I2_O)        0.124    18.378 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.652    19.030    t1/mt1/d1/regfile_reg_r2_0_31_0_5/DIA0
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.514    18.494    t1/mt1/d1/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.577    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X14Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.827    t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                         -19.030    
  -------------------------------------------------------------------
                         slack                                 -0.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/rx_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y58          FDRE                                         r  t1/u1/r1/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[1]/Q
                         net (fo=2, routed)           0.126    -0.294    t1/u1/r1/data[1]
    SLICE_X5Y58          FDCE                                         r  t1/u1/r1/rx_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.873    -0.800    t1/u1/r1/clk_out1
    SLICE_X5Y58          FDCE                                         r  t1/u1/r1/rx_data_o_reg[1]/C
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.084    -0.442    
    SLICE_X5Y58          FDCE (Hold_fdce_C_D)         0.070    -0.372    t1/u1/r1/rx_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/gpio_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.457%)  route 0.128ns (47.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y59          FDRE                                         r  t1/u1/r1/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.292    t1/u1/r1/data[0]
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.875    -0.798    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.084    -0.463    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.070    -0.393    t1/u1/r1/gpio_t_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/gpio_t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.921%)  route 0.173ns (55.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.602    -0.562    t1/u1/r1/clk_out1
    SLICE_X4Y58          FDRE                                         r  t1/u1/r1/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  t1/u1/r1/data_reg[7]/Q
                         net (fo=2, routed)           0.173    -0.248    t1/u1/r1/data[7]
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/C
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.084    -0.439    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.070    -0.369    t1/u1/r1/gpio_t_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/rx_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.792%)  route 0.181ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y59          FDRE                                         r  t1/u1/r1/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[0]/Q
                         net (fo=2, routed)           0.181    -0.239    t1/u1/r1/data[0]
    SLICE_X5Y60          FDCE                                         r  t1/u1/r1/rx_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.872    -0.801    t1/u1/r1/clk_out1
    SLICE_X5Y60          FDCE                                         r  t1/u1/r1/rx_data_o_reg[0]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.084    -0.443    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.070    -0.373    t1/u1/r1/rx_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz rise@0.000ns - clk_out1_clk_50mhz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50mhz
  To Clock:  clk_out1_clk_50mhz_1

Setup :           28  Failing Endpoints,  Worst Slack       -0.527ns,  Total Violation       -4.084ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        20.168ns  (logic 9.321ns (46.217%)  route 10.847ns (53.783%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.050    14.645    t1/me1/mem_reg_0_255_13_13/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.769 r  t1/me1/mem_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.769    t1/me1/mem_reg_0_255_13_13/OD
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.241    15.010 r  t1/me1/mem_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.010    t1/me1/mem_reg_0_255_13_13/O0
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I0_O)      0.098    15.108 r  t1/me1/mem_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.861    15.969    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.319    16.288 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.296    16.584    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.708 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55/O
                         net (fo=2, routed)           0.848    17.556    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124    17.680 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.567    18.247    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.894    19.265    t1/mt1/d1/regfile_reg_r2_0_31_0_5/DIC1
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.514    18.494    t1/mt1/d1/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.577    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X14Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.739    t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -19.265    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.356ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.981ns  (logic 9.321ns (46.649%)  route 10.660ns (53.351%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.050    14.645    t1/me1/mem_reg_0_255_13_13/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.769 r  t1/me1/mem_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.769    t1/me1/mem_reg_0_255_13_13/OD
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I0_O)      0.241    15.010 r  t1/me1/mem_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.010    t1/me1/mem_reg_0_255_13_13/O0
    SLICE_X6Y90          MUXF8 (Prop_muxf8_I0_O)      0.098    15.108 r  t1/me1/mem_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.861    15.969    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.319    16.288 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.296    16.584    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.708 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55/O
                         net (fo=2, routed)           0.848    17.556    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124    17.680 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.567    18.247    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.124    18.371 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.707    19.078    t1/mt1/d1/regfile_reg_r1_0_31_0_5/DIC1
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X10Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.723    t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -19.078    
  -------------------------------------------------------------------
                         slack                                 -0.356    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.932ns  (logic 9.635ns (48.337%)  route 10.297ns (51.663%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.365    13.960    t1/me1/mem_reg_0_255_15_15/A1
    SLICE_X10Y76         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.351    14.310 r  t1/me1/mem_reg_0_255_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.310    t1/me1/mem_reg_0_255_15_15/OA
    SLICE_X10Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    14.524 r  t1/me1/mem_reg_0_255_15_15/F7.A/O
                         net (fo=1, routed)           0.000    14.524    t1/me1/mem_reg_0_255_15_15/O1
    SLICE_X10Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    14.612 r  t1/me1/mem_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.606    15.218    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_1
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.319    15.537 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.644    16.181    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124    16.305 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42/O
                         net (fo=1, routed)           0.292    16.597    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    16.721 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20/O
                         net (fo=25, routed)          0.816    17.538    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    17.662 f  t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_8_comp_1/O
                         net (fo=1, routed)           0.669    18.331    t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_8_n_0_repN
    SLICE_X7Y72          LUT6 (Prop_lut6_I5_O)        0.124    18.455 r  t1/mt1/fd1/regfile_reg_r1_0_31_18_23_i_1_comp/O
                         net (fo=2, routed)           0.575    19.029    t1/mt1/d1/regfile_reg_r2_0_31_18_23/DIA1
    SLICE_X8Y70          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y70          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.559    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X8Y70          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.711    t1/mt1/d1/regfile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                         -19.029    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.898ns  (logic 9.511ns (47.798%)  route 10.387ns (52.202%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.365    13.960    t1/me1/mem_reg_0_255_15_15/A1
    SLICE_X10Y76         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.351    14.310 r  t1/me1/mem_reg_0_255_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.310    t1/me1/mem_reg_0_255_15_15/OA
    SLICE_X10Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    14.524 r  t1/me1/mem_reg_0_255_15_15/F7.A/O
                         net (fo=1, routed)           0.000    14.524    t1/me1/mem_reg_0_255_15_15/O1
    SLICE_X10Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    14.612 r  t1/me1/mem_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.606    15.218    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_1
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.319    15.537 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.644    16.181    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124    16.305 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42/O
                         net (fo=1, routed)           0.292    16.597    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_42_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    16.721 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20/O
                         net (fo=25, routed)          1.082    17.804    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    17.928 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           1.067    18.995    t1/mt1/d1/regfile_reg_r1_0_31_6_11/DIB1
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X8Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    18.744    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -18.995    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.912ns  (logic 9.321ns (46.810%)  route 10.591ns (53.190%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.143    14.738    t1/me1/mem_reg_512_767_10_10/A1
    SLICE_X2Y88          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.862 r  t1/me1/mem_reg_512_767_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.862    t1/me1/mem_reg_512_767_10_10/OD
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.241    15.103 r  t1/me1/mem_reg_512_767_10_10/F7.B/O
                         net (fo=1, routed)           0.000    15.103    t1/me1/mem_reg_512_767_10_10/O0
    SLICE_X2Y88          MUXF8 (Prop_muxf8_I0_O)      0.098    15.201 r  t1/me1/mem_reg_512_767_10_10/F8/O
                         net (fo=2, routed)           0.824    16.025    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_3
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.319    16.344 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.403    16.747    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.124    16.871 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50/O
                         net (fo=2, routed)           0.685    17.555    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.124    17.679 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.703    18.382    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I2_O)        0.124    18.506 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.504    19.010    t1/mt1/d1/regfile_reg_r1_0_31_0_5/DIB0
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X10Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    18.787    t1/mt1/d1/regfile_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         18.787    
                         arrival time                         -19.010    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.853ns  (logic 9.321ns (46.951%)  route 10.532ns (53.049%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.900    14.495    t1/me1/mem_reg_768_1023_29_29/A1
    SLICE_X6Y86          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.619 r  t1/me1/mem_reg_768_1023_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.619    t1/me1/mem_reg_768_1023_29_29/OD
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    14.860 r  t1/me1/mem_reg_768_1023_29_29/F7.B/O
                         net (fo=1, routed)           0.000    14.860    t1/me1/mem_reg_768_1023_29_29/O0
    SLICE_X6Y86          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  t1/me1/mem_reg_768_1023_29_29/F8/O
                         net (fo=2, routed)           0.803    15.761    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_2
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.080 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45/O
                         net (fo=1, routed)           0.549    16.629    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124    16.753 f  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23/O
                         net (fo=2, routed)           0.987    17.740    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.864 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.484    18.348    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124    18.472 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.478    18.950    t1/mt1/d1/regfile_reg_r2_0_31_12_17/DIA1
    SLICE_X14Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_12_17/WCLK
    SLICE_X14Y69         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.577    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X14Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.729    t1/mt1/d1/regfile_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -18.950    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.918ns  (logic 9.321ns (46.796%)  route 10.597ns (53.204%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         2.143    14.738    t1/me1/mem_reg_512_767_10_10/A1
    SLICE_X2Y88          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.862 r  t1/me1/mem_reg_512_767_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.862    t1/me1/mem_reg_512_767_10_10/OD
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.241    15.103 r  t1/me1/mem_reg_512_767_10_10/F7.B/O
                         net (fo=1, routed)           0.000    15.103    t1/me1/mem_reg_512_767_10_10/O0
    SLICE_X2Y88          MUXF8 (Prop_muxf8_I0_O)      0.098    15.201 r  t1/me1/mem_reg_512_767_10_10/F8/O
                         net (fo=2, routed)           0.824    16.025    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_3
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.319    16.344 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.403    16.747    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.124    16.871 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50/O
                         net (fo=2, routed)           0.907    17.778    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    17.902 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.441    18.343    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124    18.467 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.548    19.016    t1/mt1/d1/regfile_reg_r1_0_31_6_11/DIC0
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.516    18.496    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.559    19.055    
                         clock uncertainty           -0.084    18.972    
    SLICE_X8Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    18.797    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -19.016    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.850ns  (logic 9.321ns (46.958%)  route 10.529ns (53.042%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.900    14.495    t1/me1/mem_reg_768_1023_29_29/A1
    SLICE_X6Y86          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.619 r  t1/me1/mem_reg_768_1023_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.619    t1/me1/mem_reg_768_1023_29_29/OD
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    14.860 r  t1/me1/mem_reg_768_1023_29_29/F7.B/O
                         net (fo=1, routed)           0.000    14.860    t1/me1/mem_reg_768_1023_29_29/O0
    SLICE_X6Y86          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  t1/me1/mem_reg_768_1023_29_29/F8/O
                         net (fo=2, routed)           0.803    15.761    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_2
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.080 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45/O
                         net (fo=1, routed)           0.549    16.629    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_45_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124    16.753 f  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23/O
                         net (fo=2, routed)           0.987    17.740    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.864 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.484    18.348    t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124    18.472 r  t1/mt1/fd1/regfile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.475    18.947    t1/mt1/d1/regfile_reg_r1_0_31_12_17/DIA1
    SLICE_X14Y70         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y70         RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.577    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X14Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.729    t1/mt1/d1/regfile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -18.947    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.829ns  (logic 9.357ns (47.188%)  route 10.472ns (52.812%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.785    12.282    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I3_O)        0.299    12.581 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_10_comp/O
                         net (fo=512, routed)         1.799    14.380    t1/me1/mem_reg_768_1023_27_27/A0
    SLICE_X10Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.197    14.577 r  t1/me1/mem_reg_768_1023_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.577    t1/me1/mem_reg_768_1023_27_27/OA
    SLICE_X10Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    14.791 r  t1/me1/mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.791    t1/me1/mem_reg_768_1023_27_27/O1
    SLICE_X10Y88         MUXF8 (Prop_muxf8_I1_O)      0.088    14.879 r  t1/me1/mem_reg_768_1023_27_27/F8/O
                         net (fo=2, routed)           0.907    15.786    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48_2
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.319    16.105 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_71/O
                         net (fo=1, routed)           0.601    16.706    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.830 f  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48/O
                         net (fo=2, routed)           0.551    17.381    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_48_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124    17.505 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_24/O
                         net (fo=1, routed)           0.725    18.230    t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.124    18.354 r  t1/mt1/fd1/regfile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.572    18.926    t1/mt1/d1/regfile_reg_r2_0_31_6_11/DIC1
    SLICE_X8Y69          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.513    18.493    t1/mt1/d1/regfile_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y69          RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.559    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X8Y69          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.720    t1/mt1/d1/regfile_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -18.926    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50mhz_1 rise@20.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        19.933ns  (logic 9.321ns (46.762%)  route 10.612ns (53.238%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.637    -0.903    t1/mt1/fd1/clk_out1
    SLICE_X14Y67         FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  t1/mt1/fd1/inst_d_o_reg[21]/Q
                         net (fo=50, routed)          1.286     0.901    t1/mt1/fd1/inst_d_o_reg[24]_1[11]
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.025 f  t1/mt1/fd1/alu_out_o0_i_44/O
                         net (fo=67, routed)          1.151     2.176    t1/mt1/fd1/inst_d_o_reg[23]_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  t1/mt1/fd1/alu_out_o0_i_21/O
                         net (fo=10, routed)          0.713     3.013    t1/mt1/a1/alu_out_o0_5
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     6.864 r  t1/mt1/a1/alu_out_o0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.866    t1/mt1/a1/alu_out_o0__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.384 r  t1/mt1/a1/alu_out_o0__1/P[0]
                         net (fo=2, routed)           0.948     9.332    t1/mt1/a1/alu_out_o0__1_n_105
    SLICE_X11Y70         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68/O
                         net (fo=1, routed)           0.000     9.456    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_68_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.006 r  t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.006    t1/mt1/a1/regfile_reg_r1_0_31_12_17_i_58_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.120    t1/mt1/a1/regfile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.234    t1/mt1/a1/regfile_reg_r1_0_31_24_29_i_32_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.547 r  t1/mt1/a1/pc_o_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.432    10.979    t1/mt1/fd1/pc_o_reg[31]_i_3_0[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I1_O)        0.306    11.285 r  t1/mt1/fd1/pc_o[31]_i_5/O
                         net (fo=1, routed)           0.000    11.285    t1/mt1/fd1/pc_o[31]_i_5_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212    11.497 r  t1/mt1/fd1/pc_o_reg[31]_i_3/O
                         net (fo=82, routed)          0.799    12.296    t1/mt1/fd1/pc_o_reg[31]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I3_O)        0.299    12.595 r  t1/mt1/fd1/mem_reg_0_255_0_0_i_9_comp/O
                         net (fo=512, routed)         1.798    14.392    t1/me1/mem_reg_256_511_8_8/A1
    SLICE_X10Y87         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.516 r  t1/me1/mem_reg_256_511_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.516    t1/me1/mem_reg_256_511_8_8/OD
    SLICE_X10Y87         MUXF7 (Prop_muxf7_I0_O)      0.241    14.757 r  t1/me1/mem_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    14.757    t1/me1/mem_reg_256_511_8_8/O0
    SLICE_X10Y87         MUXF8 (Prop_muxf8_I0_O)      0.098    14.855 r  t1/me1/mem_reg_256_511_8_8/F8/O
                         net (fo=2, routed)           1.020    15.876    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I1_O)        0.319    16.195 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.399    16.594    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.718 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40/O
                         net (fo=2, routed)           0.806    17.524    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124    17.648 f  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.607    18.254    t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X10Y65         LUT5 (Prop_lut5_I2_O)        0.124    18.378 r  t1/mt1/fd1/regfile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.652    19.030    t1/mt1/d1/regfile_reg_r2_0_31_0_5/DIA0
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000    20.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.514    18.494    t1/mt1/d1/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y68         RAMD32                                       r  t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.577    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X14Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.827    t1/mt1/d1/regfile_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                         -19.030    
  -------------------------------------------------------------------
                         slack                                 -0.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/rx_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y58          FDRE                                         r  t1/u1/r1/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[1]/Q
                         net (fo=2, routed)           0.126    -0.294    t1/u1/r1/data[1]
    SLICE_X5Y58          FDCE                                         r  t1/u1/r1/rx_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.873    -0.800    t1/u1/r1/clk_out1
    SLICE_X5Y58          FDCE                                         r  t1/u1/r1/rx_data_o_reg[1]/C
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.084    -0.442    
    SLICE_X5Y58          FDCE (Hold_fdce_C_D)         0.070    -0.372    t1/u1/r1/rx_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/gpio_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.457%)  route 0.128ns (47.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y59          FDRE                                         r  t1/u1/r1/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.292    t1/u1/r1/data[0]
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.875    -0.798    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.084    -0.463    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.070    -0.393    t1/u1/r1/gpio_t_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/gpio_t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.921%)  route 0.173ns (55.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.602    -0.562    t1/u1/r1/clk_out1
    SLICE_X4Y58          FDRE                                         r  t1/u1/r1/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  t1/u1/r1/data_reg[7]/Q
                         net (fo=2, routed)           0.173    -0.248    t1/u1/r1/data[7]
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/C
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.084    -0.439    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.070    -0.369    t1/u1/r1/gpio_t_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 t1/u1/r1/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/u1/r1/rx_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.792%)  route 0.181ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X1Y59          FDRE                                         r  t1/u1/r1/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/data_reg[0]/Q
                         net (fo=2, routed)           0.181    -0.239    t1/u1/r1/data[0]
    SLICE_X5Y60          FDCE                                         r  t1/u1/r1/rx_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.872    -0.801    t1/u1/r1/clk_out1
    SLICE_X5Y60          FDCE                                         r  t1/u1/r1/rx_data_o_reg[0]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.084    -0.443    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.070    -0.373    t1/u1/r1/rx_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 t1/mt1/fd1/inst_d_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50mhz_1 rise@0.000ns - clk_out1_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.661%)  route 0.309ns (65.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.571    -0.593    t1/mt1/fd1/clk_out1
    SLICE_X8Y64          FDCE                                         r  t1/mt1/fd1/inst_d_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  t1/mt1/fd1/inst_d_o_reg[10]/Q
                         net (fo=94, routed)          0.309    -0.120    t1/mt1/d1/regfile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.838    -0.835    t1/mt1/d1/regfile_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y67          RAMD32                                       r  t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.258    t1/mt1/d1/regfile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.137    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50mhz
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t1/u1/t1/tx_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.156ns  (logic 4.011ns (39.498%)  route 6.144ns (60.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.724    -0.816    t1/u1/t1/clk_out1
    SLICE_X5Y53          FDPE                                         r  t1/u1/t1/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDPE (Prop_fdpe_C_Q)         0.456    -0.360 r  t1/u1/t1/tx_o_reg/Q
                         net (fo=1, routed)           6.144     5.785    uart_tx_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     9.340 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.340    uart_tx_o
    D4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.071ns (55.536%)  route 3.259ns (44.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.708    -0.832    t1/g1/clk_out1
    SLICE_X2Y72          FDCE                                         r  t1/g1/gpio_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  t1/g1/gpio_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.259     2.945    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.498 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.498    gpio_o[2]
    J13                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.901ns  (logic 4.053ns (58.738%)  route 2.847ns (41.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.708    -0.832    t1/g1/clk_out1
    SLICE_X2Y72          FDCE                                         r  t1/g1/gpio_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  t1/g1/gpio_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.847     2.534    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.069 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.069    gpio_o[1]
    K15                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.879ns  (logic 4.038ns (58.706%)  route 2.841ns (41.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.708    -0.832    t1/g1/clk_out1
    SLICE_X2Y72          FDCE                                         r  t1/g1/gpio_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  t1/g1/gpio_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.841     2.527    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.047 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.047    gpio_o[0]
    H17                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 4.069ns (64.118%)  route 2.277ns (35.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.708    -0.832    t1/g1/clk_out1
    SLICE_X2Y72          FDCE                                         r  t1/g1/gpio_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  t1/g1/gpio_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.277     1.963    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         3.551     5.514 r  gpio_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.514    gpio_o[3]
    N14                                                               r  gpio_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 4.202ns (66.221%)  route 2.143ns (33.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.708    -0.832    t1/g1/clk_out1
    SLICE_X2Y72          FDCE                                         r  t1/g1/gpio_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.478    -0.354 r  t1/g1/gpio_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.143     1.790    lopt_4
    R18                  OBUF (Prop_obuf_I_O)         3.724     5.513 r  gpio_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.513    gpio_o[4]
    R18                                                               r  gpio_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 4.010ns (66.153%)  route 2.052ns (33.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.723    -0.817    t1/u1/r1/clk_out1
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  t1/u1/r1/gpio_t_reg[1]/Q
                         net (fo=1, routed)           2.052     1.691    gpio_test_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.554     5.245 r  gpio_test_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.245    gpio_test[1]
    T15                                                               r  gpio_test[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 4.008ns (66.560%)  route 2.013ns (33.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.723    -0.817    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  t1/u1/r1/gpio_t_reg[4]/Q
                         net (fo=1, routed)           2.013     1.653    gpio_test_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.552     5.205 r  gpio_test_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.205    gpio_test[4]
    V15                                                               r  gpio_test[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 4.070ns (68.671%)  route 1.857ns (31.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.713    -0.827    t1/g1/clk_out1
    SLICE_X2Y69          FDCE                                         r  t1/g1/gpio_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518    -0.309 r  t1/g1/gpio_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.857     1.548    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         3.552     5.100 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.100    gpio_o[5]
    V17                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 3.987ns (67.513%)  route 1.919ns (32.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.723    -0.817    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  t1/u1/r1/gpio_t_reg[3]/Q
                         net (fo=1, routed)           1.919     1.558    gpio_test_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         3.531     5.089 r  gpio_test_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.089    gpio_test[3]
    T16                                                               r  gpio_test[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.396ns (81.375%)  route 0.319ns (18.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/gpio_t_reg[5]/Q
                         net (fo=1, routed)           0.319    -0.101    gpio_test_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.154 r  gpio_test_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.154    gpio_test[5]
    V14                                                               r  gpio_test[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.394ns (80.394%)  route 0.340ns (19.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/gpio_t_reg[2]/Q
                         net (fo=1, routed)           0.340    -0.080    gpio_test_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.173 r  gpio_test_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.173    gpio_test[2]
    U14                                                               r  gpio_test[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.410ns (80.801%)  route 0.335ns (19.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/gpio_t_reg[7]/Q
                         net (fo=1, routed)           0.335    -0.085    gpio_test_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.184 r  gpio_test_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.184    gpio_test[7]
    V11                                                               r  gpio_test[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.412ns (79.977%)  route 0.353ns (20.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/gpio_t_reg[6]/Q
                         net (fo=1, routed)           0.353    -0.067    gpio_test_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.204 r  gpio_test_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.204    gpio_test[6]
    V12                                                               r  gpio_test[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.420ns (79.261%)  route 0.372ns (20.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.597    -0.567    t1/g1/clk_out1
    SLICE_X2Y68          FDCE                                         r  t1/g1/gpio_o_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  t1/g1/gpio_o_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.372    -0.032    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.224 r  gpio_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.224    gpio_o[7]
    U16                                                               r  gpio_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.420ns (78.905%)  route 0.380ns (21.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.597    -0.567    t1/g1/clk_out1
    SLICE_X2Y68          FDCE                                         r  t1/g1/gpio_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  t1/g1/gpio_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.380    -0.024    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.232 r  gpio_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.232    gpio_o[6]
    U17                                                               r  gpio_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.389ns (77.382%)  route 0.406ns (22.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.602    -0.562    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  t1/u1/r1/gpio_t_reg[0]/Q
                         net (fo=1, routed)           0.406    -0.015    gpio_test_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.233 r  gpio_test_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.233    gpio_test[0]
    V16                                                               r  gpio_test[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.373ns (76.039%)  route 0.433ns (23.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.602    -0.562    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  t1/u1/r1/gpio_t_reg[3]/Q
                         net (fo=1, routed)           0.433     0.011    gpio_test_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.244 r  gpio_test_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.244    gpio_test[3]
    T16                                                               r  gpio_test[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.416ns (77.863%)  route 0.403ns (22.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.596    -0.568    t1/g1/clk_out1
    SLICE_X2Y69          FDCE                                         r  t1/g1/gpio_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  t1/g1/gpio_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.403    -0.002    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.251 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.251    gpio_o[5]
    V17                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.393ns (74.438%)  route 0.478ns (25.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.602    -0.562    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  t1/u1/r1/gpio_t_reg[4]/Q
                         net (fo=1, routed)           0.478     0.057    gpio_test_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.310 r  gpio_test_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.310    gpio_test[4]
    V15                                                               r  gpio_test[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50mhz_1
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t1/u1/t1/tx_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.156ns  (logic 4.011ns (39.498%)  route 6.144ns (60.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.724    -0.816    t1/u1/t1/clk_out1
    SLICE_X5Y53          FDPE                                         r  t1/u1/t1/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDPE (Prop_fdpe_C_Q)         0.456    -0.360 r  t1/u1/t1/tx_o_reg/Q
                         net (fo=1, routed)           6.144     5.785    uart_tx_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     9.340 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.340    uart_tx_o
    D4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.071ns (55.536%)  route 3.259ns (44.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.708    -0.832    t1/g1/clk_out1
    SLICE_X2Y72          FDCE                                         r  t1/g1/gpio_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  t1/g1/gpio_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.259     2.945    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.498 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.498    gpio_o[2]
    J13                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.901ns  (logic 4.053ns (58.738%)  route 2.847ns (41.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.708    -0.832    t1/g1/clk_out1
    SLICE_X2Y72          FDCE                                         r  t1/g1/gpio_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  t1/g1/gpio_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.847     2.534    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.069 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.069    gpio_o[1]
    K15                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.879ns  (logic 4.038ns (58.706%)  route 2.841ns (41.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.708    -0.832    t1/g1/clk_out1
    SLICE_X2Y72          FDCE                                         r  t1/g1/gpio_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  t1/g1/gpio_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.841     2.527    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.047 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.047    gpio_o[0]
    H17                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 4.069ns (64.118%)  route 2.277ns (35.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.708    -0.832    t1/g1/clk_out1
    SLICE_X2Y72          FDCE                                         r  t1/g1/gpio_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  t1/g1/gpio_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.277     1.963    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         3.551     5.514 r  gpio_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.514    gpio_o[3]
    N14                                                               r  gpio_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 4.202ns (66.221%)  route 2.143ns (33.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.708    -0.832    t1/g1/clk_out1
    SLICE_X2Y72          FDCE                                         r  t1/g1/gpio_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.478    -0.354 r  t1/g1/gpio_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.143     1.790    lopt_4
    R18                  OBUF (Prop_obuf_I_O)         3.724     5.513 r  gpio_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.513    gpio_o[4]
    R18                                                               r  gpio_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 4.010ns (66.153%)  route 2.052ns (33.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.723    -0.817    t1/u1/r1/clk_out1
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  t1/u1/r1/gpio_t_reg[1]/Q
                         net (fo=1, routed)           2.052     1.691    gpio_test_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.554     5.245 r  gpio_test_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.245    gpio_test[1]
    T15                                                               r  gpio_test[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 4.008ns (66.560%)  route 2.013ns (33.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.723    -0.817    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  t1/u1/r1/gpio_t_reg[4]/Q
                         net (fo=1, routed)           2.013     1.653    gpio_test_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.552     5.205 r  gpio_test_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.205    gpio_test[4]
    V15                                                               r  gpio_test[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 4.070ns (68.671%)  route 1.857ns (31.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.713    -0.827    t1/g1/clk_out1
    SLICE_X2Y69          FDCE                                         r  t1/g1/gpio_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518    -0.309 r  t1/g1/gpio_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.857     1.548    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         3.552     5.100 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.100    gpio_o[5]
    V17                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 3.987ns (67.513%)  route 1.919ns (32.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.723    -0.817    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  t1/u1/r1/gpio_t_reg[3]/Q
                         net (fo=1, routed)           1.919     1.558    gpio_test_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         3.531     5.089 r  gpio_test_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.089    gpio_test[3]
    T16                                                               r  gpio_test[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.396ns (81.375%)  route 0.319ns (18.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/gpio_t_reg[5]/Q
                         net (fo=1, routed)           0.319    -0.101    gpio_test_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.154 r  gpio_test_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.154    gpio_test[5]
    V14                                                               r  gpio_test[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.394ns (80.394%)  route 0.340ns (19.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/gpio_t_reg[2]/Q
                         net (fo=1, routed)           0.340    -0.080    gpio_test_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.173 r  gpio_test_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.173    gpio_test[2]
    U14                                                               r  gpio_test[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.410ns (80.801%)  route 0.335ns (19.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/gpio_t_reg[7]/Q
                         net (fo=1, routed)           0.335    -0.085    gpio_test_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.184 r  gpio_test_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.184    gpio_test[7]
    V11                                                               r  gpio_test[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.412ns (79.977%)  route 0.353ns (20.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.603    -0.561    t1/u1/r1/clk_out1
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  t1/u1/r1/gpio_t_reg[6]/Q
                         net (fo=1, routed)           0.353    -0.067    gpio_test_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.204 r  gpio_test_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.204    gpio_test[6]
    V12                                                               r  gpio_test[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.420ns (79.261%)  route 0.372ns (20.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.597    -0.567    t1/g1/clk_out1
    SLICE_X2Y68          FDCE                                         r  t1/g1/gpio_o_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  t1/g1/gpio_o_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.372    -0.032    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.224 r  gpio_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.224    gpio_o[7]
    U16                                                               r  gpio_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.420ns (78.905%)  route 0.380ns (21.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.597    -0.567    t1/g1/clk_out1
    SLICE_X2Y68          FDCE                                         r  t1/g1/gpio_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  t1/g1/gpio_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.380    -0.024    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.232 r  gpio_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.232    gpio_o[6]
    U17                                                               r  gpio_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.389ns (77.382%)  route 0.406ns (22.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.602    -0.562    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  t1/u1/r1/gpio_t_reg[0]/Q
                         net (fo=1, routed)           0.406    -0.015    gpio_test_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.233 r  gpio_test_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.233    gpio_test[0]
    V16                                                               r  gpio_test[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.373ns (76.039%)  route 0.433ns (23.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.602    -0.562    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  t1/u1/r1/gpio_t_reg[3]/Q
                         net (fo=1, routed)           0.433     0.011    gpio_test_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.244 r  gpio_test_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.244    gpio_test[3]
    T16                                                               r  gpio_test[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/g1/gpio_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.416ns (77.863%)  route 0.403ns (22.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.596    -0.568    t1/g1/clk_out1
    SLICE_X2Y69          FDCE                                         r  t1/g1/gpio_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  t1/g1/gpio_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.403    -0.002    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.251 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.251    gpio_o[5]
    V17                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/u1/r1/gpio_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_test[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.393ns (74.438%)  route 0.478ns (25.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.602    -0.562    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  t1/u1/r1/gpio_t_reg[4]/Q
                         net (fo=1, routed)           0.478     0.057    gpio_test_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.310 r  gpio_test_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.310    gpio_test[4]
    V15                                                               r  gpio_test[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50mhz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50mhz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100_i (IN)
                         net (fo=0)                   0.000     5.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk1/inst/clk_in1_clk_50mhz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk1/inst/clkfbout_clk_50mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk1/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk1/inst/clkfbout_buf_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50mhz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clkfbout_clk_50mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk1/inst/clkfbout_buf_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50mhz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50mhz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50mhz_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100_i (IN)
                         net (fo=0)                   0.000     5.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk1/inst/clk_in1_clk_50mhz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk1/inst/clkfbout_clk_50mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk1/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk1/inst/clkfbout_buf_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50mhz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clkfbout_clk_50mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk1/inst/clkfbout_buf_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50mhz

Max Delay           278 Endpoints
Min Delay           278 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/f1/pc_o_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.661ns (15.043%)  route 9.381ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.820    11.042    t1/mt1/f1/AR[0]
    SLICE_X3Y90          FDCE                                         f  t1/mt1/f1/pc_o_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.603    -1.417    t1/mt1/f1/clk_out1
    SLICE_X3Y90          FDCE                                         r  t1/mt1/f1/pc_o_reg[18]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/f1/pc_o_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.661ns (15.043%)  route 9.381ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.820    11.042    t1/mt1/f1/AR[0]
    SLICE_X3Y90          FDCE                                         f  t1/mt1/f1/pc_o_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.603    -1.417    t1/mt1/f1/clk_out1
    SLICE_X3Y90          FDCE                                         r  t1/mt1/f1/pc_o_reg[28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/f1/pc_o_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.661ns (15.043%)  route 9.381ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.820    11.042    t1/mt1/f1/AR[0]
    SLICE_X3Y90          FDCE                                         f  t1/mt1/f1/pc_o_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.603    -1.417    t1/mt1/f1/clk_out1
    SLICE_X3Y90          FDCE                                         r  t1/mt1/f1/pc_o_reg[29]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_plus_d_o_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.661ns (15.043%)  route 9.381ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.820    11.042    t1/mt1/fd1/AR[0]
    SLICE_X2Y90          FDCE                                         f  t1/mt1/fd1/pc_plus_d_o_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.603    -1.417    t1/mt1/fd1/clk_out1
    SLICE_X2Y90          FDCE                                         r  t1/mt1/fd1/pc_plus_d_o_reg[29]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_plus_d_o_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.987ns  (logic 1.661ns (15.118%)  route 9.326ns (84.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.764    10.987    t1/mt1/fd1/AR[0]
    SLICE_X11Y89         FDCE                                         f  t1/mt1/fd1/pc_plus_d_o_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.525    -1.495    t1/mt1/fd1/clk_out1
    SLICE_X11Y89         FDCE                                         r  t1/mt1/fd1/pc_plus_d_o_reg[21]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_d_o_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.816ns  (logic 1.661ns (15.358%)  route 9.155ns (84.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.593    10.816    t1/mt1/fd1/AR[0]
    SLICE_X3Y91          FDCE                                         f  t1/mt1/fd1/pc_d_o_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.604    -1.416    t1/mt1/fd1/clk_out1
    SLICE_X3Y91          FDCE                                         r  t1/mt1/fd1/pc_d_o_reg[28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_plus_d_o_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.816ns  (logic 1.661ns (15.358%)  route 9.155ns (84.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.593    10.816    t1/mt1/fd1/AR[0]
    SLICE_X3Y91          FDCE                                         f  t1/mt1/fd1/pc_plus_d_o_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.604    -1.416    t1/mt1/fd1/clk_out1
    SLICE_X3Y91          FDCE                                         r  t1/mt1/fd1/pc_plus_d_o_reg[28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/f1/pc_o_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.702ns  (logic 1.661ns (15.520%)  route 9.041ns (84.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.480    10.702    t1/mt1/f1/AR[0]
    SLICE_X4Y90          FDCE                                         f  t1/mt1/f1/pc_o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.601    -1.419    t1/mt1/f1/clk_out1
    SLICE_X4Y90          FDCE                                         r  t1/mt1/f1/pc_o_reg[26]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_d_o_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.698ns  (logic 1.661ns (15.527%)  route 9.037ns (84.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.475    10.698    t1/mt1/fd1/AR[0]
    SLICE_X5Y90          FDCE                                         f  t1/mt1/fd1/pc_d_o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.601    -1.419    t1/mt1/fd1/clk_out1
    SLICE_X5Y90          FDCE                                         r  t1/mt1/fd1/pc_d_o_reg[26]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_d_o_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.698ns  (logic 1.661ns (15.527%)  route 9.037ns (84.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.475    10.698    t1/mt1/fd1/AR[0]
    SLICE_X5Y90          FDCE                                         f  t1/mt1/fd1/pc_d_o_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.601    -1.419    t1/mt1/fd1/clk_out1
    SLICE_X5Y90          FDCE                                         r  t1/mt1/fd1/pc_d_o_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.320ns (17.403%)  route 1.517ns (82.597%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.372     1.647    t1/u1/r1/rst_i_IBUF
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.045     1.692 r  t1/u1/r1/data[5]_i_1/O
                         net (fo=1, routed)           0.144     1.836    t1/u1/r1/p_0_in[5]
    SLICE_X1Y57          FDRE                                         r  t1/u1/r1/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X1Y57          FDRE                                         r  t1/u1/r1/data_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.242%)  route 1.534ns (82.758%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.123     1.854    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.242%)  route 1.534ns (82.758%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.123     1.854    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.242%)  route 1.534ns (82.758%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.123     1.854    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.320ns (17.132%)  route 1.546ns (82.868%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.134     1.865    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.320ns (17.132%)  route 1.546ns (82.868%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.134     1.865    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.868ns  (logic 0.320ns (17.109%)  route 1.548ns (82.891%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.436     1.710    t1/u1/r1/rst_i_IBUF
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  t1/u1/r1/data[7]_i_1/O
                         net (fo=1, routed)           0.113     1.868    t1/u1/r1/data[7]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  t1/u1/r1/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.873    -0.800    t1/u1/r1/clk_out1
    SLICE_X4Y58          FDRE                                         r  t1/u1/r1/data_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.320ns (16.857%)  route 1.576ns (83.143%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.467     1.741    t1/u1/r1/rst_i_IBUF
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  t1/u1/r1/data[6]_i_1/O
                         net (fo=1, routed)           0.110     1.896    t1/u1/r1/p_0_in[6]
    SLICE_X2Y57          FDRE                                         r  t1/u1/r1/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X2Y57          FDRE                                         r  t1/u1/r1/data_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.907ns  (logic 0.320ns (16.755%)  route 1.588ns (83.245%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.405     1.679    t1/u1/r1/rst_i_IBUF
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  t1/u1/r1/data[4]_i_1/O
                         net (fo=1, routed)           0.183     1.907    t1/u1/r1/p_0_in[4]
    SLICE_X2Y59          FDRE                                         r  t1/u1/r1/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X2Y59          FDRE                                         r  t1/u1/r1/data_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.920ns  (logic 0.320ns (16.642%)  route 1.601ns (83.358%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.189     1.920    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.875    -0.798    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50mhz_1

Max Delay           278 Endpoints
Min Delay           278 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/f1/pc_o_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.661ns (15.043%)  route 9.381ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.820    11.042    t1/mt1/f1/AR[0]
    SLICE_X3Y90          FDCE                                         f  t1/mt1/f1/pc_o_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.603    -1.417    t1/mt1/f1/clk_out1
    SLICE_X3Y90          FDCE                                         r  t1/mt1/f1/pc_o_reg[18]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/f1/pc_o_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.661ns (15.043%)  route 9.381ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.820    11.042    t1/mt1/f1/AR[0]
    SLICE_X3Y90          FDCE                                         f  t1/mt1/f1/pc_o_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.603    -1.417    t1/mt1/f1/clk_out1
    SLICE_X3Y90          FDCE                                         r  t1/mt1/f1/pc_o_reg[28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/f1/pc_o_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.661ns (15.043%)  route 9.381ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.820    11.042    t1/mt1/f1/AR[0]
    SLICE_X3Y90          FDCE                                         f  t1/mt1/f1/pc_o_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.603    -1.417    t1/mt1/f1/clk_out1
    SLICE_X3Y90          FDCE                                         r  t1/mt1/f1/pc_o_reg[29]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_plus_d_o_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.661ns (15.043%)  route 9.381ns (84.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.820    11.042    t1/mt1/fd1/AR[0]
    SLICE_X2Y90          FDCE                                         f  t1/mt1/fd1/pc_plus_d_o_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.603    -1.417    t1/mt1/fd1/clk_out1
    SLICE_X2Y90          FDCE                                         r  t1/mt1/fd1/pc_plus_d_o_reg[29]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_plus_d_o_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.987ns  (logic 1.661ns (15.118%)  route 9.326ns (84.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.764    10.987    t1/mt1/fd1/AR[0]
    SLICE_X11Y89         FDCE                                         f  t1/mt1/fd1/pc_plus_d_o_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.525    -1.495    t1/mt1/fd1/clk_out1
    SLICE_X11Y89         FDCE                                         r  t1/mt1/fd1/pc_plus_d_o_reg[21]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_d_o_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.816ns  (logic 1.661ns (15.358%)  route 9.155ns (84.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.593    10.816    t1/mt1/fd1/AR[0]
    SLICE_X3Y91          FDCE                                         f  t1/mt1/fd1/pc_d_o_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.604    -1.416    t1/mt1/fd1/clk_out1
    SLICE_X3Y91          FDCE                                         r  t1/mt1/fd1/pc_d_o_reg[28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_plus_d_o_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.816ns  (logic 1.661ns (15.358%)  route 9.155ns (84.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.593    10.816    t1/mt1/fd1/AR[0]
    SLICE_X3Y91          FDCE                                         f  t1/mt1/fd1/pc_plus_d_o_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.604    -1.416    t1/mt1/fd1/clk_out1
    SLICE_X3Y91          FDCE                                         r  t1/mt1/fd1/pc_plus_d_o_reg[28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/f1/pc_o_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.702ns  (logic 1.661ns (15.520%)  route 9.041ns (84.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.480    10.702    t1/mt1/f1/AR[0]
    SLICE_X4Y90          FDCE                                         f  t1/mt1/f1/pc_o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.601    -1.419    t1/mt1/f1/clk_out1
    SLICE_X4Y90          FDCE                                         r  t1/mt1/f1/pc_o_reg[26]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_d_o_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.698ns  (logic 1.661ns (15.527%)  route 9.037ns (84.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.475    10.698    t1/mt1/fd1/AR[0]
    SLICE_X5Y90          FDCE                                         f  t1/mt1/fd1/pc_d_o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.601    -1.419    t1/mt1/fd1/clk_out1
    SLICE_X5Y90          FDCE                                         r  t1/mt1/fd1/pc_d_o_reg[26]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/mt1/fd1/pc_d_o_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.698ns  (logic 1.661ns (15.527%)  route 9.037ns (84.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           3.561     5.068    t1/mt1/fd1/rst_i_IBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.154     5.222 f  t1/mt1/fd1/inst_d_o[31]_i_2/O
                         net (fo=236, routed)         5.475    10.698    t1/mt1/fd1/AR[0]
    SLICE_X5Y90          FDCE                                         f  t1/mt1/fd1/pc_d_o_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         1.601    -1.419    t1/mt1/fd1/clk_out1
    SLICE_X5Y90          FDCE                                         r  t1/mt1/fd1/pc_d_o_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.320ns (17.403%)  route 1.517ns (82.597%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.372     1.647    t1/u1/r1/rst_i_IBUF
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.045     1.692 r  t1/u1/r1/data[5]_i_1/O
                         net (fo=1, routed)           0.144     1.836    t1/u1/r1/p_0_in[5]
    SLICE_X1Y57          FDRE                                         r  t1/u1/r1/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X1Y57          FDRE                                         r  t1/u1/r1/data_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.242%)  route 1.534ns (82.758%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.123     1.854    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.242%)  route 1.534ns (82.758%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.123     1.854    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.242%)  route 1.534ns (82.758%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.123     1.854    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y57          FDRE                                         r  t1/u1/r1/gpio_t_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.320ns (17.132%)  route 1.546ns (82.868%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.134     1.865    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.320ns (17.132%)  route 1.546ns (82.868%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.134     1.865    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X0Y59          FDRE                                         r  t1/u1/r1/gpio_t_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.868ns  (logic 0.320ns (17.109%)  route 1.548ns (82.891%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.436     1.710    t1/u1/r1/rst_i_IBUF
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  t1/u1/r1/data[7]_i_1/O
                         net (fo=1, routed)           0.113     1.868    t1/u1/r1/data[7]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  t1/u1/r1/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.873    -0.800    t1/u1/r1/clk_out1
    SLICE_X4Y58          FDRE                                         r  t1/u1/r1/data_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.320ns (16.857%)  route 1.576ns (83.143%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.467     1.741    t1/u1/r1/rst_i_IBUF
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  t1/u1/r1/data[6]_i_1/O
                         net (fo=1, routed)           0.110     1.896    t1/u1/r1/p_0_in[6]
    SLICE_X2Y57          FDRE                                         r  t1/u1/r1/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X2Y57          FDRE                                         r  t1/u1/r1/data_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.907ns  (logic 0.320ns (16.755%)  route 1.588ns (83.245%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.405     1.679    t1/u1/r1/rst_i_IBUF
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  t1/u1/r1/data[4]_i_1/O
                         net (fo=1, routed)           0.183     1.907    t1/u1/r1/p_0_in[4]
    SLICE_X2Y59          FDRE                                         r  t1/u1/r1/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.876    -0.797    t1/u1/r1/clk_out1
    SLICE_X2Y59          FDRE                                         r  t1/u1/r1/data_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            t1/u1/r1/gpio_t_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50mhz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.920ns  (logic 0.320ns (16.642%)  route 1.601ns (83.358%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=7, routed)           1.411     1.686    t1/u1/r1/rst_i_IBUF
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  t1/u1/r1/gpio_t[7]_i_1/O
                         net (fo=8, routed)           0.189     1.920    t1/u1/r1/gpio_t[7]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100_i (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk1/inst/clk_in1_clk_50mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk1/inst/clk_out1_clk_50mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk1/inst/clkout1_buf/O
                         net (fo=852, routed)         0.875    -0.798    t1/u1/r1/clk_out1
    SLICE_X0Y60          FDRE                                         r  t1/u1/r1/gpio_t_reg[0]/C





