// Seed: 3368733188
module module_0 #(
    parameter id_4 = 32'd33,
    parameter id_5 = 32'd42,
    parameter id_6 = 32'd56
);
  reg id_1, id_2;
  parameter id_3 = 1;
  wire _id_4, _id_5;
  wire _id_6 = -1;
  logic id_7[1 'b0 : -1];
  wire id_8[id_5 : id_4  ==  ~  1 'b0];
  always_ff #1 begin : LABEL_0
    id_2 <= -1;
  end
  wire [~  -1 : -1] id_9;
  wire [-1 : id_6  -  1 'b0] id_10;
  logic id_11;
  wire id_12, id_13;
endmodule
module module_1 #(
    parameter id_3 = 32'd88,
    parameter id_4 = 32'd79,
    parameter id_5 = 32'd20
) (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  module_0 modCall_1 ();
  logic _id_3;
  wire _id_4;
  wire [-1 : -1] _id_5;
  assign id_5 = id_4;
  logic id_6[id_3 : id_3];
  assign id_4 = id_5;
  tri1 [-1  <  id_4 : id_5  >= "" +  -1 'b0 !=  -1] id_7, id_8, id_9;
  assign id_9 = 1'd0;
endmodule
