
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156236                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489612                       # Number of bytes of host memory used
host_op_rate                                   183468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28669.50                       # Real time elapsed on the host
host_tick_rate                               35466520                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4479204309                       # Number of instructions simulated
sim_ops                                    5259945499                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    71                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6958735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13891403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.985667                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       241564138                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    251666886                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1143374                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    364706792                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      7912796                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      8117849                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       205053                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       499482879                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        56061921                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          140                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         918645375                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        907029044                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1142503                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          489896520                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     183395943                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     10422868                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     56896692                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2479204308                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2902459774                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2430897871                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.193987                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.350319                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1702835729     70.05%     70.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    151126480      6.22%     76.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    184964897      7.61%     83.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     34872517      1.43%     85.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    110929550      4.56%     89.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     28241572      1.16%     91.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     17025936      0.70%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17505247      0.72%     92.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    183395943      7.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2430897871                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     55020902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2497788312                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             515945840                       # Number of loads committed
system.switch_cpus.commit.membars            11580766                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1803131580     62.12%     62.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    149727520      5.16%     67.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     19252775      0.66%     67.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     12738934      0.44%     68.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      5241224      0.18%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     17371161      0.60%     69.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     20902667      0.72%     69.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      2924098      0.10%     69.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     18130725      0.62%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1158040      0.04%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    515945840     17.78%     88.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    335935210     11.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2902459774                       # Class of committed instruction
system.switch_cpus.commit.refs              851881050                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         162102394                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2479204308                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2902459774                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.983536                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.983536                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1793897783                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           895                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    241053541                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2971013671                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        166480972                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         387080240                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1185025                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3340                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      89740633                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           499482879                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         296178925                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2140119586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        236105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2555695760                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2371792                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.204842                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    297079150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    305538855                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.048109                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438384662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.224315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.534765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1859999967     76.28%     76.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         91165634      3.74%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         33620360      1.38%     81.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         57347076      2.35%     83.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         39734390      1.63%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         46042912      1.89%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         96712936      3.97%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24618247      1.01%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        189143140      7.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438384662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1335392                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        494194209                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.207979                       # Inst execution rate
system.switch_cpus.iew.exec_refs            874416465                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          337951225                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       232660693                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     524973361                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     10459378                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        43995                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    339451701                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2959350654                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     536465240                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1808125                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2945519318                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         632650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     100851447                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1185025                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     102434484                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        57720                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    148907489                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        64351                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     11878050                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9027499                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3516484                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        64351                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       663460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       671932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2959947134                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2932593909                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581253                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1720478295                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.202678                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2932871648                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3555796586                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2101390946                       # number of integer regfile writes
system.switch_cpus.ipc                       1.016739                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.016739                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1817781062     61.68%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    149756112      5.08%     66.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     20418336      0.69%     67.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     12739306      0.43%     67.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5518097      0.19%     68.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     17935415      0.61%     68.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     20902672      0.71%     69.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3500657      0.12%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     22414779      0.76%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1158040      0.04%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           71      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    536531076     18.20%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    338671820     11.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2947327443                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            49792206                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016894                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6102375     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        2302168      4.62%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            37      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      1728844      3.47%     20.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      1346613      2.70%     23.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       570050      1.14%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18061877     36.27%     60.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      19680239     39.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2806970910                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8009177391                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2757131408                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2787345181                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2948891275                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2947327443                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     10459379                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     56890785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        10138                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        36510                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    112307739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438384662                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.208721                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.972008                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1512333013     62.02%     62.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    248904475     10.21%     72.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    184608449      7.57%     79.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    121287150      4.97%     84.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    123386135      5.06%     89.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    106820600      4.38%     94.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     77184368      3.17%     97.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     36292904      1.49%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     27567568      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438384662                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.208720                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      190148739                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    373664501                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    175462501                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    228958754                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     22984684                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     24677595                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    524973361                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    339451701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3238450361                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      120122050                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       371958899                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3215394856                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       61640177                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        204635397                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      210688756                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      15071868                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5239399405                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2963539516                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3293122961                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         435755990                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22656062                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1185025                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     332262806                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         77727969                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3555887638                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1092586536                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     16077408                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         492541973                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     10459397                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    258406926                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5206857471                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5926212018                       # The number of ROB writes
system.switch_cpus.timesIdled                      19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        213096133                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       135152820                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        27703                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        25554                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7459224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5000988                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14918449                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5026542                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6928801                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       825888                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6106779                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29934                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29934                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6928802                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10619519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10230619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20850138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20850138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    506860928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    489570816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    996431744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               996431744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6958736                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6958736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6958736                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13807935140                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13339363041                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        65166362765                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7395850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1830114                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           52                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13192682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            63374                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           63374                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            52                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7395799                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     22377517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22377673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1083314944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1083328256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7563624                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105713664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15022849                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.338138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.476658                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9968604     66.36%     66.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5028691     33.47%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  25554      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15022849                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7896128937                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15552373620                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            108420                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    453548544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         453551744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     53309184                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       53309184                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3543348                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3543373                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       416478                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            416478                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         3147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    446051563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            446054710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      52428004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            52428004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      52428004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         3147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    446051563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           498482714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    829448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6985156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000574269852                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        46823                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        46823                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           11034413                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            783515                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3543374                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    416478                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7086748                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  832956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                101542                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 3508                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           891390                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1068738                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           923192                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           644863                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           168196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           192906                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           194698                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           167964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           221482                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           166856                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          157905                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          200128                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         1126425                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          277136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          227684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          355643                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            80913                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            46443                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            52792                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            21252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            72261                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            39737                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            24412                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            19246                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            20518                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            19608                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           20728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           26504                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           23386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           19086                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          121107                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          221432                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.14                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.25                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                131717532888                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               34926030000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           262690145388                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18856.64                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37606.64                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5043374                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 560004                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.20                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               67.52                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7086748                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              832956                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3234452                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3234736                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 252971                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 250211                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   6567                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   6188                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     49                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 38056                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 38788                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 46435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 46708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 46862                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 46877                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 46886                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 46887                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 46955                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 46998                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 47103                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 47254                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 47159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 47350                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 47262                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 46845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 46830                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 46827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1341                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2211252                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   226.177865                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   169.272507                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   244.080835                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        43244      1.96%      1.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1696870     76.74%     78.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       168423      7.62%     86.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        63345      2.86%     89.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        34820      1.57%     90.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        24358      1.10%     91.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        19296      0.87%     92.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        15795      0.71%     93.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       145101      6.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2211252                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        46823                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    149.175811                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   125.782814                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   107.637712                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-63          2851      6.09%      6.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-127        24579     52.49%     58.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-191        13018     27.80%     86.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-255          855      1.83%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-319          168      0.36%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-383         1415      3.02%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-447         2774      5.92%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-511          889      1.90%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-575           93      0.20%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-639            8      0.02%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::640-703           16      0.03%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::704-767           78      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::768-831           60      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-895           15      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::896-959            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1088-1151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        46823                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        46823                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.714051                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.692513                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.861103                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            8008     17.10%     17.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             706      1.51%     18.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           35950     76.78%     95.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1038      2.22%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1079      2.30%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              31      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        46823                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             447053184                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                6498688                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               53083200                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              453551872                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            53309184                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      439.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       52.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   446.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    52.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.84                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.43                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016807402352                       # Total gap between requests
system.mem_ctrls0.avgGap                    256779.14                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    447049984                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     53083200                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 3147.105244643141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 439660421.645010173321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 52205755.350762754679                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      7086698                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       832956                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2203854                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 262687941534                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23653606189658                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     44077.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37067.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  28397185.67                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   71.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7438123560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3953452635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        19515462120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2465766180                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    320399470380                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    120643967520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      554682079995                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       545.513401                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 310729781185                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 672124250167                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8350222860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4438248705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        30358901580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1863832320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    427018722780                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     30859323360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      583155089205                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       573.515762                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  75615898395                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 907238132957                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    437163008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         437166336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     52404480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       52404480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3415336                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3415362                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       409410                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            409410                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    429936874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            429940147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      51538254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            51538254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      51538254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    429936874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           481478401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    815043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6731528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000608085220                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        45950                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        45950                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           10665518                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            769942                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3415362                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    409410                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6830724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  818820                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 99144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 3777                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           845911                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1053843                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           933894                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           638670                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           187806                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           188672                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           184905                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           137879                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           152580                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           153555                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          141495                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          167959                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         1111352                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          281396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          220547                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          331116                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            90755                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            46791                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            51913                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            21489                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            69177                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            39657                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            24974                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            18876                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            20724                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            18975                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           21567                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           26908                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           24130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           19926                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           87885                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          231267                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.13                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                123175336182                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               33657900000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           249392461182                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18298.13                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               37048.13                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4901635                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 543755                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.82                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               66.71                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6830724                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              818820                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3134634                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3134496                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 228239                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 225699                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4392                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   4116                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 37954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 38617                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 45607                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 45840                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 46006                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 46000                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 46010                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 46017                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 46054                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 46134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 46254                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 46377                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 46273                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 46410                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 46337                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 45969                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 45953                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 45954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1250                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2101201                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   229.859795                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   170.736961                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   248.892634                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        43875      2.09%      2.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1597794     76.04%     78.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       164330      7.82%     85.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        57589      2.74%     88.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        33796      1.61%     90.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        23927      1.14%     91.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        19313      0.92%     92.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        16161      0.77%     93.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       144416      6.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2101201                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        45950                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    146.490555                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   124.060266                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   104.460104                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-63          2743      5.97%      5.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-127        25268     54.99%     60.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-191        11644     25.34%     86.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-255          806      1.75%     88.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-319          309      0.67%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-383         1969      4.29%     93.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-447         2394      5.21%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-511          576      1.25%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-575           52      0.11%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-639            1      0.00%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::640-703           29      0.06%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::704-767           96      0.21%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-831           51      0.11%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::832-895            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1024-1087            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1088-1151            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        45950                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        45950                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.736975                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.716539                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.839060                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7311     15.91%     15.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             647      1.41%     17.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           35946     78.23%     95.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             979      2.13%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1017      2.21%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              30      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              20      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        45950                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             430821120                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                6345216                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               52160896                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              437166336                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            52404480                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      423.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       51.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   429.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    51.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.71                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.31                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016806911960                       # Total gap between requests
system.mem_ctrls1.avgGap                    265847.72                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    430817792                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     52160896                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3272.989454428867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 423696541.465243160725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 51298696.677151709795                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6830672                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       818820                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1973388                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 249390487794                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23639962629736                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     37949.77                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36510.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  28870768.46                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   72.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6896875860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3665768865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        18278400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2356214040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    319207761120                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    121647335520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      552318193005                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       543.188588                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 313345937116                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 669508094236                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8105720700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4308288930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        29785081200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1898159040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    426197541450                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     31550765760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      582111394680                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       572.489320                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  77420681362                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 905433349990                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       500488                       # number of demand (read+write) hits
system.l2.demand_hits::total                   500489                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       500488                       # number of overall hits
system.l2.overall_hits::total                  500489                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6958685                       # number of demand (read+write) misses
system.l2.demand_misses::total                6958736                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6958685                       # number of overall misses
system.l2.overall_misses::total               6958736                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4756719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 614921611971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     614926368690                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4756719                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 614921611971                       # number of overall miss cycles
system.l2.overall_miss_latency::total    614926368690                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      7459173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7459225                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7459173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7459225                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.980769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.932903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.932903                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.980769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.932903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.932903                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        93269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88367.502189                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88367.538112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        93269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88367.502189                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88367.538112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              825888                       # number of writebacks
system.l2.writebacks::total                    825888                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6958685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6958736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6958685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6958736                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4320710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 555515306561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 555519627271                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4320710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 555515306561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 555519627271                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.980769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.932903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932903                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.980769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.932903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932903                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84719.803922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79830.500527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79830.536360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84719.803922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79830.500527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79830.536360                       # average overall mshr miss latency
system.l2.replacements                        7563624                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1004226                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1004226                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1004226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1004226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           52                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               52                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           52                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           52                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4395585                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4395585                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        33440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33440                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        29934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29934                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2269060881                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2269060881                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        63374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             63374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.472339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.472339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75802.127380                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75802.127380                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2013267347                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2013267347                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.472339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.472339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67256.876695                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67256.876695                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4756719                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4756719                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.980769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        93269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        93269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4320710                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4320710                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.980769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84719.803922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84719.803922                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       467048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            467048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6928751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6928751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 612652551090                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 612652551090                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7395799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7395799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.936850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.936850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88421.787865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88421.787865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6928751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6928751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 553502039214                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 553502039214                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.936850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.936850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79884.821841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79884.821841                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    10495498                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7563880                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.387581                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.198167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.004515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   236.796034                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.074993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.924985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 245815560                       # Number of tag accesses
system.l2.tags.data_accesses                245815560                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    296178850                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2296468141                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    296178850                       # number of overall hits
system.cpu.icache.overall_hits::total      2296468141                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           74                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1004                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           74                       # number of overall misses
system.cpu.icache.overall_misses::total          1004                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6283356                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6283356                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6283356                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6283356                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    296178924                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2296469145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    296178924                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2296469145                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84910.216216                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6258.322709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84910.216216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6258.322709                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          358                       # number of writebacks
system.cpu.icache.writebacks::total               358                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           52                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4835115                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4835115                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4835115                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4835115                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92982.980769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92982.980769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92982.980769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92982.980769                       # average overall mshr miss latency
system.cpu.icache.replacements                    358                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    296178850                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2296468141                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           74                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1004                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6283356                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6283356                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    296178924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2296469145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84910.216216                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6258.322709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4835115                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4835115                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92982.980769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92982.980769                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2296469123                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               982                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2338563.261711                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   598.417269                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.517452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.040893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       89562297637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      89562297637                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    669058905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1335280926                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    669058905                       # number of overall hits
system.cpu.dcache.overall_hits::total      1335280926                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     24186169                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       29795831                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     24186169                       # number of overall misses
system.cpu.dcache.overall_misses::total      29795831                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2035624425632                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2035624425632                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2035624425632                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2035624425632                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    693245074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1365076757                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    693245074                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1365076757                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034888                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021827                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.034888                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021827                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 84164.814429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68319.102281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84164.814429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68319.102281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6014833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2146                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69112                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    87.030226                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   134.125000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1943071                       # number of writebacks
system.cpu.dcache.writebacks::total           1943071                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     16732277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16732277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     16732277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16732277                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7453892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7453892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7453892                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7453892                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 628479837797                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 628479837797                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 628479837797                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 628479837797                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010752                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005460                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010752                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005460                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84315.661912                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84315.661912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84315.661912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84315.661912                       # average overall mshr miss latency
system.cpu.dcache.replacements               13073512                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    343689184                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       745966637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     24042397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      29289658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2026609440309                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2026609440309                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    367731581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    775256295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84293.152647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69191.980333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     16651879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16651879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7390518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7390518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 625830384513                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 625830384513                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84680.178644                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84680.178644                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    325369721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      589314289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143772                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       506173                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9014985323                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9014985323                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    325513493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    589820462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62703.345039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17810.087308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        80398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        80398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        63374                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        63374                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2649453284                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2649453284                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 41806.628649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41806.628649                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     10415422                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     16343230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         7545                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        12479                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    389951712                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    389951712                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     10422967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     16355709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000724                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000763                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 51683.460835                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 31248.634666                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         2264                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         2264                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         5281                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5281                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data    296251812                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    296251812                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000507                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 56097.673168                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56097.673168                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     10422797                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     16355539                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     10422797                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     16355539                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1381053463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13073768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.635457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.933989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.065325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44742289928                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44742289928                       # Number of data accesses

---------- End Simulation Statistics   ----------
