

================================================================
== Vivado HLS Report for 'stream_to_mat'
================================================================
* Date:           Tue May 10 21:15:46 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   230402|   230402| 0.922 ms | 0.922 ms |  230402|  230402|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   230400|   230400|         2|          1|          1|  230400|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     55|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|      26|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      26|    154|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln38_fu_102_p2                |     +    |      0|  0|  25|          18|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln38_fu_96_p2                |   icmp   |      0|  0|  20|          18|          16|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  55|          42|          23|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |in_V_V_blk_n                   |   9|          2|    1|          2|
    |indvar_flatten_reg_85          |   9|          2|   18|         36|
    |raw_img_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |raw_img_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |raw_img_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  99|         21|   26|         55|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln38_reg_135        |   1|   0|    1|          0|
    |indvar_flatten_reg_85    |  18|   0|   18|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  26|   0|   26|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |      stream_to_mat      | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |      stream_to_mat      | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |      stream_to_mat      | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs |      stream_to_mat      | return value |
|ap_done                         | out |    1| ap_ctrl_hs |      stream_to_mat      | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |      stream_to_mat      | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |      stream_to_mat      | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |      stream_to_mat      | return value |
|start_out                       | out |    1| ap_ctrl_hs |      stream_to_mat      | return value |
|start_write                     | out |    1| ap_ctrl_hs |      stream_to_mat      | return value |
|in_V_V_dout                     |  in |   24|   ap_fifo  |          in_V_V         |    pointer   |
|in_V_V_empty_n                  |  in |    1|   ap_fifo  |          in_V_V         |    pointer   |
|in_V_V_read                     | out |    1|   ap_fifo  |          in_V_V         |    pointer   |
|raw_img_data_stream_0_V_din     | out |    8|   ap_fifo  | raw_img_data_stream_0_V |    pointer   |
|raw_img_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | raw_img_data_stream_0_V |    pointer   |
|raw_img_data_stream_0_V_write   | out |    1|   ap_fifo  | raw_img_data_stream_0_V |    pointer   |
|raw_img_data_stream_1_V_din     | out |    8|   ap_fifo  | raw_img_data_stream_1_V |    pointer   |
|raw_img_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | raw_img_data_stream_1_V |    pointer   |
|raw_img_data_stream_1_V_write   | out |    1|   ap_fifo  | raw_img_data_stream_1_V |    pointer   |
|raw_img_data_stream_2_V_din     | out |    8|   ap_fifo  | raw_img_data_stream_2_V |    pointer   |
|raw_img_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | raw_img_data_stream_2_V |    pointer   |
|raw_img_data_stream_2_V_write   | out |    1|   ap_fifo  | raw_img_data_stream_2_V |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

