{
  "Top": "cnn",
  "RtlTop": "cnn",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx485t",
    "Package": "-ffg1157",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_unroll conv_1\/Sum_Loop ",
      "set_directive_pipeline max_pool_1\/Pool_Col_Loop ",
      "set_directive_pipeline conv_1\/W_Col_Loop ",
      "set_directive_pipeline conv_2\/W_Col_Loop ",
      "set_directive_pipeline max_pool_2\/Pool_Col_Loop ",
      "set_directive_pipeline dense\/Flat_Loop ",
      "set_directive_pipeline soft_max\/Prediction_Loop ",
      "set_directive_unroll soft_max\/Sum_Loop ",
      "set_directive_pipeline flat\/Filter_Loop "
    ],
    "DirectiveInfo": [
      "unroll conv_1\/Sum_Loop {} {}",
      "pipeline max_pool_1\/Pool_Col_Loop {} {}",
      "pipeline conv_1\/W_Col_Loop {} {}",
      "pipeline conv_2\/W_Col_Loop {} {}",
      "pipeline max_pool_2\/Pool_Col_Loop {} {}",
      "pipeline dense\/Flat_Loop {} {}",
      "pipeline soft_max\/Prediction_Loop {} {}",
      "unroll soft_max\/Sum_Loop {} {}",
      "pipeline flat\/Filter_Loop {} {}"
    ]
  },
  "Args": {
    "input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": [
          "28",
          "28",
          "1"
        ],
        "multiInterfaceRef": [
          "input_r_address0",
          "input_r_q0"
        ]
      }
    },
    "prediction": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["10"],
        "multiInterfaceRef": [
          "prediction_address0",
          "prediction_d0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "11395895",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/cnn.cpp",
      "..\/..\/conv_1.cpp",
      "..\/..\/conv_2.cpp",
      "..\/..\/dense.cpp",
      "..\/..\/flat.cpp",
      "..\/..\/max_pool_1.cpp",
      "..\/..\/max_pool_2.cpp",
      "..\/..\/padding.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cnn_conv_1_out.vhd",
      "impl\/vhdl\/cnn_conv_2_out.vhd",
      "impl\/vhdl\/cnn_fadd_32ns_32ncud.vhd",
      "impl\/vhdl\/cnn_fcmp_32ns_32neOg.vhd",
      "impl\/vhdl\/cnn_fdiv_32ns_32nPgM.vhd",
      "impl\/vhdl\/cnn_fexp_32ns_32nQgW.vhd",
      "impl\/vhdl\/cnn_flat_array.vhd",
      "impl\/vhdl\/cnn_fmul_32ns_32ndEe.vhd",
      "impl\/vhdl\/cnn_mac_muladd_4nOgC.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5nfYi.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5ng8j.vhd",
      "impl\/vhdl\/cnn_mac_muladd_6nhbi.vhd",
      "impl\/vhdl\/cnn_max_pool_1_out.vhd",
      "impl\/vhdl\/cnn_max_pool_2_out.vhd",
      "impl\/vhdl\/conv_1.vhd",
      "impl\/vhdl\/conv_1_conv_1_bias.vhd",
      "impl\/vhdl\/conv_1_conv_1_weibkb.vhd",
      "impl\/vhdl\/conv_2.vhd",
      "impl\/vhdl\/conv_2_conv_2_bias.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiAem.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiBew.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiCeG.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiDeQ.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiEe0.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiFfa.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiGfk.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiHfu.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiibs.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiIfE.vhd",
      "impl\/vhdl\/conv_2_conv_2_weijbC.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiJfO.vhd",
      "impl\/vhdl\/conv_2_conv_2_weikbM.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiKfY.vhd",
      "impl\/vhdl\/conv_2_conv_2_weilbW.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiLf8.vhd",
      "impl\/vhdl\/conv_2_conv_2_weimb6.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiMgi.vhd",
      "impl\/vhdl\/conv_2_conv_2_weincg.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiNgs.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiocq.vhd",
      "impl\/vhdl\/conv_2_conv_2_weipcA.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiqcK.vhd",
      "impl\/vhdl\/conv_2_conv_2_weircU.vhd",
      "impl\/vhdl\/conv_2_conv_2_weisc4.vhd",
      "impl\/vhdl\/conv_2_conv_2_weitde.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiudo.vhd",
      "impl\/vhdl\/conv_2_conv_2_weivdy.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiwdI.vhd",
      "impl\/vhdl\/conv_2_conv_2_weixdS.vhd",
      "impl\/vhdl\/conv_2_conv_2_weiyd2.vhd",
      "impl\/vhdl\/conv_2_conv_2_weizec.vhd",
      "impl\/vhdl\/dense.vhd",
      "impl\/vhdl\/dense_dense_array.vhd",
      "impl\/vhdl\/dense_dense_weights.vhd",
      "impl\/vhdl\/flat.vhd",
      "impl\/vhdl\/max_pool_1.vhd",
      "impl\/vhdl\/max_pool_2.vhd",
      "impl\/vhdl\/cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_conv_1_out.v",
      "impl\/verilog\/cnn_conv_2_out.v",
      "impl\/verilog\/cnn_fadd_32ns_32ncud.v",
      "impl\/verilog\/cnn_fcmp_32ns_32neOg.v",
      "impl\/verilog\/cnn_fdiv_32ns_32nPgM.v",
      "impl\/verilog\/cnn_fexp_32ns_32nQgW.v",
      "impl\/verilog\/cnn_flat_array.v",
      "impl\/verilog\/cnn_flat_array_ram.dat",
      "impl\/verilog\/cnn_fmul_32ns_32ndEe.v",
      "impl\/verilog\/cnn_mac_muladd_4nOgC.v",
      "impl\/verilog\/cnn_mac_muladd_5nfYi.v",
      "impl\/verilog\/cnn_mac_muladd_5ng8j.v",
      "impl\/verilog\/cnn_mac_muladd_6nhbi.v",
      "impl\/verilog\/cnn_max_pool_1_out.v",
      "impl\/verilog\/cnn_max_pool_2_out.v",
      "impl\/verilog\/conv_1.v",
      "impl\/verilog\/conv_1_conv_1_bias.v",
      "impl\/verilog\/conv_1_conv_1_bias_rom.dat",
      "impl\/verilog\/conv_1_conv_1_weibkb.v",
      "impl\/verilog\/conv_1_conv_1_weibkb_rom.dat",
      "impl\/verilog\/conv_2.v",
      "impl\/verilog\/conv_2_conv_2_bias.v",
      "impl\/verilog\/conv_2_conv_2_bias_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiAem.v",
      "impl\/verilog\/conv_2_conv_2_weiAem_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiBew.v",
      "impl\/verilog\/conv_2_conv_2_weiBew_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiCeG.v",
      "impl\/verilog\/conv_2_conv_2_weiCeG_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiDeQ.v",
      "impl\/verilog\/conv_2_conv_2_weiDeQ_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiEe0.v",
      "impl\/verilog\/conv_2_conv_2_weiEe0_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiFfa.v",
      "impl\/verilog\/conv_2_conv_2_weiFfa_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiGfk.v",
      "impl\/verilog\/conv_2_conv_2_weiGfk_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiHfu.v",
      "impl\/verilog\/conv_2_conv_2_weiHfu_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiibs.v",
      "impl\/verilog\/conv_2_conv_2_weiibs_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiIfE.v",
      "impl\/verilog\/conv_2_conv_2_weiIfE_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weijbC.v",
      "impl\/verilog\/conv_2_conv_2_weijbC_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiJfO.v",
      "impl\/verilog\/conv_2_conv_2_weiJfO_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weikbM.v",
      "impl\/verilog\/conv_2_conv_2_weikbM_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiKfY.v",
      "impl\/verilog\/conv_2_conv_2_weiKfY_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weilbW.v",
      "impl\/verilog\/conv_2_conv_2_weilbW_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiLf8.v",
      "impl\/verilog\/conv_2_conv_2_weiLf8_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weimb6.v",
      "impl\/verilog\/conv_2_conv_2_weimb6_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiMgi.v",
      "impl\/verilog\/conv_2_conv_2_weiMgi_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weincg.v",
      "impl\/verilog\/conv_2_conv_2_weincg_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiNgs.v",
      "impl\/verilog\/conv_2_conv_2_weiNgs_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiocq.v",
      "impl\/verilog\/conv_2_conv_2_weiocq_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weipcA.v",
      "impl\/verilog\/conv_2_conv_2_weipcA_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiqcK.v",
      "impl\/verilog\/conv_2_conv_2_weiqcK_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weircU.v",
      "impl\/verilog\/conv_2_conv_2_weircU_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weisc4.v",
      "impl\/verilog\/conv_2_conv_2_weisc4_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weitde.v",
      "impl\/verilog\/conv_2_conv_2_weitde_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiudo.v",
      "impl\/verilog\/conv_2_conv_2_weiudo_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weivdy.v",
      "impl\/verilog\/conv_2_conv_2_weivdy_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiwdI.v",
      "impl\/verilog\/conv_2_conv_2_weiwdI_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weixdS.v",
      "impl\/verilog\/conv_2_conv_2_weixdS_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weiyd2.v",
      "impl\/verilog\/conv_2_conv_2_weiyd2_rom.dat",
      "impl\/verilog\/conv_2_conv_2_weizec.v",
      "impl\/verilog\/conv_2_conv_2_weizec_rom.dat",
      "impl\/verilog\/dense.v",
      "impl\/verilog\/dense_dense_array.v",
      "impl\/verilog\/dense_dense_weights.v",
      "impl\/verilog\/dense_dense_weights_rom.dat",
      "impl\/verilog\/flat.v",
      "impl\/verilog\/max_pool_1.v",
      "impl\/verilog\/max_pool_2.v",
      "impl\/verilog\/cnn.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fdiv_8_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fexp_6_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fmul_1_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/chenq\/MAG\/code\/vivadoHLS\/cnn1\/cnn\/solution2\/.autopilot\/db\/cnn.design.xml",
    "DebugDir": "C:\/Users\/chenq\/MAG\/code\/vivadoHLS\/cnn1\/cnn\/solution2\/.debug",
    "ProtoInst": ["C:\/Users\/chenq\/MAG\/code\/vivadoHLS\/cnn1\/cnn\/solution2\/.debug\/cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "cnn_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fdiv_8_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fdiv_8_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fexp_6_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fexp_6_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fmul_1_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "input_r_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }},
      "bundle_name": "input_r",
      "bundle_role": "address0"
    },
    "input_r_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "input_r",
      "bundle_role": "q0"
    },
    "prediction_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }},
      "bundle_name": "prediction",
      "bundle_role": "address0"
    },
    "prediction_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "prediction",
      "bundle_role": "d0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "10"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "prediction_address0": {
      "dir": "out",
      "width": "4"
    },
    "prediction_ce0": {
      "dir": "out",
      "width": "1"
    },
    "prediction_we0": {
      "dir": "out",
      "width": "1"
    },
    "prediction_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn",
      "Instances": [
        {
          "ModuleName": "conv_2",
          "InstanceName": "grp_conv_2_fu_114"
        },
        {
          "ModuleName": "dense",
          "InstanceName": "grp_dense_fu_186"
        },
        {
          "ModuleName": "conv_1",
          "InstanceName": "grp_conv_1_fu_196"
        },
        {
          "ModuleName": "max_pool_1",
          "InstanceName": "grp_max_pool_1_fu_208"
        },
        {
          "ModuleName": "max_pool_2",
          "InstanceName": "grp_max_pool_2_fu_214"
        },
        {
          "ModuleName": "flat",
          "InstanceName": "grp_flat_fu_220"
        }
      ]
    },
    "Info": {
      "conv_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pool_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pool_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv_1": {
        "Latency": {
          "LatencyBest": "1946887",
          "LatencyAvg": "1946887",
          "LatencyWorst": "1946887",
          "PipelineII": "1946887",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.666"
        },
        "Loops": [{
            "Name": "Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop",
            "TripCount": "194688",
            "Latency": "1946885",
            "PipelineII": "10",
            "PipelineDepth": "16"
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "6",
          "FF": "918",
          "LUT": "1367",
          "URAM": "0"
        }
      },
      "max_pool_1": {
        "Latency": {
          "LatencyBest": "21636",
          "LatencyAvg": "21636",
          "LatencyWorst": "21636",
          "PipelineII": "21636",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.819"
        },
        "Loops": [{
            "Name": "Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop",
            "TripCount": "21632",
            "Latency": "21634",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "410",
          "LUT": "864",
          "URAM": "0"
        }
      },
      "conv_2": {
        "Latency": {
          "LatencyBest": "9339271",
          "LatencyAvg": "9339271",
          "LatencyWorst": "9339271",
          "PipelineII": "9339271",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.218"
        },
        "Loops": [{
            "Name": "Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop",
            "TripCount": "69696",
            "Latency": "9339269",
            "PipelineII": "134",
            "PipelineDepth": "140"
          }],
        "Area": {
          "BRAM_18K": "65",
          "DSP48E": "7",
          "FF": "3380",
          "LUT": "2862",
          "URAM": "0"
        }
      },
      "max_pool_2": {
        "Latency": {
          "LatencyBest": "6404",
          "LatencyAvg": "6404",
          "LatencyWorst": "6404",
          "PipelineII": "6404",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.794"
        },
        "Loops": [{
            "Name": "Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop",
            "TripCount": "6400",
            "Latency": "6402",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "1",
          "FF": "396",
          "LUT": "862",
          "URAM": "0"
        }
      },
      "flat": {
        "Latency": {
          "LatencyBest": "1603",
          "LatencyAvg": "1603",
          "LatencyWorst": "1603",
          "PipelineII": "1603",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.429"
        },
        "Loops": [{
            "Name": "Row_Loop_Col_Loop_Filter_Loop",
            "TripCount": "1600",
            "Latency": "1601",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "110",
          "LUT": "434",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense": {
        "Latency": {
          "LatencyBest": "80083",
          "LatencyAvg": "80083",
          "LatencyWorst": "80083",
          "PipelineII": "80083",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.962"
        },
        "Loops": [
          {
            "Name": "Dense_Loop_Flat_Loop",
            "TripCount": "16000",
            "Latency": "80004",
            "PipelineII": "5",
            "PipelineDepth": "10"
          },
          {
            "Name": "Prediction_Loop",
            "TripCount": "10",
            "Latency": "27",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }
        ],
        "Area": {
          "BRAM_18K": "32",
          "DSP48E": "12",
          "FF": "1711",
          "LUT": "2791",
          "URAM": "0"
        }
      },
      "cnn": {
        "Latency": {
          "LatencyBest": "11395895",
          "LatencyAvg": "11395895",
          "LatencyWorst": "11395895",
          "PipelineII": "11395896",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.819"
        },
        "Area": {
          "BRAM_18K": "203",
          "DSP48E": "28",
          "FF": "6943",
          "LUT": "9440",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "cnn",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-11 11:48:19 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
