INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/processor/processor.srcs/sim_1/new/processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_wrapper_tb
