// Seed: 3239503440
module module_0 ();
  logic id_1;
  wire  id_2;
  assign id_1 = id_1;
  wire id_3;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  initial $signed(94);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    output wand  id_1
);
  reg id_3;
  assign id_3 = -1;
  module_0 modCall_1 ();
  final begin : LABEL_0
    if (1) id_0 <= id_3;
    else id_3 = id_3;
  end
endmodule
