#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5500319e60 .scope module, "cpu" "cpu" 2 3;
 .timescale -9 -12;
v0x5500346e60_0 .var "A", 7 0;
v0x5500346f70_0 .var "B", 7 0;
v0x5500347080_0 .net "COut", 0 0, L_0x550030dc30;  1 drivers
v0x5500347120_0 .net "Rd", 3 0, L_0x5500348000;  1 drivers
v0x55003471c0_0 .net "Rm", 3 0, L_0x55003481c0;  1 drivers
v0x55003472f0_0 .net "Rn", 3 0, L_0x5500348120;  1 drivers
v0x55003473d0 .array "Rx", 0 7, 7 0;
v0x5500347490_0 .var "addr", 3 0;
v0x5500347550_0 .var "alu_mux", 0 0;
v0x5500347680_0 .var "alu_sel", 1 0;
RS_0x5501f54c08 .resolv tri, v0x5500346540_0, L_0x550034d520;
v0x5500347750_0 .net8 "bus", 7 0, RS_0x5501f54c08;  2 drivers
v0x55003477f0_0 .var "clk", 0 0;
v0x55003478e0_0 .var/i "i", 31 0;
v0x55003479a0_0 .net "instr", 15 0, L_0x550034d840;  1 drivers
v0x5500347a60_0 .var "instruction", 15 0;
v0x5500347b20_0 .var "oe", 0 0;
v0x5500347bc0_0 .net "opcode", 3 0, L_0x5500347f00;  1 drivers
v0x5500347c80_0 .var "pc", 3 0;
v0x5500347d70_0 .net "tmp_alu", 7 0, L_0x550030ace0;  1 drivers
v0x5500347e60_0 .var "we", 0 0;
E_0x5500300630 .event negedge, v0x5500345aa0_0;
L_0x5500347f00 .part v0x5500347a60_0, 12, 4;
L_0x5500348000 .part v0x5500347a60_0, 8, 4;
L_0x5500348120 .part v0x5500347a60_0, 4, 4;
L_0x55003481c0 .part v0x5500347a60_0, 0, 4;
S_0x55002ddb20 .scope module, "aluop" "alu" 2 23, 3 1 0, S_0x5500319e60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /INPUT 2 "op"
    .port_info 3 /OUTPUT 8 "result"
    .port_info 4 /OUTPUT 1 "COut"
L_0x550030ace0 .functor BUFZ 8, v0x5500344cc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x550030dc30 .functor BUFZ 1, L_0x550034ca80, C4<0>, C4<0>, C4<0>;
v0x5500344860_0 .net "A", 7 0, v0x5500346e60_0;  1 drivers
v0x5500344940_0 .net "B", 7 0, v0x5500346f70_0;  1 drivers
v0x5500344a10_0 .net "COut", 0 0, L_0x550030dc30;  alias, 1 drivers
v0x5500344ae0_0 .net "CarryOut", 0 0, L_0x550034ca80;  1 drivers
v0x5500344bd0_0 .net "Sum", 7 0, L_0x550034cf80;  1 drivers
v0x5500344cc0_0 .var "Y", 7 0;
L_0x5501f84060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5500344d80_0 .net *"_s11", 7 0, L_0x5501f84060;  1 drivers
v0x5500344e60_0 .net *"_s4", 15 0, L_0x55003482f0;  1 drivers
L_0x5501f84018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5500344f40_0 .net *"_s7", 7 0, L_0x5501f84018;  1 drivers
v0x55003450b0_0 .net *"_s8", 15 0, L_0x5500348410;  1 drivers
v0x5500345190_0 .net "mult", 15 0, L_0x5500348530;  1 drivers
v0x5500345270_0 .net "op", 1 0, v0x5500347680_0;  1 drivers
v0x5500345350_0 .net "result", 7 0, L_0x550030ace0;  alias, 1 drivers
E_0x55003008f0/0 .event edge, v0x5500345270_0, v0x5500344520_0, v0x5500345190_0, v0x5500344390_0;
E_0x55003008f0/1 .event edge, v0x5500344460_0;
E_0x55003008f0 .event/or E_0x55003008f0/0, E_0x55003008f0/1;
L_0x55003482f0 .concat [ 8 8 0 0], v0x5500346e60_0, L_0x5501f84018;
L_0x5500348410 .concat [ 8 8 0 0], v0x5500346f70_0, L_0x5501f84060;
L_0x5500348530 .arith/mult 16, L_0x55003482f0, L_0x5500348410;
S_0x55002deec0 .scope module, "adder" "adder8bit" 3 14, 4 5 0, S_0x55002ddb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "In1"
    .port_info 1 /INPUT 8 "In2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 8 "Sum"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x5501f840a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5500344200_0 .net "Cin", 0 0, L_0x5501f840a8;  1 drivers
v0x55003442c0_0 .net "Cout", 0 0, L_0x550034ca80;  alias, 1 drivers
v0x5500344390_0 .net "In1", 7 0, v0x5500346e60_0;  alias, 1 drivers
v0x5500344460_0 .net "In2", 7 0, v0x5500346f70_0;  alias, 1 drivers
v0x5500344520_0 .net "Sum", 7 0, L_0x550034cf80;  alias, 1 drivers
o0x5501f54728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5500344600_0 name=_s79
v0x55003446e0_0 .net "transferC", 7 0, L_0x550034d950;  1 drivers
L_0x5500348b50 .part v0x5500346e60_0, 0, 1;
L_0x5500348d10 .part v0x5500346f70_0, 0, 1;
L_0x55003493c0 .part v0x5500346e60_0, 1, 1;
L_0x55003494f0 .part v0x5500346f70_0, 1, 1;
L_0x5500349650 .part L_0x550034d950, 0, 1;
L_0x5500349cf0 .part v0x5500346e60_0, 2, 1;
L_0x5500349e60 .part v0x5500346f70_0, 2, 1;
L_0x5500349f90 .part L_0x550034d950, 1, 1;
L_0x550034a670 .part v0x5500346e60_0, 3, 1;
L_0x550034a7a0 .part v0x5500346f70_0, 3, 1;
L_0x550034a930 .part L_0x550034d950, 2, 1;
L_0x550034af20 .part v0x5500346e60_0, 4, 1;
L_0x550034b0c0 .part v0x5500346f70_0, 4, 1;
L_0x550034b270 .part L_0x550034d950, 3, 1;
L_0x550034b8a0 .part v0x5500346e60_0, 5, 1;
L_0x550034b9d0 .part v0x5500346f70_0, 5, 1;
L_0x550034bb90 .part L_0x550034d950, 4, 1;
L_0x550034c200 .part v0x5500346e60_0, 6, 1;
L_0x550034c3d0 .part v0x5500346f70_0, 6, 1;
L_0x550034c470 .part L_0x550034d950, 5, 1;
L_0x550034c330 .part v0x5500346e60_0, 7, 1;
L_0x550034cc60 .part v0x5500346f70_0, 7, 1;
L_0x550034ce50 .part L_0x550034d950, 6, 1;
LS_0x550034cf80_0_0 .concat8 [ 1 1 1 1], L_0x5500313ad0, L_0x5500348f40, L_0x55003497f0, L_0x550034a180;
LS_0x550034cf80_0_4 .concat8 [ 1 1 1 1], L_0x550034aad0, L_0x550034b420, L_0x550034bd30, L_0x550034c6c0;
L_0x550034cf80 .concat8 [ 4 4 0 0], LS_0x550034cf80_0_0, LS_0x550034cf80_0_4;
LS_0x550034d950_0_0 .concat [ 1 1 1 1], L_0x5500348a90, L_0x55003492b0, L_0x5500349be0, L_0x550034a560;
LS_0x550034d950_0_4 .concat [ 1 1 1 1], L_0x550034ae10, L_0x550034b790, L_0x550034c0f0, o0x5501f54728;
L_0x550034d950 .concat [ 4 4 0 0], LS_0x550034d950_0_0, LS_0x550034d950_0_4;
S_0x55002deba0 .scope module, "FA1" "fullAdder" 4 14, 5 4 0, S_0x55002deec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1"
    .port_info 1 /INPUT 1 "In2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x5500310b80 .functor XOR 1, L_0x5500348b50, L_0x5500348d10, C4<0>, C4<0>;
L_0x5500313ad0 .functor XOR 1, L_0x5500310b80, L_0x5501f840a8, C4<0>, C4<0>;
L_0x5500316a20 .functor AND 1, L_0x5500348b50, L_0x5500348d10, C4<1>, C4<1>;
L_0x5500326060 .functor AND 1, L_0x5500348d10, L_0x5501f840a8, C4<1>, C4<1>;
L_0x5500348840 .functor OR 1, L_0x5500316a20, L_0x5500326060, C4<0>, C4<0>;
L_0x5500348950 .functor AND 1, L_0x5501f840a8, L_0x5500348b50, C4<1>, C4<1>;
L_0x5500348a90 .functor OR 1, L_0x5500348840, L_0x5500348950, C4<0>, C4<0>;
v0x55003172e0_0 .net "Cin", 0 0, L_0x5501f840a8;  alias, 1 drivers
v0x5500314390_0 .net "Cout", 0 0, L_0x5500348a90;  1 drivers
v0x5500311440_0 .net "In1", 0 0, L_0x5500348b50;  1 drivers
v0x550030e4f0_0 .net "In2", 0 0, L_0x5500348d10;  1 drivers
v0x550030b5a0_0 .net "Sum", 0 0, L_0x5500313ad0;  1 drivers
v0x5500308650_0 .net *"_s0", 0 0, L_0x5500310b80;  1 drivers
v0x55002e2ea0_0 .net *"_s10", 0 0, L_0x5500348950;  1 drivers
v0x550033ee80_0 .net *"_s4", 0 0, L_0x5500316a20;  1 drivers
v0x550033ef60_0 .net *"_s6", 0 0, L_0x5500326060;  1 drivers
v0x550033f0d0_0 .net *"_s8", 0 0, L_0x5500348840;  1 drivers
S_0x550033f250 .scope module, "FA2" "fullAdder" 4 15, 5 4 0, S_0x55002deec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1"
    .port_info 1 /INPUT 1 "In2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x5500348ed0 .functor XOR 1, L_0x55003493c0, L_0x55003494f0, C4<0>, C4<0>;
L_0x5500348f40 .functor XOR 1, L_0x5500348ed0, L_0x5500349650, C4<0>, C4<0>;
L_0x5500348fb0 .functor AND 1, L_0x55003493c0, L_0x55003494f0, C4<1>, C4<1>;
L_0x5500349050 .functor AND 1, L_0x55003494f0, L_0x5500349650, C4<1>, C4<1>;
L_0x55003490f0 .functor OR 1, L_0x5500348fb0, L_0x5500349050, C4<0>, C4<0>;
L_0x5500349200 .functor AND 1, L_0x5500349650, L_0x55003493c0, C4<1>, C4<1>;
L_0x55003492b0 .functor OR 1, L_0x55003490f0, L_0x5500349200, C4<0>, C4<0>;
v0x550033f3f0_0 .net "Cin", 0 0, L_0x5500349650;  1 drivers
v0x550033f4b0_0 .net "Cout", 0 0, L_0x55003492b0;  1 drivers
v0x550033f570_0 .net "In1", 0 0, L_0x55003493c0;  1 drivers
v0x550033f610_0 .net "In2", 0 0, L_0x55003494f0;  1 drivers
v0x550033f6d0_0 .net "Sum", 0 0, L_0x5500348f40;  1 drivers
v0x550033f790_0 .net *"_s0", 0 0, L_0x5500348ed0;  1 drivers
v0x550033f870_0 .net *"_s10", 0 0, L_0x5500349200;  1 drivers
v0x550033f950_0 .net *"_s4", 0 0, L_0x5500348fb0;  1 drivers
v0x550033fa30_0 .net *"_s6", 0 0, L_0x5500349050;  1 drivers
v0x550033fba0_0 .net *"_s8", 0 0, L_0x55003490f0;  1 drivers
S_0x550033fd20 .scope module, "FA3" "fullAdder" 4 16, 5 4 0, S_0x55002deec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1"
    .port_info 1 /INPUT 1 "In2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x5500349780 .functor XOR 1, L_0x5500349cf0, L_0x5500349e60, C4<0>, C4<0>;
L_0x55003497f0 .functor XOR 1, L_0x5500349780, L_0x5500349f90, C4<0>, C4<0>;
L_0x5500349890 .functor AND 1, L_0x5500349cf0, L_0x5500349e60, C4<1>, C4<1>;
L_0x5500349930 .functor AND 1, L_0x5500349e60, L_0x5500349f90, C4<1>, C4<1>;
L_0x5500349a20 .functor OR 1, L_0x5500349890, L_0x5500349930, C4<0>, C4<0>;
L_0x5500349b30 .functor AND 1, L_0x5500349f90, L_0x5500349cf0, C4<1>, C4<1>;
L_0x5500349be0 .functor OR 1, L_0x5500349a20, L_0x5500349b30, C4<0>, C4<0>;
v0x550033fea0_0 .net "Cin", 0 0, L_0x5500349f90;  1 drivers
v0x550033ff60_0 .net "Cout", 0 0, L_0x5500349be0;  1 drivers
v0x5500340020_0 .net "In1", 0 0, L_0x5500349cf0;  1 drivers
v0x55003400c0_0 .net "In2", 0 0, L_0x5500349e60;  1 drivers
v0x5500340180_0 .net "Sum", 0 0, L_0x55003497f0;  1 drivers
v0x5500340240_0 .net *"_s0", 0 0, L_0x5500349780;  1 drivers
v0x5500340320_0 .net *"_s10", 0 0, L_0x5500349b30;  1 drivers
v0x5500340400_0 .net *"_s4", 0 0, L_0x5500349890;  1 drivers
v0x55003404e0_0 .net *"_s6", 0 0, L_0x5500349930;  1 drivers
v0x5500340650_0 .net *"_s8", 0 0, L_0x5500349a20;  1 drivers
S_0x55003407d0 .scope module, "FA4" "fullAdder" 4 17, 5 4 0, S_0x55002deec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1"
    .port_info 1 /INPUT 1 "In2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x550034a110 .functor XOR 1, L_0x550034a670, L_0x550034a7a0, C4<0>, C4<0>;
L_0x550034a180 .functor XOR 1, L_0x550034a110, L_0x550034a930, C4<0>, C4<0>;
L_0x550034a1f0 .functor AND 1, L_0x550034a670, L_0x550034a7a0, C4<1>, C4<1>;
L_0x550034a2b0 .functor AND 1, L_0x550034a7a0, L_0x550034a930, C4<1>, C4<1>;
L_0x550034a3a0 .functor OR 1, L_0x550034a1f0, L_0x550034a2b0, C4<0>, C4<0>;
L_0x550034a4b0 .functor AND 1, L_0x550034a930, L_0x550034a670, C4<1>, C4<1>;
L_0x550034a560 .functor OR 1, L_0x550034a3a0, L_0x550034a4b0, C4<0>, C4<0>;
v0x5500340950_0 .net "Cin", 0 0, L_0x550034a930;  1 drivers
v0x5500340a30_0 .net "Cout", 0 0, L_0x550034a560;  1 drivers
v0x5500340af0_0 .net "In1", 0 0, L_0x550034a670;  1 drivers
v0x5500340b90_0 .net "In2", 0 0, L_0x550034a7a0;  1 drivers
v0x5500340c50_0 .net "Sum", 0 0, L_0x550034a180;  1 drivers
v0x5500340d10_0 .net *"_s0", 0 0, L_0x550034a110;  1 drivers
v0x5500340df0_0 .net *"_s10", 0 0, L_0x550034a4b0;  1 drivers
v0x5500340ed0_0 .net *"_s4", 0 0, L_0x550034a1f0;  1 drivers
v0x5500340fb0_0 .net *"_s6", 0 0, L_0x550034a2b0;  1 drivers
v0x5500341120_0 .net *"_s8", 0 0, L_0x550034a3a0;  1 drivers
S_0x55003412a0 .scope module, "FA5" "fullAdder" 4 18, 5 4 0, S_0x55002deec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1"
    .port_info 1 /INPUT 1 "In2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x550034aa60 .functor XOR 1, L_0x550034af20, L_0x550034b0c0, C4<0>, C4<0>;
L_0x550034aad0 .functor XOR 1, L_0x550034aa60, L_0x550034b270, C4<0>, C4<0>;
L_0x550034ab40 .functor AND 1, L_0x550034af20, L_0x550034b0c0, C4<1>, C4<1>;
L_0x550034abb0 .functor AND 1, L_0x550034b0c0, L_0x550034b270, C4<1>, C4<1>;
L_0x550034ac50 .functor OR 1, L_0x550034ab40, L_0x550034abb0, C4<0>, C4<0>;
L_0x550034ad60 .functor AND 1, L_0x550034b270, L_0x550034af20, C4<1>, C4<1>;
L_0x550034ae10 .functor OR 1, L_0x550034ac50, L_0x550034ad60, C4<0>, C4<0>;
v0x55003414f0_0 .net "Cin", 0 0, L_0x550034b270;  1 drivers
v0x55003415d0_0 .net "Cout", 0 0, L_0x550034ae10;  1 drivers
v0x5500341690_0 .net "In1", 0 0, L_0x550034af20;  1 drivers
v0x5500341730_0 .net "In2", 0 0, L_0x550034b0c0;  1 drivers
v0x55003417f0_0 .net "Sum", 0 0, L_0x550034aad0;  1 drivers
v0x5500341900_0 .net *"_s0", 0 0, L_0x550034aa60;  1 drivers
v0x55003419e0_0 .net *"_s10", 0 0, L_0x550034ad60;  1 drivers
v0x5500341ac0_0 .net *"_s4", 0 0, L_0x550034ab40;  1 drivers
v0x5500341ba0_0 .net *"_s6", 0 0, L_0x550034abb0;  1 drivers
v0x5500341d10_0 .net *"_s8", 0 0, L_0x550034ac50;  1 drivers
S_0x5500341e90 .scope module, "FA6" "fullAdder" 4 19, 5 4 0, S_0x55002deec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1"
    .port_info 1 /INPUT 1 "In2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x550034b050 .functor XOR 1, L_0x550034b8a0, L_0x550034b9d0, C4<0>, C4<0>;
L_0x550034b420 .functor XOR 1, L_0x550034b050, L_0x550034bb90, C4<0>, C4<0>;
L_0x550034b490 .functor AND 1, L_0x550034b8a0, L_0x550034b9d0, C4<1>, C4<1>;
L_0x550034b530 .functor AND 1, L_0x550034b9d0, L_0x550034bb90, C4<1>, C4<1>;
L_0x550034b5d0 .functor OR 1, L_0x550034b490, L_0x550034b530, C4<0>, C4<0>;
L_0x550034b6e0 .functor AND 1, L_0x550034bb90, L_0x550034b8a0, C4<1>, C4<1>;
L_0x550034b790 .functor OR 1, L_0x550034b5d0, L_0x550034b6e0, C4<0>, C4<0>;
v0x5500342090_0 .net "Cin", 0 0, L_0x550034bb90;  1 drivers
v0x5500342170_0 .net "Cout", 0 0, L_0x550034b790;  1 drivers
v0x5500342230_0 .net "In1", 0 0, L_0x550034b8a0;  1 drivers
v0x5500342300_0 .net "In2", 0 0, L_0x550034b9d0;  1 drivers
v0x55003423c0_0 .net "Sum", 0 0, L_0x550034b420;  1 drivers
v0x55003424d0_0 .net *"_s0", 0 0, L_0x550034b050;  1 drivers
v0x55003425b0_0 .net *"_s10", 0 0, L_0x550034b6e0;  1 drivers
v0x5500342690_0 .net *"_s4", 0 0, L_0x550034b490;  1 drivers
v0x5500342770_0 .net *"_s6", 0 0, L_0x550034b530;  1 drivers
v0x55003428e0_0 .net *"_s8", 0 0, L_0x550034b5d0;  1 drivers
S_0x5500342a60 .scope module, "FA7" "fullAdder" 4 20, 5 4 0, S_0x55002deec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1"
    .port_info 1 /INPUT 1 "In2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x550034bcc0 .functor XOR 1, L_0x550034c200, L_0x550034c3d0, C4<0>, C4<0>;
L_0x550034bd30 .functor XOR 1, L_0x550034bcc0, L_0x550034c470, C4<0>, C4<0>;
L_0x550034bda0 .functor AND 1, L_0x550034c200, L_0x550034c3d0, C4<1>, C4<1>;
L_0x550034be40 .functor AND 1, L_0x550034c3d0, L_0x550034c470, C4<1>, C4<1>;
L_0x550034bf30 .functor OR 1, L_0x550034bda0, L_0x550034be40, C4<0>, C4<0>;
L_0x550034c040 .functor AND 1, L_0x550034c470, L_0x550034c200, C4<1>, C4<1>;
L_0x550034c0f0 .functor OR 1, L_0x550034bf30, L_0x550034c040, C4<0>, C4<0>;
v0x5500342c60_0 .net "Cin", 0 0, L_0x550034c470;  1 drivers
v0x5500342d40_0 .net "Cout", 0 0, L_0x550034c0f0;  1 drivers
v0x5500342e00_0 .net "In1", 0 0, L_0x550034c200;  1 drivers
v0x5500342ed0_0 .net "In2", 0 0, L_0x550034c3d0;  1 drivers
v0x5500342f90_0 .net "Sum", 0 0, L_0x550034bd30;  1 drivers
v0x55003430a0_0 .net *"_s0", 0 0, L_0x550034bcc0;  1 drivers
v0x5500343180_0 .net *"_s10", 0 0, L_0x550034c040;  1 drivers
v0x5500343260_0 .net *"_s4", 0 0, L_0x550034bda0;  1 drivers
v0x5500343340_0 .net *"_s6", 0 0, L_0x550034be40;  1 drivers
v0x55003434b0_0 .net *"_s8", 0 0, L_0x550034bf30;  1 drivers
S_0x5500343630 .scope module, "FA8" "fullAdder" 4 21, 5 4 0, S_0x55002deec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In1"
    .port_info 1 /INPUT 1 "In2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x550034c650 .functor XOR 1, L_0x550034c330, L_0x550034cc60, C4<0>, C4<0>;
L_0x550034c6c0 .functor XOR 1, L_0x550034c650, L_0x550034ce50, C4<0>, C4<0>;
L_0x550034c730 .functor AND 1, L_0x550034c330, L_0x550034cc60, C4<1>, C4<1>;
L_0x550034c7d0 .functor AND 1, L_0x550034cc60, L_0x550034ce50, C4<1>, C4<1>;
L_0x550034c8c0 .functor OR 1, L_0x550034c730, L_0x550034c7d0, C4<0>, C4<0>;
L_0x550034c9d0 .functor AND 1, L_0x550034ce50, L_0x550034c330, C4<1>, C4<1>;
L_0x550034ca80 .functor OR 1, L_0x550034c8c0, L_0x550034c9d0, C4<0>, C4<0>;
v0x5500343830_0 .net "Cin", 0 0, L_0x550034ce50;  1 drivers
v0x5500343910_0 .net "Cout", 0 0, L_0x550034ca80;  alias, 1 drivers
v0x55003439d0_0 .net "In1", 0 0, L_0x550034c330;  1 drivers
v0x5500343aa0_0 .net "In2", 0 0, L_0x550034cc60;  1 drivers
v0x5500343b60_0 .net "Sum", 0 0, L_0x550034c6c0;  1 drivers
v0x5500343c70_0 .net *"_s0", 0 0, L_0x550034c650;  1 drivers
v0x5500343d50_0 .net *"_s10", 0 0, L_0x550034c9d0;  1 drivers
v0x5500343e30_0 .net *"_s4", 0 0, L_0x550034c730;  1 drivers
v0x5500343f10_0 .net *"_s6", 0 0, L_0x550034c7d0;  1 drivers
v0x5500344080_0 .net *"_s8", 0 0, L_0x550034c8c0;  1 drivers
S_0x55003454d0 .scope module, "data" "dmem" 2 25, 6 3 0, S_0x5500319e60;
 .timescale -9 -12;
    .port_info 0 /INOUT 8 "data"
    .port_info 1 /INPUT 4 "addr"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "oe"
L_0x550034d410 .functor AND 1, v0x5500347b20_0, L_0x550034d320, C4<1>, C4<1>;
v0x5500345710_0 .net *"_s1", 0 0, L_0x550034d320;  1 drivers
v0x55003457f0_0 .net *"_s2", 0 0, L_0x550034d410;  1 drivers
o0x5501f54b78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55003458d0_0 name=_s4
v0x55003459c0_0 .net "addr", 3 0, v0x5500347490_0;  1 drivers
v0x5500345aa0_0 .net "clk", 0 0, v0x55003477f0_0;  1 drivers
v0x5500345bb0_0 .net8 "data", 7 0, RS_0x5501f54c08;  alias, 2 drivers
v0x5500345c90_0 .net "oe", 0 0, v0x5500347b20_0;  1 drivers
v0x5500345d50 .array "ram", 0 7, 7 0;
v0x5500345e10_0 .var "tmp", 7 0;
v0x5500345f80_0 .net "we", 0 0, v0x5500347e60_0;  1 drivers
E_0x55003003b0 .event posedge, v0x5500345aa0_0;
L_0x550034d320 .reduce/nor v0x5500347e60_0;
L_0x550034d520 .functor MUXZ 8, o0x5501f54b78, v0x5500345e10_0, L_0x550034d410, C4<>;
S_0x55003460e0 .scope module, "dp" "datapath" 2 24, 7 3 0, S_0x5500319e60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /INPUT 1 "mux"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 8 "out"
v0x55003462b0_0 .net "clk", 0 0, v0x55003477f0_0;  alias, 1 drivers
v0x55003463a0_0 .net "in", 7 0, L_0x550030ace0;  alias, 1 drivers
v0x5500346470_0 .net "mux", 0 0, v0x5500347550_0;  1 drivers
v0x5500346540_0 .var "out", 7 0;
E_0x55003004f0 .event edge, v0x5500346470_0, v0x5500345350_0;
S_0x55003466a0 .scope module, "mem" "imem" 2 26, 8 1 0, S_0x5500319e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "rd"
    .port_info 1 /INPUT 4 "a"
L_0x550034d840 .functor BUFZ 16, L_0x550034d610, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5500346890_0 .net *"_s0", 15 0, L_0x550034d610;  1 drivers
v0x5500346990_0 .net *"_s2", 6 0, L_0x550034d6b0;  1 drivers
L_0x5501f840f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5500346a70_0 .net *"_s5", 2 0, L_0x5501f840f0;  1 drivers
v0x5500346b30_0 .net "a", 3 0, v0x5500347c80_0;  1 drivers
v0x5500346c10 .array "ram", 31 0, 15 0;
v0x5500346d20_0 .net "rd", 15 0, L_0x550034d840;  alias, 1 drivers
L_0x550034d610 .array/port v0x5500346c10, L_0x550034d6b0;
L_0x550034d6b0 .concat [ 4 3 0 0], v0x5500347c80_0, L_0x5501f840f0;
    .scope S_0x55002ddb20;
T_0 ;
    %wait E_0x55003008f0;
    %load/vec4 v0x5500345270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v0x5500344bd0_0;
    %store/vec4 v0x5500344cc0_0, 0, 8;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x5500344bd0_0;
    %assign/vec4 v0x5500344cc0_0, 0;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x5500345190_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5500344cc0_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x5500344860_0;
    %load/vec4 v0x5500344940_0;
    %and;
    %assign/vec4 v0x5500344cc0_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x5500344860_0;
    %load/vec4 v0x5500344940_0;
    %or;
    %assign/vec4 v0x5500344cc0_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55003460e0;
T_1 ;
    %wait E_0x55003004f0;
    %load/vec4 v0x5500346470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55003463a0_0;
    %assign/vec4 v0x5500346540_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55003454d0;
T_2 ;
    %wait E_0x55003003b0;
    %load/vec4 v0x5500345f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5500345bb0_0;
    %load/vec4 v0x55003459c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5500345d50, 0, 4;
    %delay 1000, 0;
    %vpi_call 6 18 "$display", "Checking if STUR works..." {0 0 0};
    %load/vec4 v0x55003459c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5500345d50, 4;
    %vpi_call 6 19 "$display", "this is ram[addr]: %d", S<0,vec4,u8> {1 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5500345bb0_0;
    %assign/vec4 v0x5500345e10_0, 0;
T_2.1 ;
    %delay 1000, 0;
    %vpi_call 6 25 "$display", "Checking if databus is working..." {0 0 0};
    %vpi_call 6 26 "$display", "this is tmp: %d", v0x5500345e10_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x55003466a0;
T_3 ;
    %vpi_call 8 9 "$readmemh", "test1.txt", v0x5500346c10 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5500319e60;
T_4 ;
    %wait E_0x55003003b0;
    %load/vec4 v0x5500347bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 15, 8;
    %store/vec4 v0x5500346e60_0, 0, 8;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v0x55003472f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55003473d0, 4;
    %assign/vec4 v0x5500346e60_0, 0;
    %load/vec4 v0x55003471c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55003473d0, 4;
    %assign/vec4 v0x5500346f70_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5500347680_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5500347750_0;
    %load/vec4 v0x5500347120_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55003473d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %jmp T_4.10;
T_4.1 ;
    %load/vec4 v0x55003472f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55003473d0, 4;
    %assign/vec4 v0x5500346e60_0, 0;
    %load/vec4 v0x55003471c0_0;
    %pad/u 8;
    %assign/vec4 v0x5500346f70_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5500347680_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5500347750_0;
    %load/vec4 v0x5500347120_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55003473d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0x55003472f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55003473d0, 4;
    %assign/vec4 v0x5500346e60_0, 0;
    %load/vec4 v0x55003471c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55003473d0, 4;
    %assign/vec4 v0x5500346f70_0, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5500347680_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5500347750_0;
    %load/vec4 v0x5500347120_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55003473d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x55003472f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55003473d0, 4;
    %assign/vec4 v0x5500346e60_0, 0;
    %load/vec4 v0x55003471c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55003473d0, 4;
    %assign/vec4 v0x5500346f70_0, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5500347680_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5500347750_0;
    %load/vec4 v0x5500347120_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55003473d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0x55003472f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55003473d0, 4;
    %assign/vec4 v0x5500346e60_0, 0;
    %load/vec4 v0x55003471c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55003473d0, 4;
    %assign/vec4 v0x5500346f70_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5500347680_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5500347750_0;
    %load/vec4 v0x5500347120_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55003473d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %jmp T_4.10;
T_4.5 ;
    %vpi_call 2 77 "$display", "\012Register Values\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55003478e0_0, 0, 32;
T_4.11 ;
    %load/vec4 v0x55003478e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.12, 5;
    %vpi_call 2 79 "$display", "Rx[%d]: %d", v0x55003478e0_0, &A<v0x55003473d0, v0x55003478e0_0 > {0 0 0};
    %load/vec4 v0x55003478e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55003478e0_0, 0, 32;
    %jmp T_4.11;
T_4.12 ;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x5500347120_0;
    %store/vec4 v0x5500347490_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5500346e60_0, 0;
    %load/vec4 v0x55003472f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55003473d0, 4;
    %assign/vec4 v0x5500346f70_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5500347680_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5500347b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5500347e60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5500347e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5500347550_0, 0, 1;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x5500347120_0;
    %store/vec4 v0x5500347490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5500347e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5500347b20_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5500347750_0;
    %load/vec4 v0x55003472f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55003473d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5500347b20_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %vpi_call 2 103 "$finish" {0 0 0};
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5500319e60;
T_5 ;
    %wait E_0x5500300630;
    %load/vec4 v0x5500347c80_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5500347c80_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x55003479a0_0;
    %store/vec4 v0x5500347a60_0, 0, 16;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5500319e60;
T_6 ;
    %delay 50000, 0;
    %load/vec4 v0x55003477f0_0;
    %inv;
    %store/vec4 v0x55003477f0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5500319e60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55003477f0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %split/vec4 4;
    %assign/vec4 v0x5500347490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5500347550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5500347b20_0, 0;
    %assign/vec4 v0x5500347e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55003478e0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55003478e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55003478e0_0;
    %store/vec4a v0x55003473d0, 4, 0;
    %load/vec4 v0x55003478e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55003478e0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55003478e0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5500347c80_0, 0, 4;
    %delay 100000, 0;
    %vpi_call 2 128 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 129 "$dumpvars", 32'sb00000000000000000000000000000000, v0x55003477f0_0, v0x5500347a60_0, v0x5500347d70_0, &A<v0x55003473d0, 0>, &A<v0x55003473d0, 1>, &A<v0x55003473d0, 2>, &A<v0x55003473d0, 3>, &A<v0x55003473d0, 4>, &A<v0x55003473d0, 5>, &A<v0x55003473d0, 6>, &A<v0x55003473d0, 7> {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu.v";
    "alu.v";
    "adder8bit.v";
    "fullAdder.v";
    "dmem.v";
    "datapath.v";
    "imem.v";
