$date
	Sun Oct 23 06:03:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#708826
b1110 &
b1110 %
1$
b1110 !
1"
#708827
0"
#708830
b111 &
b111 %
#708834
b10110 &
b10110 %
#708838
b1011 &
b1011 %
#708842
b100010 &
b100010 %
#708846
b10001 &
b10001 %
#708850
b110100 &
b110100 %
#708854
b11010 &
b11010 %
#708858
b1101 &
b1101 %
#708862
b101000 &
b101000 %
#708866
b10100 &
b10100 %
#708870
b1010 &
b1010 %
#708874
b101 &
b101 %
#708878
b10000 &
b10000 %
#708882
b1000 &
b1000 %
#708886
b100 &
b100 %
#708890
b10 &
b10 %
#708894
b1 &
1#
b1 %
#708898
b0 &
b0 %
0#
0$
#1697691
b11010 !
1"
#1697694
b11010 &
b11010 %
1$
#1697695
0"
#1697698
b1101 &
b1101 %
#1697702
b101000 &
b101000 %
#1697706
b10100 &
b10100 %
#1697710
b1010 &
b1010 %
#1697714
b101 &
b101 %
#1697718
b10000 &
b10000 %
#1697722
b1000 &
b1000 %
#1697726
b100 &
b100 %
#1697730
b10 &
b10 %
#1697734
b1 &
1#
b1 %
#1697738
b0 &
b0 %
0#
0$
#2701447
b11 !
1"
#2701450
b11 &
b11 %
1$
#2701451
0"
#2701454
b1010 &
b1010 %
#2701458
b101 &
b101 %
#2701462
b10000 &
b10000 %
#2701466
b1000 &
b1000 %
#2701470
b100 &
b100 %
#2701474
b10 &
b10 %
#2701478
b1 &
1#
b1 %
#2701482
b0 &
b0 %
0#
0$
#4500012
