INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/homework6/homework6.srcs/sources_1/new/sel_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel_sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/homework6/homework6.srcs/sources_1/new/singleport8x4ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleport8x4ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/homework6/homework6.srcs/sim_1/new/sort_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sortmain
