
        <!DOCTYPE html>
        <html lang="en">
        <head>
            <meta charset="UTF-8">
            <title>Code Files</title>
            <style>
                .column {
                    width: 47%;
                    float: left;
                    padding: 12px;
                    border: 2px solid #ffd0d0;
                }
        
                .modal {
                    display: none;
                    position: fixed;
                    z-index: 1;
                    left: 0;
                    top: 0;
                    width: 100%;
                    height: 100%;
                    overflow: auto;
                    background-color: rgb(0, 0, 0);
                    background-color: rgba(0, 0, 0, 0.4);
                }
    
                .modal-content {
                    height: 250%;
                    background-color: #fefefe;
                    margin: 5% auto;
                    padding: 20px;
                    border: 1px solid #888;
                    width: 80%;
                }
    
                .close {
                    color: #aaa;
                    float: right;
                    font-size: 20px;
                    font-weight: bold;
                    text-align: right;
                }
    
                .close:hover, .close:focus {
                    color: black;
                    text-decoration: none;
                    cursor: pointer;
                }
    
                .row {
                    float: right;
                    width: 100%;
                }
    
                .column_space  {
                    white - space: pre-wrap;
                }
                 
                pre {
                    width: 100%;
                    overflow-y: auto;
                    background: #f8fef2;
                }
                
                .match {
                    cursor:pointer; 
                    background-color:#00ffbb;
                }
        </style>
    </head>
    <body>
        <h2>Tokens: 15, <button onclick='openModal()' class='match'></button></h2>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrfx_gppi.h</h3>
            <pre><code>1  #ifndef NRFX_GPPI_H
2  #define NRFX_GPPI_H
3  #include <nrfx.h>
4  #ifdef __cplusplus
5  extern "C" {
6  #endif
7  #if defined(PPI_PRESENT)
8  #include <hal/nrf_ppi.h>
9  typedef enum
10  {
11      NRFX_GPPI_CHANNEL_GROUP0 = NRF_PPI_CHANNEL_GROUP0,
12      NRFX_GPPI_CHANNEL_GROUP1 = NRF_PPI_CHANNEL_GROUP1,
13      NRFX_GPPI_CHANNEL_GROUP2 = NRF_PPI_CHANNEL_GROUP2,
14      NRFX_GPPI_CHANNEL_GROUP3 = NRF_PPI_CHANNEL_GROUP3,
15  #if (PPI_GROUP_NUM > 4)
16      NRFX_GPPI_CHANNEL_GROUP4 = NRF_PPI_CHANNEL_GROUP4,
17      NRFX_GPPI_CHANNEL_GROUP5 = NRF_PPI_CHANNEL_GROUP5,
18  #endif
19  } nrfx_gppi_channel_group_t;
20  typedef enum
21  {
22      NRFX_GPPI_TASK_CHG0_EN  = NRF_PPI_TASK_CHG0_EN,
23      NRFX_GPPI_TASK_CHG0_DIS = NRF_PPI_TASK_CHG0_DIS,
24      NRFX_GPPI_TASK_CHG1_EN  = NRF_PPI_TASK_CHG1_EN,
25      NRFX_GPPI_TASK_CHG1_DIS = NRF_PPI_TASK_CHG1_DIS,
26      NRFX_GPPI_TASK_CHG2_EN  = NRF_PPI_TASK_CHG2_EN,
27      NRFX_GPPI_TASK_CHG2_DIS = NRF_PPI_TASK_CHG2_DIS,
28      NRFX_GPPI_TASK_CHG3_EN  = NRF_PPI_TASK_CHG3_EN,
29      NRFX_GPPI_TASK_CHG3_DIS = NRF_PPI_TASK_CHG3_DIS,
30  #if (PPI_GROUP_NUM > 4)
31      NRFX_GPPI_TASK_CHG4_EN  = NRF_PPI_TASK_CHG4_EN,
32      NRFX_GPPI_TASK_CHG4_DIS = NRF_PPI_TASK_CHG4_DIS,
33      NRFX_GPPI_TASK_CHG5_EN  = NRF_PPI_TASK_CHG5_EN,
34      NRFX_GPPI_TASK_CHG5_DIS = NRF_PPI_TASK_CHG5_DIS
35  #endif
36  } nrfx_gppi_task_t;
37  #elif defined(DPPI_PRESENT)
38  #include <hal/nrf_dppi.h>
39  typedef enum
40  {
41      NRFX_GPPI_CHANNEL_GROUP0 = NRF_DPPI_CHANNEL_GROUP0,
42      NRFX_GPPI_CHANNEL_GROUP1 = NRF_DPPI_CHANNEL_GROUP1,
43      NRFX_GPPI_CHANNEL_GROUP2 = NRF_DPPI_CHANNEL_GROUP2,
44      NRFX_GPPI_CHANNEL_GROUP3 = NRF_DPPI_CHANNEL_GROUP3,
45      NRFX_GPPI_CHANNEL_GROUP4 = NRF_DPPI_CHANNEL_GROUP4,
46      NRFX_GPPI_CHANNEL_GROUP5 = NRF_DPPI_CHANNEL_GROUP5,
47  } nrfx_gppi_channel_group_t;
48  typedef enum
49  {
50      NRFX_GPPI_TASK_CHG0_EN  = NRF_DPPI_TASK_CHG0_EN,
51      NRFX_GPPI_TASK_CHG0_DIS = NRF_DPPI_TASK_CHG0_DIS,
52      NRFX_GPPI_TASK_CHG1_EN  = NRF_DPPI_TASK_CHG1_EN,
53      NRFX_GPPI_TASK_CHG1_DIS = NRF_DPPI_TASK_CHG1_DIS,
54      NRFX_GPPI_TASK_CHG2_EN  = NRF_DPPI_TASK_CHG2_EN,
55      NRFX_GPPI_TASK_CHG2_DIS = NRF_DPPI_TASK_CHG2_DIS,
56      NRFX_GPPI_TASK_CHG3_EN  = NRF_DPPI_TASK_CHG3_EN,
57      NRFX_GPPI_TASK_CHG3_DIS = NRF_DPPI_TASK_CHG3_DIS,
58      NRFX_GPPI_TASK_CHG4_EN  = NRF_DPPI_TASK_CHG4_EN,
59      NRFX_GPPI_TASK_CHG4_DIS = NRF_DPPI_TASK_CHG4_DIS,
60      NRFX_GPPI_TASK_CHG5_EN  = NRF_DPPI_TASK_CHG5_EN,
61      NRFX_GPPI_TASK_CHG5_DIS = NRF_DPPI_TASK_CHG5_DIS
62  } nrfx_gppi_task_t;
63  #elif defined(__NRFX_DOXYGEN__)
64  typedef enum
65  {
66      NRFX_GPPI_CHANNEL_GROUP0, &bsol;**< Channel group 0.*/
67      NRFX_GPPI_CHANNEL_GROUP1, &bsol;**< Channel group 1.*/
68      NRFX_GPPI_CHANNEL_GROUP2, &bsol;**< Channel group 2.*/
69      NRFX_GPPI_CHANNEL_GROUP3, &bsol;**< Channel group 3.*/
70      NRFX_GPPI_CHANNEL_GROUP4, &bsol;**< Channel group 4.*/
71      NRFX_GPPI_CHANNEL_GROUP5, &bsol;**< Channel group 5.*/
72  } nrfx_gppi_channel_group_t;
73  typedef enum
74  {
75      NRFX_GPPI_TASK_CHG0_EN,  &bsol;**< Task for enabling channel group 0 */
76      NRFX_GPPI_TASK_CHG0_DIS, &bsol;**< Task for disabling channel group 0 */
77      NRFX_GPPI_TASK_CHG1_EN,  &bsol;**< Task for enabling channel group 1 */
78      NRFX_GPPI_TASK_CHG1_DIS, &bsol;**< Task for disabling channel group 1 */
79      NRFX_GPPI_TASK_CHG2_EN,  &bsol;**< Task for enabling channel group 2 */
80      NRFX_GPPI_TASK_CHG2_DIS, &bsol;**< Task for disabling channel group 2 */
81      NRFX_GPPI_TASK_CHG3_EN,  &bsol;**< Task for enabling channel group 3 */
82      NRFX_GPPI_TASK_CHG3_DIS, &bsol;**< Task for disabling channel group 3 */
83      NRFX_GPPI_TASK_CHG4_EN,  &bsol;**< Task for enabling channel group 4 */
84      NRFX_GPPI_TASK_CHG4_DIS, &bsol;**< Task for disabling channel group 4 */
85      NRFX_GPPI_TASK_CHG5_EN,  &bsol;**< Task for enabling channel group 5 */
86      NRFX_GPPI_TASK_CHG5_DIS, &bsol;**< Task for disabling channel group 5 */
87  } nrfx_gppi_task_t;
88  #endif 
89  __STATIC_INLINE bool nrfx_gppi_channel_check(uint8_t channel);
90  __STATIC_INLINE void nrfx_gppi_channels_disable_all(void);
91  __STATIC_INLINE void nrfx_gppi_channels_enable(uint32_t mask);
92  __STATIC_INLINE void nrfx_gppi_channels_disable(uint32_t mask);
93  __STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep);
94  __STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep);
95  __STATIC_INLINE void nrfx_gppi_channel_endpoints_setup(uint8_t  channel,
96                                                         uint32_t eep,
97                                                         uint32_t tep);
98  __STATIC_INLINE void nrfx_gppi_event_endpoint_clear(uint8_t channel, uint32_t eep);
99  __STATIC_INLINE void nrfx_gppi_task_endpoint_clear(uint8_t channel, uint32_t tep);
100  #if defined(PPI_FEATURE_FORKS_PRESENT) || defined(DPPI_PRESENT) || defined(__NRFX_DOXYGEN__)
101  __STATIC_INLINE void nrfx_gppi_fork_endpoint_setup(uint8_t channel, uint32_t fork_tep);
102  __STATIC_INLINE void nrfx_gppi_fork_endpoint_clear(uint8_t channel, uint32_t fork_tep);
103  #endif 
104  __STATIC_INLINE void nrfx_gppi_channels_include_in_group(uint32_t                  channel_mask,
<span onclick='openModal()' class='match'>105                                                           nrfx_gppi_channel_group_t channel_group);
106  __STATIC_INLINE void nrfx_gppi_channels_remove_from_group(uint32_t                  channel_mask,
107                                                            nrfx_gppi_channel_group_t channel_group);
108  __STATIC_INLINE void nrfx_gppi_group_clear(nrfx_gppi_channel_group_t channel_group);
</span>109  __STATIC_INLINE void nrfx_gppi_group_enable(nrfx_gppi_channel_group_t channel_group);
110  __STATIC_INLINE void nrfx_gppi_group_disable(nrfx_gppi_channel_group_t channel_group);
111  __STATIC_INLINE void nrfx_gppi_task_trigger(nrfx_gppi_task_t task);
112  __STATIC_INLINE uint32_t nrfx_gppi_task_address_get(nrfx_gppi_task_t task);
113  __STATIC_INLINE nrfx_gppi_task_t nrfx_gppi_group_disable_task_get(nrfx_gppi_channel_group_t group);
114  __STATIC_INLINE nrfx_gppi_task_t nrfx_gppi_group_enable_task_get(nrfx_gppi_channel_group_t group);
115  #if defined(PPI_PRESENT)
116  __STATIC_INLINE bool nrfx_gppi_channel_check(uint8_t channel)
117  {
118      return (nrf_ppi_channel_enable_get(NRF_PPI, (nrf_ppi_channel_t)channel) ==
119              NRF_PPI_CHANNEL_ENABLED);
120  }
121  __STATIC_INLINE void nrfx_gppi_channels_disable_all(void)
122  {
123      nrf_ppi_channels_disable_all(NRF_PPI);
124  }
125  __STATIC_INLINE void nrfx_gppi_channels_enable(uint32_t mask)
126  {
127      nrf_ppi_channels_enable(NRF_PPI, mask);
128  }
129  __STATIC_INLINE void nrfx_gppi_channels_disable(uint32_t mask)
130  {
131      nrf_ppi_channels_disable(NRF_PPI, mask);
132  }
133  __STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
134  {
135      nrf_ppi_event_endpoint_setup(NRF_PPI, (nrf_ppi_channel_t)channel, eep);
136  }
137  __STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
138  {
139      nrf_ppi_task_endpoint_setup(NRF_PPI, (nrf_ppi_channel_t)channel, tep);
140  }
141  __STATIC_INLINE void nrfx_gppi_channel_endpoints_setup(uint8_t  channel,
142                                                         uint32_t eep,
143                                                         uint32_t tep)
144  {
145      nrf_ppi_channel_endpoint_setup(NRF_PPI, (nrf_ppi_channel_t)channel, eep, tep);
146  }
147  __STATIC_INLINE void nrfx_gppi_event_endpoint_clear(uint8_t channel, uint32_t eep)
148  {
149      (void)eep;
150       nrf_ppi_event_endpoint_setup(NRF_PPI, (nrf_ppi_channel_t)channel, 0);
151  }
152  __STATIC_INLINE void nrfx_gppi_task_endpoint_clear(uint8_t channel, uint32_t tep)
153  {
154      (void)tep;
155      nrf_ppi_task_endpoint_setup(NRF_PPI, (nrf_ppi_channel_t)channel, 0);
156  }
157  #if defined(PPI_FEATURE_FORKS_PRESENT)
158  __STATIC_INLINE void nrfx_gppi_fork_endpoint_setup(uint8_t channel, uint32_t fork_tep)
159  {
160      nrf_ppi_fork_endpoint_setup(NRF_PPI, (nrf_ppi_channel_t)channel, fork_tep);
161  }
162  __STATIC_INLINE void nrfx_gppi_fork_endpoint_clear(uint8_t channel, uint32_t fork_tep)
163  {
164      (void)fork_tep;
165      nrf_ppi_fork_endpoint_setup(NRF_PPI, (nrf_ppi_channel_t)channel, 0);
166  }
167  #endif
168  __STATIC_INLINE void nrfx_gppi_channels_include_in_group(uint32_t                  channel_mask,
169                                                           nrfx_gppi_channel_group_t channel_group)
170  {
171      nrf_ppi_channels_include_in_group(NRF_PPI,
172                                        channel_mask,
173                                        (nrf_ppi_channel_group_t)channel_group);
174  }
175  __STATIC_INLINE void nrfx_gppi_channels_remove_from_group(uint32_t                  channel_mask,
176                                                            nrfx_gppi_channel_group_t channel_group)
177  {
178      nrf_ppi_channels_remove_from_group(NRF_PPI,
179                                         channel_mask,
180                                         (nrf_ppi_channel_group_t)channel_group);
181  }
182  __STATIC_INLINE void nrfx_gppi_group_clear(nrfx_gppi_channel_group_t channel_group)
183  {
184      nrf_ppi_group_clear(NRF_PPI, (nrf_ppi_channel_group_t)channel_group);
185  }
186  __STATIC_INLINE void nrfx_gppi_group_enable(nrfx_gppi_channel_group_t channel_group)
187  {
188      nrf_ppi_group_enable(NRF_PPI, (nrf_ppi_channel_group_t)channel_group);
189  }
190  __STATIC_INLINE void nrfx_gppi_group_disable(nrfx_gppi_channel_group_t channel_group)
191  {
192      nrf_ppi_group_disable(NRF_PPI, (nrf_ppi_channel_group_t)channel_group);
193  }
194  __STATIC_INLINE void nrfx_gppi_task_trigger(nrfx_gppi_task_t task)
195  {
196      nrf_ppi_task_trigger(NRF_PPI, (nrf_ppi_task_t)task);
197  }
198  __STATIC_INLINE uint32_t nrfx_gppi_task_address_get(nrfx_gppi_task_t task)
199  {
200      return (uint32_t)nrf_ppi_task_address_get(NRF_PPI, (nrf_ppi_task_t)task);
201  }
202  __STATIC_INLINE nrfx_gppi_task_t nrfx_gppi_group_disable_task_get(nrfx_gppi_channel_group_t group)
203  {
204      return (nrfx_gppi_task_t)nrf_ppi_group_disable_task_get(NRF_PPI, (uint8_t)group);
205  }
206  __STATIC_INLINE nrfx_gppi_task_t nrfx_gppi_group_enable_task_get(nrfx_gppi_channel_group_t group)
207  {
208      return (nrfx_gppi_task_t)nrf_ppi_group_enable_task_get(NRF_PPI, (uint8_t)group);
209  }
210  #elif defined(DPPI_PRESENT)
211  __STATIC_INLINE bool nrfx_gppi_channel_check(uint8_t channel)
212  {
213      return nrf_dppi_channel_check(NRF_DPPIC, channel);
214  }
215  __STATIC_INLINE void nrfx_gppi_channels_disable_all(void)
216  {
217      nrf_dppi_channels_disable_all(NRF_DPPIC);
218  }
219  __STATIC_INLINE void nrfx_gppi_channels_enable(uint32_t mask)
220  {
221      nrf_dppi_channels_enable(NRF_DPPIC, mask);
222  }
223  __STATIC_INLINE void nrfx_gppi_channels_disable(uint32_t mask)
224  {
225      nrf_dppi_channels_disable(NRF_DPPIC, mask);
226  }
227  __STATIC_INLINE void nrfx_gppi_task_trigger(nrfx_gppi_task_t task)
228  {
229      nrf_dppi_task_trigger(NRF_DPPIC, (nrf_dppi_task_t)task);
230  }
231  __STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
232  {
233      NRFX_ASSERT(eep);
234      *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
235  }
236  __STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
237  {
238      NRFX_ASSERT(tep);
239      *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
240  }
241  __STATIC_INLINE void nrfx_gppi_channel_endpoints_setup(uint8_t  channel,
242                                                         uint32_t eep,
243                                                         uint32_t tep)
244  {
245      nrfx_gppi_event_endpoint_setup(channel, eep);
246      nrfx_gppi_task_endpoint_setup(channel, tep);
247  }
248  __STATIC_INLINE void nrfx_gppi_event_endpoint_clear(uint8_t channel, uint32_t eep)
249  {
250      NRFX_ASSERT(eep);
251      (void)channel;
252      *((volatile uint32_t *)(eep + 0x80uL)) = 0;
253  }
254  __STATIC_INLINE void nrfx_gppi_task_endpoint_clear(uint8_t channel, uint32_t tep)
255  {
256      NRFX_ASSERT(tep);
257      (void)channel;
258      *((volatile uint32_t *)(tep + 0x80uL)) = 0;
259  }
260  __STATIC_INLINE void nrfx_gppi_fork_endpoint_setup(uint8_t channel, uint32_t fork_tep)
261  {
262      nrfx_gppi_task_endpoint_setup(channel, fork_tep);
263  }
264  __STATIC_INLINE void nrfx_gppi_fork_endpoint_clear(uint8_t channel, uint32_t fork_tep)
265  {
266      nrfx_gppi_task_endpoint_clear(channel, fork_tep);
267  }
268  __STATIC_INLINE void nrfx_gppi_channels_include_in_group(uint32_t                  channel_mask,
269                                                           nrfx_gppi_channel_group_t channel_group)
270  {
271      nrf_dppi_channels_include_in_group(NRF_DPPIC,
272                                         channel_mask,
273                                         (nrf_dppi_channel_group_t)channel_group);
274  }
275  __STATIC_INLINE void nrfx_gppi_channels_remove_from_group(uint32_t                  channel_mask,
276                                                            nrfx_gppi_channel_group_t channel_group)
277  {
278      nrf_dppi_channels_remove_from_group(NRF_DPPIC,
279                                          channel_mask,
280                                          (nrf_dppi_channel_group_t)channel_group);
281  }
282  __STATIC_INLINE void nrfx_gppi_group_clear(nrfx_gppi_channel_group_t channel_group)
283  {
284      nrf_dppi_group_clear(NRF_DPPIC, (nrf_dppi_channel_group_t)channel_group);
285  }
286  __STATIC_INLINE void nrfx_gppi_group_enable(nrfx_gppi_channel_group_t channel_group)
287  {
288      nrf_dppi_group_enable(NRF_DPPIC, (nrf_dppi_channel_group_t)channel_group);
289  }
290  __STATIC_INLINE void nrfx_gppi_group_disable(nrfx_gppi_channel_group_t channel_group)
291  {
292      nrf_dppi_group_disable(NRF_DPPIC, (nrf_dppi_channel_group_t)channel_group);
293  }
294  __STATIC_INLINE uint32_t nrfx_gppi_task_address_get(nrfx_gppi_task_t gppi_task)
295  {
296      return nrf_dppi_task_address_get(NRF_DPPIC, (nrf_dppi_task_t)gppi_task);
297  }
298  __STATIC_INLINE nrfx_gppi_task_t nrfx_gppi_group_disable_task_get(nrfx_gppi_channel_group_t group)
299  {
300      return (nrfx_gppi_task_t) nrf_dppi_group_disable_task_get((uint8_t)group);
301  }
302  __STATIC_INLINE nrfx_gppi_task_t nrfx_gppi_group_enable_task_get(nrfx_gppi_channel_group_t group)
303  {
304      return (nrfx_gppi_task_t) nrf_dppi_group_enable_task_get((uint8_t)group);
305  }
306  #else
307  #error "Neither PPI nor DPPI is present in the SoC currently in use."
308  #endif
309  #ifdef __cplusplus
310  }
311  #endif
312  #endif 
</code></pre>
        </div>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_gpio.h</h3>
            <pre><code>1  #ifndef NRF_GPIO_H__
2  #define NRF_GPIO_H__
3  #include <nrfx.h>
4  #ifdef __cplusplus
5  extern "C" {
6  #endif
7  #ifndef NRF_P0
8  #define NRF_P0 NRF_GPIO
9  #endif
10  #if (GPIO_COUNT == 1)
11  #define NUMBER_OF_PINS (P0_PIN_NUM)
12  #define GPIO_REG_LIST  {NRF_P0}
13  #elif (GPIO_COUNT == 2)
14  #define NUMBER_OF_PINS (P0_PIN_NUM + P1_PIN_NUM)
15  #define GPIO_REG_LIST  {NRF_P0, NRF_P1}
16  #else
17  #error "Not supported."
18  #endif
19  #if defined(GPIO_LATCH_PIN0_Msk) || defined(__NRFX_DOXYGEN__)
20  #define NRF_GPIO_LATCH_PRESENT
21  #endif
22  #define NRF_GPIO_PIN_MAP(port, pin) (((port) << 5) | ((pin) & 0x1F))
23  typedef enum
24  {
25      NRF_GPIO_PIN_DIR_INPUT  = GPIO_PIN_CNF_DIR_Input, 
26      NRF_GPIO_PIN_DIR_OUTPUT = GPIO_PIN_CNF_DIR_Output 
27  } nrf_gpio_pin_dir_t;
28  typedef enum
29  {
30      NRF_GPIO_PIN_INPUT_CONNECT    = GPIO_PIN_CNF_INPUT_Connect,   
31      NRF_GPIO_PIN_INPUT_DISCONNECT = GPIO_PIN_CNF_INPUT_Disconnect 
32  } nrf_gpio_pin_input_t;
33  typedef enum
34  {
35      NRF_GPIO_PIN_NOPULL   = GPIO_PIN_CNF_PULL_Disabled, 
36      NRF_GPIO_PIN_PULLDOWN = GPIO_PIN_CNF_PULL_Pulldown, 
37      NRF_GPIO_PIN_PULLUP   = GPIO_PIN_CNF_PULL_Pullup,   
38  } nrf_gpio_pin_pull_t;
39  typedef enum
40  {
41      NRF_GPIO_PIN_S0S1 = GPIO_PIN_CNF_DRIVE_S0S1, 
42      NRF_GPIO_PIN_H0S1 = GPIO_PIN_CNF_DRIVE_H0S1, 
43      NRF_GPIO_PIN_S0H1 = GPIO_PIN_CNF_DRIVE_S0H1, 
44      NRF_GPIO_PIN_H0H1 = GPIO_PIN_CNF_DRIVE_H0H1, 
45      NRF_GPIO_PIN_D0S1 = GPIO_PIN_CNF_DRIVE_D0S1, 
46      NRF_GPIO_PIN_D0H1 = GPIO_PIN_CNF_DRIVE_D0H1, 
47      NRF_GPIO_PIN_S0D1 = GPIO_PIN_CNF_DRIVE_S0D1, 
48      NRF_GPIO_PIN_H0D1 = GPIO_PIN_CNF_DRIVE_H0D1, 
49  #if defined(GPIO_PIN_CNF_DRIVE_E0S1) || defined(__NRFX_DOXYGEN__)
50      NRF_GPIO_PIN_E0S1 = GPIO_PIN_CNF_DRIVE_E0S1, 
51  #endif
52  #if defined(GPIO_PIN_CNF_DRIVE_S0E1) || defined(__NRFX_DOXYGEN__)
53      NRF_GPIO_PIN_S0E1 = GPIO_PIN_CNF_DRIVE_S0E1, 
54  #endif
55  #if defined(GPIO_PIN_CNF_DRIVE_E0E1) || defined(__NRFX_DOXYGEN__)
56      NRF_GPIO_PIN_E0E1 = GPIO_PIN_CNF_DRIVE_E0E1, 
57  #endif
58  #if defined(GPIO_PIN_CNF_DRIVE_E0H1) || defined(__NRFX_DOXYGEN__)
59      NRF_GPIO_PIN_E0H1 = GPIO_PIN_CNF_DRIVE_E0H1, 
60  #endif
61  #if defined(GPIO_PIN_CNF_DRIVE_H0E1) || defined(__NRFX_DOXYGEN__)
62      NRF_GPIO_PIN_H0E1 = GPIO_PIN_CNF_DRIVE_H0E1, 
63  #endif
64  #if defined(GPIO_PIN_CNF_DRIVE_D0E1) || defined(__NRFX_DOXYGEN__)
65      NRF_GPIO_PIN_D0E1 = GPIO_PIN_CNF_DRIVE_D0E1, 
66  #endif
67  #if defined(GPIO_PIN_CNF_DRIVE_E0D1) || defined(__NRFX_DOXYGEN__)
68      NRF_GPIO_PIN_E0D1 = GPIO_PIN_CNF_DRIVE_E0D1, 
69  #endif
70  } nrf_gpio_pin_drive_t;
71  typedef enum
72  {
73      NRF_GPIO_PIN_NOSENSE    = GPIO_PIN_CNF_SENSE_Disabled, 
74      NRF_GPIO_PIN_SENSE_LOW  = GPIO_PIN_CNF_SENSE_Low,      
75      NRF_GPIO_PIN_SENSE_HIGH = GPIO_PIN_CNF_SENSE_High,     
76  } nrf_gpio_pin_sense_t;
77  #if defined(GPIO_PIN_CNF_MCUSEL_Msk) || defined(__NRFX_DOXYGEN__)
78  typedef enum
79  {
80      NRF_GPIO_PIN_MCUSEL_APP     = GPIO_PIN_CNF_MCUSEL_AppMCU,     
81      NRF_GPIO_PIN_MCUSEL_NETWORK = GPIO_PIN_CNF_MCUSEL_NetworkMCU, 
82      NRF_GPIO_PIN_MCUSEL_TND     = GPIO_PIN_CNF_MCUSEL_TND,        
83  } nrf_gpio_pin_mcusel_t;
84  #endif
85  NRF_STATIC_INLINE void nrf_gpio_range_cfg_output(uint32_t pin_range_start, uint32_t pin_range_end);
86  NRF_STATIC_INLINE void nrf_gpio_range_cfg_input(uint32_t            pin_range_start,
87                                                  uint32_t            pin_range_end,
88                                                  nrf_gpio_pin_pull_t pull_config);
89  NRF_STATIC_INLINE void nrf_gpio_cfg(
90      uint32_t             pin_number,
91      nrf_gpio_pin_dir_t   dir,
92      nrf_gpio_pin_input_t input,
93      nrf_gpio_pin_pull_t  pull,
94      nrf_gpio_pin_drive_t drive,
95      nrf_gpio_pin_sense_t sense);
96  NRF_STATIC_INLINE void nrf_gpio_cfg_output(uint32_t pin_number);
97  NRF_STATIC_INLINE void nrf_gpio_cfg_input(uint32_t pin_number, nrf_gpio_pin_pull_t pull_config);
98  NRF_STATIC_INLINE void nrf_gpio_cfg_default(uint32_t pin_number);
99  NRF_STATIC_INLINE void nrf_gpio_cfg_watcher(uint32_t pin_number);
100  NRF_STATIC_INLINE void nrf_gpio_input_disconnect(uint32_t pin_number);
101  NRF_STATIC_INLINE void nrf_gpio_cfg_sense_input(uint32_t             pin_number,
102                                                  nrf_gpio_pin_pull_t  pull_config,
<span onclick='openModal()' class='match'>103                                                  nrf_gpio_pin_sense_t sense_config);
104  NRF_STATIC_INLINE void nrf_gpio_cfg_sense_set(uint32_t             pin_number,
105                                                nrf_gpio_pin_sense_t sense_config);
106  NRF_STATIC_INLINE void nrf_gpio_pin_dir_set(uint32_t pin_number, nrf_gpio_pin_dir_t direction);
</span>107  NRF_STATIC_INLINE void nrf_gpio_pin_set(uint32_t pin_number);
108  NRF_STATIC_INLINE void nrf_gpio_pin_clear(uint32_t pin_number);
109  NRF_STATIC_INLINE void nrf_gpio_pin_toggle(uint32_t pin_number);
110  NRF_STATIC_INLINE void nrf_gpio_pin_write(uint32_t pin_number, uint32_t value);
111  NRF_STATIC_INLINE uint32_t nrf_gpio_pin_read(uint32_t pin_number);
112  NRF_STATIC_INLINE uint32_t nrf_gpio_pin_out_read(uint32_t pin_number);
113  NRF_STATIC_INLINE nrf_gpio_pin_sense_t nrf_gpio_pin_sense_get(uint32_t pin_number);
114  NRF_STATIC_INLINE nrf_gpio_pin_dir_t nrf_gpio_pin_dir_get(uint32_t pin_number);
115  NRF_STATIC_INLINE nrf_gpio_pin_input_t nrf_gpio_pin_input_get(uint32_t pin_number);
116  NRF_STATIC_INLINE nrf_gpio_pin_pull_t nrf_gpio_pin_pull_get(uint32_t pin_number);
117  NRF_STATIC_INLINE void nrf_gpio_port_dir_output_set(NRF_GPIO_Type * p_reg, uint32_t out_mask);
118  NRF_STATIC_INLINE void nrf_gpio_port_dir_input_set(NRF_GPIO_Type * p_reg, uint32_t in_mask);
119  NRF_STATIC_INLINE void nrf_gpio_port_dir_write(NRF_GPIO_Type * p_reg, uint32_t dir_mask);
120  NRF_STATIC_INLINE uint32_t nrf_gpio_port_dir_read(NRF_GPIO_Type const * p_reg);
121  NRF_STATIC_INLINE uint32_t nrf_gpio_port_in_read(NRF_GPIO_Type const * p_reg);
122  NRF_STATIC_INLINE uint32_t nrf_gpio_port_out_read(NRF_GPIO_Type const * p_reg);
123  NRF_STATIC_INLINE void nrf_gpio_port_out_write(NRF_GPIO_Type * p_reg, uint32_t value);
124  NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask);
125  NRF_STATIC_INLINE void nrf_gpio_port_out_clear(NRF_GPIO_Type * p_reg, uint32_t clr_mask);
126  NRF_STATIC_INLINE void nrf_gpio_ports_read(uint32_t   start_port,
127                                             uint32_t   length,
128                                             uint32_t * p_masks);
129  #if defined(NRF_GPIO_LATCH_PRESENT)
130  NRF_STATIC_INLINE void nrf_gpio_latches_read(uint32_t   start_port,
131                                               uint32_t   length,
132                                               uint32_t * p_masks);
133  NRF_STATIC_INLINE void nrf_gpio_latches_read_and_clear(uint32_t   start_port,
134                                                         uint32_t   length,
135                                                         uint32_t * p_masks);
136  NRF_STATIC_INLINE uint32_t nrf_gpio_pin_latch_get(uint32_t pin_number);
137  NRF_STATIC_INLINE void nrf_gpio_pin_latch_clear(uint32_t pin_number);
138  #endif 
139  #if defined(GPIO_PIN_CNF_MCUSEL_Msk) || defined(__NRFX_DOXYGEN__)
140  NRF_STATIC_INLINE void nrf_gpio_pin_mcu_select(uint32_t pin_number, nrf_gpio_pin_mcusel_t mcu);
141  #endif
142  #ifndef NRF_DECLARE_ONLY
143  NRF_STATIC_INLINE NRF_GPIO_Type * nrf_gpio_pin_port_decode(uint32_t * p_pin)
144  {
145      NRFX_ASSERT(*p_pin < NUMBER_OF_PINS);
146  #if (GPIO_COUNT == 1)
147      return NRF_P0;
148  #else
149      if (*p_pin < P0_PIN_NUM)
150      {
151          return NRF_P0;
152      }
153      else
154      {
155          *p_pin = *p_pin & (P0_PIN_NUM - 1);
156          return NRF_P1;
157      }
158  #endif
159  }
160  NRF_STATIC_INLINE void nrf_gpio_range_cfg_output(uint32_t pin_range_start, uint32_t pin_range_end)
161  {
162      for (; pin_range_start <= pin_range_end; pin_range_start++)
163      {
164          nrf_gpio_cfg_output(pin_range_start);
165      }
166  }
167  NRF_STATIC_INLINE void nrf_gpio_range_cfg_input(uint32_t            pin_range_start,
168                                                  uint32_t            pin_range_end,
169                                                  nrf_gpio_pin_pull_t pull_config)
170  {
171      for (; pin_range_start <= pin_range_end; pin_range_start++)
172      {
173          nrf_gpio_cfg_input(pin_range_start, pull_config);
174      }
175  }
176  NRF_STATIC_INLINE void nrf_gpio_cfg(
177      uint32_t             pin_number,
178      nrf_gpio_pin_dir_t   dir,
179      nrf_gpio_pin_input_t input,
180      nrf_gpio_pin_pull_t  pull,
181      nrf_gpio_pin_drive_t drive,
182      nrf_gpio_pin_sense_t sense)
183  {
184      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
185      reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
186                                 | ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos)
187                                 | ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)
188                                 | ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)
189                                 | ((uint32_t)sense << GPIO_PIN_CNF_SENSE_Pos);
190  }
191  NRF_STATIC_INLINE void nrf_gpio_cfg_output(uint32_t pin_number)
192  {
193      nrf_gpio_cfg(
194          pin_number,
195          NRF_GPIO_PIN_DIR_OUTPUT,
196          NRF_GPIO_PIN_INPUT_DISCONNECT,
197          NRF_GPIO_PIN_NOPULL,
198          NRF_GPIO_PIN_S0S1,
199          NRF_GPIO_PIN_NOSENSE);
200  }
201  NRF_STATIC_INLINE void nrf_gpio_cfg_input(uint32_t pin_number, nrf_gpio_pin_pull_t pull_config)
202  {
203      nrf_gpio_cfg(
204          pin_number,
205          NRF_GPIO_PIN_DIR_INPUT,
206          NRF_GPIO_PIN_INPUT_CONNECT,
207          pull_config,
208          NRF_GPIO_PIN_S0S1,
209          NRF_GPIO_PIN_NOSENSE);
210  }
211  NRF_STATIC_INLINE void nrf_gpio_cfg_default(uint32_t pin_number)
212  {
213      nrf_gpio_cfg(
214          pin_number,
215          NRF_GPIO_PIN_DIR_INPUT,
216          NRF_GPIO_PIN_INPUT_DISCONNECT,
217          NRF_GPIO_PIN_NOPULL,
218          NRF_GPIO_PIN_S0S1,
219          NRF_GPIO_PIN_NOSENSE);
220  }
221  NRF_STATIC_INLINE void nrf_gpio_cfg_watcher(uint32_t pin_number)
222  {
223      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
224      uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_INPUT_Msk;
225      reg->PIN_CNF[pin_number] = cnf | (GPIO_PIN_CNF_INPUT_Connect << GPIO_PIN_CNF_INPUT_Pos);
226  }
227  NRF_STATIC_INLINE void nrf_gpio_input_disconnect(uint32_t pin_number)
228  {
229      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
230      uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_INPUT_Msk;
231      reg->PIN_CNF[pin_number] = cnf | (GPIO_PIN_CNF_INPUT_Disconnect << GPIO_PIN_CNF_INPUT_Pos);
232  }
233  NRF_STATIC_INLINE void nrf_gpio_cfg_sense_input(uint32_t             pin_number,
234                                                  nrf_gpio_pin_pull_t  pull_config,
235                                                  nrf_gpio_pin_sense_t sense_config)
236  {
237      nrf_gpio_cfg(
238          pin_number,
239          NRF_GPIO_PIN_DIR_INPUT,
240          NRF_GPIO_PIN_INPUT_CONNECT,
241          pull_config,
242          NRF_GPIO_PIN_S0S1,
243          sense_config);
244  }
245  NRF_STATIC_INLINE void nrf_gpio_cfg_sense_set(uint32_t             pin_number,
246                                                nrf_gpio_pin_sense_t sense_config)
247  {
248      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
249      uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
250      reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
251  }
252  NRF_STATIC_INLINE void nrf_gpio_pin_dir_set(uint32_t pin_number, nrf_gpio_pin_dir_t direction)
253  {
254      if (direction == NRF_GPIO_PIN_DIR_INPUT)
255      {
256          nrf_gpio_cfg(
257              pin_number,
258              NRF_GPIO_PIN_DIR_INPUT,
259              NRF_GPIO_PIN_INPUT_CONNECT,
260              NRF_GPIO_PIN_NOPULL,
261              NRF_GPIO_PIN_S0S1,
262              NRF_GPIO_PIN_NOSENSE);
263      }
264      else
265      {
266          NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
267          reg->DIRSET = (1UL << pin_number);
268      }
269  }
270  NRF_STATIC_INLINE void nrf_gpio_pin_set(uint32_t pin_number)
271  {
272      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
273      nrf_gpio_port_out_set(reg, 1UL << pin_number);
274  }
275  NRF_STATIC_INLINE void nrf_gpio_pin_clear(uint32_t pin_number)
276  {
277      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
278      nrf_gpio_port_out_clear(reg, 1UL << pin_number);
279  }
280  NRF_STATIC_INLINE void nrf_gpio_pin_toggle(uint32_t pin_number)
281  {
282      NRF_GPIO_Type * reg        = nrf_gpio_pin_port_decode(&pin_number);
283      uint32_t        pins_state = reg->OUT;
284      reg->OUTSET = (~pins_state & (1UL << pin_number));
285      reg->OUTCLR = (pins_state & (1UL << pin_number));
286  }
287  NRF_STATIC_INLINE void nrf_gpio_pin_write(uint32_t pin_number, uint32_t value)
288  {
289      if (value == 0)
290      {
291          nrf_gpio_pin_clear(pin_number);
292      }
293      else
294      {
295          nrf_gpio_pin_set(pin_number);
296      }
297  }
298  NRF_STATIC_INLINE uint32_t nrf_gpio_pin_read(uint32_t pin_number)
299  {
300      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
301      return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
302  }
303  NRF_STATIC_INLINE uint32_t nrf_gpio_pin_out_read(uint32_t pin_number)
304  {
305      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
306      return ((nrf_gpio_port_out_read(reg) >> pin_number) & 1UL);
307  }
308  NRF_STATIC_INLINE nrf_gpio_pin_sense_t nrf_gpio_pin_sense_get(uint32_t pin_number)
309  {
310      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
311      return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
312                                     GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
313  }
314  NRF_STATIC_INLINE nrf_gpio_pin_dir_t nrf_gpio_pin_dir_get(uint32_t pin_number)
315  {
316      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
317      return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
318                                   GPIO_PIN_CNF_DIR_Msk) >> GPIO_PIN_CNF_DIR_Pos);
319  }
320  NRF_STATIC_INLINE nrf_gpio_pin_input_t nrf_gpio_pin_input_get(uint32_t pin_number)
321  {
322      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
323      return (nrf_gpio_pin_input_t)((reg->PIN_CNF[pin_number] &
324                                     GPIO_PIN_CNF_INPUT_Msk) >> GPIO_PIN_CNF_INPUT_Pos);
325  }
326  NRF_STATIC_INLINE nrf_gpio_pin_pull_t nrf_gpio_pin_pull_get(uint32_t pin_number)
327  {
328      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
329      return (nrf_gpio_pin_pull_t)((reg->PIN_CNF[pin_number] &
330                                    GPIO_PIN_CNF_PULL_Msk) >> GPIO_PIN_CNF_PULL_Pos);
331  }
332  NRF_STATIC_INLINE void nrf_gpio_port_dir_output_set(NRF_GPIO_Type * p_reg, uint32_t out_mask)
333  {
334      p_reg->DIRSET = out_mask;
335  }
336  NRF_STATIC_INLINE void nrf_gpio_port_dir_input_set(NRF_GPIO_Type * p_reg, uint32_t in_mask)
337  {
338      p_reg->DIRCLR = in_mask;
339  }
340  NRF_STATIC_INLINE void nrf_gpio_port_dir_write(NRF_GPIO_Type * p_reg, uint32_t value)
341  {
342      p_reg->DIR = value;
343  }
344  NRF_STATIC_INLINE uint32_t nrf_gpio_port_dir_read(NRF_GPIO_Type const * p_reg)
345  {
346      return p_reg->DIR;
347  }
348  NRF_STATIC_INLINE uint32_t nrf_gpio_port_in_read(NRF_GPIO_Type const * p_reg)
349  {
350      return p_reg->IN;
351  }
352  NRF_STATIC_INLINE uint32_t nrf_gpio_port_out_read(NRF_GPIO_Type const * p_reg)
353  {
354      return p_reg->OUT;
355  }
356  NRF_STATIC_INLINE void nrf_gpio_port_out_write(NRF_GPIO_Type * p_reg, uint32_t value)
357  {
358      p_reg->OUT = value;
359  }
360  NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask)
361  {
362      p_reg->OUTSET = set_mask;
363  }
364  NRF_STATIC_INLINE void nrf_gpio_port_out_clear(NRF_GPIO_Type * p_reg, uint32_t clr_mask)
365  {
366      p_reg->OUTCLR = clr_mask;
367  }
368  NRF_STATIC_INLINE void nrf_gpio_ports_read(uint32_t   start_port,
369                                             uint32_t   length,
370                                             uint32_t * p_masks)
371  {
372      NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
373      NRFX_ASSERT(start_port + length <= GPIO_COUNT);
374      uint32_t i;
375      for (i = start_port; i < (start_port + length); i++)
376      {
377          *p_masks = nrf_gpio_port_in_read(gpio_regs[i]);
378          p_masks++;
379      }
380  }
381  #if defined(NRF_GPIO_LATCH_PRESENT)
382  NRF_STATIC_INLINE void nrf_gpio_latches_read(uint32_t   start_port,
383                                               uint32_t   length,
384                                               uint32_t * p_masks)
385  {
386      NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
387      uint32_t        i;
388      for (i = start_port; i < (start_port + length); i++)
389      {
390          *p_masks = gpio_regs[i]->LATCH;
391          p_masks++;
392      }
393  }
394  NRF_STATIC_INLINE void nrf_gpio_latches_read_and_clear(uint32_t   start_port,
395                                                         uint32_t   length,
396                                                         uint32_t * p_masks)
397  {
398      NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
399      uint32_t        i;
400      for (i = start_port; i < (start_port + length); i++)
401      {
402          *p_masks = gpio_regs[i]->LATCH;
403          gpio_regs[i]->LATCH = *p_masks;
404          p_masks++;
405      }
406  }
407  NRF_STATIC_INLINE uint32_t nrf_gpio_pin_latch_get(uint32_t pin_number)
408  {
409      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
410      return (reg->LATCH & (1 << pin_number)) ? 1 : 0;
411  }
412  NRF_STATIC_INLINE void nrf_gpio_pin_latch_clear(uint32_t pin_number)
413  {
414      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
415      reg->LATCH = (1 << pin_number);
416  }
417  #endif 
418  #if defined(GPIO_PIN_CNF_MCUSEL_Msk)
419  NRF_STATIC_INLINE void nrf_gpio_pin_mcu_select(uint32_t pin_number, nrf_gpio_pin_mcusel_t mcu)
420  {
421      NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
422      uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
423      reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
424  }
425  #endif
426  #endif 
427  #ifdef __cplusplus
428  }
429  #endif
430  #endif 
</code></pre>
        </div>
    
        <!-- The Modal -->
        <div id="myModal" class="modal">
            <div class="modal-content">
                <span class="row close">&times;</span>
                <div class='row'>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrfx_gppi.h</div>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_gpio.h</div>
                </div>
                <div class="column column_space"><pre><code>105                                                           nrfx_gppi_channel_group_t channel_group);
106  __STATIC_INLINE void nrfx_gppi_channels_remove_from_group(uint32_t                  channel_mask,
107                                                            nrfx_gppi_channel_group_t channel_group);
108  __STATIC_INLINE void nrfx_gppi_group_clear(nrfx_gppi_channel_group_t channel_group);
</pre></code></div>
                <div class="column column_space"><pre><code>103                                                  nrf_gpio_pin_sense_t sense_config);
104  NRF_STATIC_INLINE void nrf_gpio_cfg_sense_set(uint32_t             pin_number,
105                                                nrf_gpio_pin_sense_t sense_config);
106  NRF_STATIC_INLINE void nrf_gpio_pin_dir_set(uint32_t pin_number, nrf_gpio_pin_dir_t direction);
</pre></code></div>
            </div>
        </div>
        <script>
        // Get the modal
        var modal = document.getElementById("myModal");
        
        // Get the button that opens the modal
        var btn = document.getElementById("myBtn");
        
        // Get the <span> element that closes the modal
        var span = document.getElementsByClassName("close")[0];
        
        // When the user clicks the button, open the modal
        function openModal(){
          modal.style.display = "block";
        }
        
        // When the user clicks on <span> (x), close the modal
        span.onclick = function() {
        modal.style.display = "none";
        }
        
        // When the user clicks anywhere outside of the modal, close it
        window.onclick = function(event) {
        if (event.target == modal) {
        modal.style.display = "none";
        } }
        
        </script>
    </body>
    </html>
    