cocci_test_suite() {
	struct sh_timer_config cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 60 */;
	int cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 474 */;
	struct intc_mask_reg cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 426 */[]__initdata;
	struct intc_vect cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 415 */[]__initdata;
	struct intc_sense_reg cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 399 */[]__initdata;
	struct intc_prio_reg cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 394 */[]__initdata;
	struct intc_group cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 350 */[]__initdata;
	enum{UNUSED=0, IRL_LLLL, IRL_LLLH, IRL_LLHL, IRL_LLHH, IRL_LHLL, IRL_LHLH, IRL_LHHL, IRL_LHHH, IRL_HLLL, IRL_HLLH, IRL_HLHL, IRL_HLHH, IRL_HHLL, IRL_HHLH, IRL_HHHL, IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7, RTC, WDT, TMU0, TMU1, TMU2, TMU2_TICPI, HUDI, DMAC0, SCIF0, DMAC1, CMT, HAC, PCISERR, PCIINTA, PCIINTB, PCIINTC, PCIINTD, PCIC5, SCIF1, SIOF, HSPI, MMCIF, TMU3, TMU4, TMU5, SSI, FLCTL, GPIO, TMU012, TMU345,} cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 293 */;
	void __init cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 282 */;
	void cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 282 */;
	int __init cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 268 */;
	struct platform_device *cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 258 */[]__initdata;
	struct platform_device cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 238 */;
	struct plat_sci_port cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 18 */;
	struct sh_dmae_pdata cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 169 */;
	const unsigned int cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 167 */[];
	const struct sh_dmae_channel cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 123 */[];
	struct resource cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7780.c 102 */[];
}
