
Tp_2_PennisiGianfranco_P1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bd4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08004d68  08004d68  00014d68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004ff0  08004ff0  00014ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004ff8  08004ff8  00014ff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004ffc  08004ffc  00014ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006ec  20000000  08005000  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000206ec  2**0
                  CONTENTS
  8 .bss          00000070  200006ec  200006ec  000206ec  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  2000075c  2000075c  000206ec  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000206ec  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000417a  00000000  00000000  0002071c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00000cf6  00000000  00000000  00024896  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000500  00000000  00000000  00025590  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000478  00000000  00000000  00025a90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00001cd7  00000000  00000000  00025f08  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00001fcd  00000000  00000000  00027bdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00029bac  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001ea4  00000000  00000000  00029c28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006ec 	.word	0x200006ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004d4c 	.word	0x08004d4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006f0 	.word	0x200006f0
 80001cc:	08004d4c 	.word	0x08004d4c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000ece:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ed2:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	791b      	ldrb	r3, [r3, #4]
 8000ed8:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	68fa      	ldr	r2, [r7, #12]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	68fa      	ldr	r2, [r7, #12]
 8000eea:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000ef2:	68fa      	ldr	r2, [r7, #12]
 8000ef4:	4b18      	ldr	r3, [pc, #96]	; (8000f58 <ADC_Init+0xa8>)
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000f02:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000f08:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	795b      	ldrb	r3, [r3, #5]
 8000f0e:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000f10:	4313      	orrs	r3, r2
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f22:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000f2a:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	7d1b      	ldrb	r3, [r3, #20]
 8000f30:	3b01      	subs	r3, #1
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	7afb      	ldrb	r3, [r7, #11]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000f3a:	7afb      	ldrb	r3, [r7, #11]
 8000f3c:	051b      	lsls	r3, r3, #20
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	68fa      	ldr	r2, [r7, #12]
 8000f48:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000f4a:	bf00      	nop
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	c0fff7fd 	.word	0xc0fff7fd

08000f5c <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2200      	movs	r2, #0
 8000f74:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2200      	movs	r2, #0
 8000f86:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	751a      	strb	r2, [r3, #20]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
	...

08000f9c <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000fa8:	4b0e      	ldr	r3, [pc, #56]	; (8000fe4 <ADC_CommonInit+0x48>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	4b0d      	ldr	r3, [pc, #52]	; (8000fe8 <ADC_CommonInit+0x4c>)
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000fbe:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000fc4:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000fca:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000fcc:	68fa      	ldr	r2, [r7, #12]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000fd2:	4a04      	ldr	r2, [pc, #16]	; (8000fe4 <ADC_CommonInit+0x48>)
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	6053      	str	r3, [r2, #4]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	40012300 	.word	0x40012300
 8000fe8:	fffc30e0 	.word	0xfffc30e0

08000fec <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	60da      	str	r2, [r3, #12]
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001024:	78fb      	ldrb	r3, [r7, #3]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d006      	beq.n	8001038 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	f043 0201 	orr.w	r2, r3, #1
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8001036:	e005      	b.n	8001044 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	f023 0201 	bic.w	r2, r3, #1
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	609a      	str	r2, [r3, #8]
}
 8001044:	bf00      	nop
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8001050:	b480      	push	{r7}
 8001052:	b087      	sub	sp, #28
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	4608      	mov	r0, r1
 800105a:	4611      	mov	r1, r2
 800105c:	461a      	mov	r2, r3
 800105e:	4603      	mov	r3, r0
 8001060:	70fb      	strb	r3, [r7, #3]
 8001062:	460b      	mov	r3, r1
 8001064:	70bb      	strb	r3, [r7, #2]
 8001066:	4613      	mov	r3, r2
 8001068:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	2300      	movs	r3, #0
 8001070:	613b      	str	r3, [r7, #16]
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8001076:	78fb      	ldrb	r3, [r7, #3]
 8001078:	2b09      	cmp	r3, #9
 800107a:	d923      	bls.n	80010c4 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8001082:	78fb      	ldrb	r3, [r7, #3]
 8001084:	f1a3 020a 	sub.w	r2, r3, #10
 8001088:	4613      	mov	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	4413      	add	r3, r2
 800108e:	2207      	movs	r2, #7
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	43db      	mvns	r3, r3
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	4013      	ands	r3, r2
 800109e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 80010a0:	7879      	ldrb	r1, [r7, #1]
 80010a2:	78fb      	ldrb	r3, [r7, #3]
 80010a4:	f1a3 020a 	sub.w	r2, r3, #10
 80010a8:	4613      	mov	r3, r2
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	4413      	add	r3, r2
 80010ae:	fa01 f303 	lsl.w	r3, r1, r3
 80010b2:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80010b4:	697a      	ldr	r2, [r7, #20]
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	697a      	ldr	r2, [r7, #20]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	e01e      	b.n	8001102 <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	691b      	ldr	r3, [r3, #16]
 80010c8:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80010ca:	78fa      	ldrb	r2, [r7, #3]
 80010cc:	4613      	mov	r3, r2
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	4413      	add	r3, r2
 80010d2:	2207      	movs	r2, #7
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	43db      	mvns	r3, r3
 80010de:	697a      	ldr	r2, [r7, #20]
 80010e0:	4013      	ands	r3, r2
 80010e2:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80010e4:	7879      	ldrb	r1, [r7, #1]
 80010e6:	78fa      	ldrb	r2, [r7, #3]
 80010e8:	4613      	mov	r3, r2
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	4413      	add	r3, r2
 80010ee:	fa01 f303 	lsl.w	r3, r1, r3
 80010f2:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80010f4:	697a      	ldr	r2, [r7, #20]
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	697a      	ldr	r2, [r7, #20]
 8001100:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001106:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	0d1b      	lsrs	r3, r3, #20
 800110c:	f003 0303 	and.w	r3, r3, #3
 8001110:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	b2db      	uxtb	r3, r3
 8001116:	78ba      	ldrb	r2, [r7, #2]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	b2db      	uxtb	r3, r3
 800111c:	3302      	adds	r3, #2
 800111e:	b2db      	uxtb	r3, r3
 8001120:	461a      	mov	r2, r3
 8001122:	4613      	mov	r3, r2
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	4413      	add	r3, r2
 8001128:	221f      	movs	r2, #31
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	43db      	mvns	r3, r3
 8001134:	697a      	ldr	r2, [r7, #20]
 8001136:	4013      	ands	r3, r2
 8001138:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 800113a:	78fa      	ldrb	r2, [r7, #3]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	78b9      	ldrb	r1, [r7, #2]
 8001142:	1acb      	subs	r3, r1, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	3302      	adds	r3, #2
 8001148:	b2db      	uxtb	r3, r3
 800114a:	4619      	mov	r1, r3
 800114c:	460b      	mov	r3, r1
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	440b      	add	r3, r1
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8001158:	697a      	ldr	r2, [r7, #20]
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4313      	orrs	r3, r2
 800115e:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001166:	bf00      	nop
 8001168:	371c      	adds	r7, #28
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 8001172:	b480      	push	{r7}
 8001174:	b085      	sub	sp, #20
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
 800117a:	460b      	mov	r3, r1
 800117c:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800118a:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001192:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	3b01      	subs	r3, #1
 8001198:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	051b      	lsls	r3, r3, #20
 800119e:	68fa      	ldr	r2, [r7, #12]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80011aa:	bf00      	nop
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b085      	sub	sp, #20
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	460b      	mov	r3, r1
 80011c0:	70fb      	strb	r3, [r7, #3]
 80011c2:	4613      	mov	r3, r2
 80011c4:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 80011ce:	78fa      	ldrb	r2, [r7, #3]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4413      	add	r3, r2
 80011d4:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	461a      	mov	r2, r3
 80011da:	883b      	ldrh	r3, [r7, #0]
 80011dc:	6013      	str	r3, [r2, #0]
}
 80011de:	bf00      	nop
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr

080011ea <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	609a      	str	r2, [r3, #8]
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 800120a:	b480      	push	{r7}
 800120c:	b085      	sub	sp, #20
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	460b      	mov	r3, r1
 8001214:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 800121e:	78fa      	ldrb	r2, [r7, #3]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	4413      	add	r3, r2
 8001224:	3328      	adds	r3, #40	; 0x28
 8001226:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	b29b      	uxth	r3, r3
}
 800122e:	4618      	mov	r0, r3
 8001230:	3714      	adds	r7, #20
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr

0800123a <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 800123a:	b480      	push	{r7}
 800123c:	b085      	sub	sp, #20
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	460b      	mov	r3, r1
 8001244:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8001246:	2300      	movs	r3, #0
 8001248:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	78fb      	ldrb	r3, [r7, #3]
 8001250:	4013      	ands	r3, r2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d002      	beq.n	800125c <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8001256:	2301      	movs	r3, #1
 8001258:	73fb      	strb	r3, [r7, #15]
 800125a:	e001      	b.n	8001260 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 800125c:	2300      	movs	r3, #0
 800125e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8001260:	7bfb      	ldrb	r3, [r7, #15]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3714      	adds	r7, #20
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	460b      	mov	r3, r1
 8001278:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 800127a:	78fb      	ldrb	r3, [r7, #3]
 800127c:	43da      	mvns	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	601a      	str	r2, [r3, #0]
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800128e:	b480      	push	{r7}
 8001290:	b087      	sub	sp, #28
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
 8001296:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
 800129c:	2300      	movs	r3, #0
 800129e:	613b      	str	r3, [r7, #16]
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
 80012a8:	e076      	b.n	8001398 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80012aa:	2201      	movs	r2, #1
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	4013      	ands	r3, r2
 80012bc:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d165      	bne.n	8001392 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	2103      	movs	r1, #3
 80012d0:	fa01 f303 	lsl.w	r3, r1, r3
 80012d4:	43db      	mvns	r3, r3
 80012d6:	401a      	ands	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	791b      	ldrb	r3, [r3, #4]
 80012e4:	4619      	mov	r1, r3
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	005b      	lsls	r3, r3, #1
 80012ea:	fa01 f303 	lsl.w	r3, r1, r3
 80012ee:	431a      	orrs	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	791b      	ldrb	r3, [r3, #4]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d003      	beq.n	8001304 <GPIO_Init+0x76>
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	791b      	ldrb	r3, [r3, #4]
 8001300:	2b02      	cmp	r3, #2
 8001302:	d12e      	bne.n	8001362 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	689a      	ldr	r2, [r3, #8]
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	2103      	movs	r1, #3
 800130e:	fa01 f303 	lsl.w	r3, r1, r3
 8001312:	43db      	mvns	r3, r3
 8001314:	401a      	ands	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	689a      	ldr	r2, [r3, #8]
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	795b      	ldrb	r3, [r3, #5]
 8001322:	4619      	mov	r1, r3
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	fa01 f303 	lsl.w	r3, r1, r3
 800132c:	431a      	orrs	r2, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	b29b      	uxth	r3, r3
 800133a:	4619      	mov	r1, r3
 800133c:	2301      	movs	r3, #1
 800133e:	408b      	lsls	r3, r1
 8001340:	43db      	mvns	r3, r3
 8001342:	401a      	ands	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	683a      	ldr	r2, [r7, #0]
 800134e:	7992      	ldrb	r2, [r2, #6]
 8001350:	4611      	mov	r1, r2
 8001352:	697a      	ldr	r2, [r7, #20]
 8001354:	b292      	uxth	r2, r2
 8001356:	fa01 f202 	lsl.w	r2, r1, r2
 800135a:	b292      	uxth	r2, r2
 800135c:	431a      	orrs	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68da      	ldr	r2, [r3, #12]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	b29b      	uxth	r3, r3
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	2103      	movs	r1, #3
 800136e:	fa01 f303 	lsl.w	r3, r1, r3
 8001372:	43db      	mvns	r3, r3
 8001374:	401a      	ands	r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	68da      	ldr	r2, [r3, #12]
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	79db      	ldrb	r3, [r3, #7]
 8001382:	4619      	mov	r1, r3
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	431a      	orrs	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	3301      	adds	r3, #1
 8001396:	617b      	str	r3, [r7, #20]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	2b0f      	cmp	r3, #15
 800139c:	d985      	bls.n	80012aa <GPIO_Init+0x1c>
    }
  }
}
 800139e:	bf00      	nop
 80013a0:	371c      	adds	r7, #28
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80013aa:	b480      	push	{r7}
 80013ac:	b083      	sub	sp, #12
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2200      	movs	r2, #0
 80013ca:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	71da      	strb	r2, [r3, #7]
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
	...

080013e0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	460b      	mov	r3, r1
 80013ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80013ec:	78fb      	ldrb	r3, [r7, #3]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d006      	beq.n	8001400 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80013f2:	490a      	ldr	r1, [pc, #40]	; (800141c <RCC_AHB1PeriphClockCmd+0x3c>)
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <RCC_AHB1PeriphClockCmd+0x3c>)
 80013f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80013fe:	e006      	b.n	800140e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001400:	4906      	ldr	r1, [pc, #24]	; (800141c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001402:	4b06      	ldr	r3, [pc, #24]	; (800141c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001404:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	43db      	mvns	r3, r3
 800140a:	4013      	ands	r3, r2
 800140c:	630b      	str	r3, [r1, #48]	; 0x30
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40023800 	.word	0x40023800

08001420 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d006      	beq.n	8001440 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001432:	490a      	ldr	r1, [pc, #40]	; (800145c <RCC_APB2PeriphClockCmd+0x3c>)
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <RCC_APB2PeriphClockCmd+0x3c>)
 8001436:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	4313      	orrs	r3, r2
 800143c:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800143e:	e006      	b.n	800144e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001440:	4906      	ldr	r1, [pc, #24]	; (800145c <RCC_APB2PeriphClockCmd+0x3c>)
 8001442:	4b06      	ldr	r3, [pc, #24]	; (800145c <RCC_APB2PeriphClockCmd+0x3c>)
 8001444:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	43db      	mvns	r3, r3
 800144a:	4013      	ands	r3, r2
 800144c:	644b      	str	r3, [r1, #68]	; 0x44
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	40023800 	.word	0x40023800

08001460 <adc_inicializarPC1>:

/**
    @brief Inicializa los puertos para poder usarlos como entrada de seal
*/
void adc_inicializarPC1(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08c      	sub	sp, #48	; 0x30
 8001464:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;
   
    /* Habilita la entrada de reloj del puerto C*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001466:	2101      	movs	r1, #1
 8001468:	2004      	movs	r0, #4
 800146a:	f7ff ffb9 	bl	80013e0 <RCC_AHB1PeriphClockCmd>

    /* PC1 para entrada analogica */
    GPIO_StructInit(&GPIO_InitStructure);
 800146e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ff99 	bl	80013aa <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_1;
 8001478:	2302      	movs	r3, #2
 800147a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 800147c:	2303      	movs	r3, #3
 800147e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 8001482:	2300      	movs	r3, #0
 8001484:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure); 
 8001488:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800148c:	4619      	mov	r1, r3
 800148e:	4824      	ldr	r0, [pc, #144]	; (8001520 <adc_inicializarPC1+0xc0>)
 8001490:	f7ff fefd 	bl	800128e <GPIO_Init>

    /* Activar ADC1 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001494:	2101      	movs	r1, #1
 8001496:	f44f 7080 	mov.w	r0, #256	; 0x100
 800149a:	f7ff ffc1 	bl	8001420 <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 800149e:	463b      	mov	r3, r7
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff fda3 	bl	8000fec <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 80014a6:	2300      	movs	r3, #0
 80014a8:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 80014aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014ae:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 80014b0:	2300      	movs	r3, #0
 80014b2:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 80014b8:	463b      	mov	r3, r7
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff fd6e 	bl	8000f9c <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 80014c0:	f107 0310 	add.w	r3, r7, #16
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fd49 	bl	8000f5c <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = ENABLE;
 80014ce:	2301      	movs	r3, #1
 80014d0:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 80014d6:	2300      	movs	r3, #0
 80014d8:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 80014da:	2300      	movs	r3, #0
 80014dc:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 80014de:	2301      	movs	r3, #1
 80014e0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC1, &ADC_InitStructure);
 80014e4:	f107 0310 	add.w	r3, r7, #16
 80014e8:	4619      	mov	r1, r3
 80014ea:	480e      	ldr	r0, [pc, #56]	; (8001524 <adc_inicializarPC1+0xc4>)
 80014ec:	f7ff fce0 	bl	8000eb0 <ADC_Init>

    /* Establecer la configuracion de conversion ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
 80014f0:	2101      	movs	r1, #1
 80014f2:	480c      	ldr	r0, [pc, #48]	; (8001524 <adc_inicializarPC1+0xc4>)
 80014f4:	f7ff fe3d 	bl	8001172 <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC1, ADC_InjectedChannel_1, 0);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2114      	movs	r1, #20
 80014fc:	4809      	ldr	r0, [pc, #36]	; (8001524 <adc_inicializarPC1+0xc4>)
 80014fe:	f7ff fe5a 	bl	80011b6 <ADC_SetInjectedOffset>
    ADC_InjectedChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_480Cycles);
 8001502:	2307      	movs	r3, #7
 8001504:	2201      	movs	r2, #1
 8001506:	210b      	movs	r1, #11
 8001508:	4806      	ldr	r0, [pc, #24]	; (8001524 <adc_inicializarPC1+0xc4>)
 800150a:	f7ff fda1 	bl	8001050 <ADC_InjectedChannelConfig>

    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC1, ENABLE);   
 800150e:	2101      	movs	r1, #1
 8001510:	4804      	ldr	r0, [pc, #16]	; (8001524 <adc_inicializarPC1+0xc4>)
 8001512:	f7ff fd81 	bl	8001018 <ADC_Cmd>
}
 8001516:	bf00      	nop
 8001518:	3730      	adds	r7, #48	; 0x30
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40020800 	.word	0x40020800
 8001524:	40012000 	.word	0x40012000

08001528 <adc_inicializarPC2>:

void adc_inicializarPC2(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b08c      	sub	sp, #48	; 0x30
 800152c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;

    /* Habilita la entrada de reloj del puerto C*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800152e:	2101      	movs	r1, #1
 8001530:	2004      	movs	r0, #4
 8001532:	f7ff ff55 	bl	80013e0 <RCC_AHB1PeriphClockCmd>

    /* PC2 para entrada analogica */
    GPIO_StructInit(&GPIO_InitStructure);
 8001536:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff ff35 	bl	80013aa <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_2;
 8001540:	2304      	movs	r3, #4
 8001542:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 8001544:	2303      	movs	r3, #3
 8001546:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 800154a:	2300      	movs	r3, #0
 800154c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001550:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001554:	4619      	mov	r1, r3
 8001556:	4824      	ldr	r0, [pc, #144]	; (80015e8 <adc_inicializarPC2+0xc0>)
 8001558:	f7ff fe99 	bl	800128e <GPIO_Init>

    /* Activar ADC2 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC2, ENABLE);
 800155c:	2101      	movs	r1, #1
 800155e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001562:	f7ff ff5d 	bl	8001420 <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 8001566:	463b      	mov	r3, r7
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff fd3f 	bl	8000fec <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 800156e:	2300      	movs	r3, #0
 8001570:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 8001572:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001576:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 8001578:	2300      	movs	r3, #0
 800157a:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 8001580:	463b      	mov	r3, r7
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fd0a 	bl	8000f9c <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 8001588:	f107 0310 	add.w	r3, r7, #16
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff fce5 	bl	8000f5c <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = ENABLE;
 8001596:	2301      	movs	r3, #1
 8001598:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 800159a:	2300      	movs	r3, #0
 800159c:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 800159e:	2300      	movs	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 80015a2:	2300      	movs	r3, #0
 80015a4:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 80015a6:	2301      	movs	r3, #1
 80015a8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC2, &ADC_InitStructure);
 80015ac:	f107 0310 	add.w	r3, r7, #16
 80015b0:	4619      	mov	r1, r3
 80015b2:	480e      	ldr	r0, [pc, #56]	; (80015ec <adc_inicializarPC2+0xc4>)
 80015b4:	f7ff fc7c 	bl	8000eb0 <ADC_Init>

    /* Establecer la configuracion de conversion ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC2, 2);
 80015b8:	2102      	movs	r1, #2
 80015ba:	480c      	ldr	r0, [pc, #48]	; (80015ec <adc_inicializarPC2+0xc4>)
 80015bc:	f7ff fdd9 	bl	8001172 <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC2, ADC_InjectedChannel_2, 0);
 80015c0:	2200      	movs	r2, #0
 80015c2:	2118      	movs	r1, #24
 80015c4:	4809      	ldr	r0, [pc, #36]	; (80015ec <adc_inicializarPC2+0xc4>)
 80015c6:	f7ff fdf6 	bl	80011b6 <ADC_SetInjectedOffset>
    ADC_InjectedChannelConfig(ADC2, ADC_Channel_12, 2, ADC_SampleTime_480Cycles);
 80015ca:	2307      	movs	r3, #7
 80015cc:	2202      	movs	r2, #2
 80015ce:	210c      	movs	r1, #12
 80015d0:	4806      	ldr	r0, [pc, #24]	; (80015ec <adc_inicializarPC2+0xc4>)
 80015d2:	f7ff fd3d 	bl	8001050 <ADC_InjectedChannelConfig>

    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC2, ENABLE);
 80015d6:	2101      	movs	r1, #1
 80015d8:	4804      	ldr	r0, [pc, #16]	; (80015ec <adc_inicializarPC2+0xc4>)
 80015da:	f7ff fd1d 	bl	8001018 <ADC_Cmd>
}
 80015de:	bf00      	nop
 80015e0:	3730      	adds	r7, #48	; 0x30
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40020800 	.word	0x40020800
 80015ec:	40012100 	.word	0x40012100

080015f0 <adc_leer_cuentasPC1>:
/**
    @brief Leer tension
    @returns
*/
int32_t adc_leer_cuentasPC1(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
    uint32_t valor_adc1;

   

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 80015f6:	2104      	movs	r1, #4
 80015f8:	480c      	ldr	r0, [pc, #48]	; (800162c <adc_leer_cuentasPC1+0x3c>)
 80015fa:	f7ff fe38 	bl	800126e <ADC_ClearFlag>
    
    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 80015fe:	480b      	ldr	r0, [pc, #44]	; (800162c <adc_leer_cuentasPC1+0x3c>)
 8001600:	f7ff fdf3 	bl	80011ea <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8001604:	bf00      	nop
 8001606:	2104      	movs	r1, #4
 8001608:	4808      	ldr	r0, [pc, #32]	; (800162c <adc_leer_cuentasPC1+0x3c>)
 800160a:	f7ff fe16 	bl	800123a <ADC_GetFlagStatus>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d0f8      	beq.n	8001606 <adc_leer_cuentasPC1+0x16>

    valor_adc1 = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8001614:	2114      	movs	r1, #20
 8001616:	4805      	ldr	r0, [pc, #20]	; (800162c <adc_leer_cuentasPC1+0x3c>)
 8001618:	f7ff fdf7 	bl	800120a <ADC_GetInjectedConversionValue>
 800161c:	4603      	mov	r3, r0
 800161e:	607b      	str	r3, [r7, #4]



    return valor_adc1;
 8001620:	687b      	ldr	r3, [r7, #4]


}
 8001622:	4618      	mov	r0, r3
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40012000 	.word	0x40012000

08001630 <adc_leer_cuentasPC2>:

int32_t adc_leer_cuentasPC2(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
    uint32_t valor_adc2;



    ADC_ClearFlag(ADC2,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8001636:	2104      	movs	r1, #4
 8001638:	480c      	ldr	r0, [pc, #48]	; (800166c <adc_leer_cuentasPC2+0x3c>)
 800163a:	f7ff fe18 	bl	800126e <ADC_ClearFlag>

    ADC_SoftwareStartInjectedConv(ADC2);    // iniciar conversion
 800163e:	480b      	ldr	r0, [pc, #44]	; (800166c <adc_leer_cuentasPC2+0x3c>)
 8001640:	f7ff fdd3 	bl	80011ea <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC2,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8001644:	bf00      	nop
 8001646:	2104      	movs	r1, #4
 8001648:	4808      	ldr	r0, [pc, #32]	; (800166c <adc_leer_cuentasPC2+0x3c>)
 800164a:	f7ff fdf6 	bl	800123a <ADC_GetFlagStatus>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0f8      	beq.n	8001646 <adc_leer_cuentasPC2+0x16>

    valor_adc2 = ADC_GetInjectedConversionValue(ADC2, ADC_InjectedChannel_2); // obtiene Valor A-D
 8001654:	2118      	movs	r1, #24
 8001656:	4805      	ldr	r0, [pc, #20]	; (800166c <adc_leer_cuentasPC2+0x3c>)
 8001658:	f7ff fdd7 	bl	800120a <ADC_GetInjectedConversionValue>
 800165c:	4603      	mov	r3, r0
 800165e:	607b      	str	r3, [r7, #4]



    return valor_adc2;
 8001660:	687b      	ldr	r3, [r7, #4]


}
 8001662:	4618      	mov	r0, r3
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40012100 	.word	0x40012100

08001670 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	6039      	str	r1, [r7, #0]
 800167a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800167c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001680:	2b00      	cmp	r3, #0
 8001682:	da0b      	bge.n	800169c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001684:	490d      	ldr	r1, [pc, #52]	; (80016bc <NVIC_SetPriority+0x4c>)
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	f003 030f 	and.w	r3, r3, #15
 800168c:	3b04      	subs	r3, #4
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	b2d2      	uxtb	r2, r2
 8001692:	0112      	lsls	r2, r2, #4
 8001694:	b2d2      	uxtb	r2, r2
 8001696:	440b      	add	r3, r1
 8001698:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800169a:	e009      	b.n	80016b0 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800169c:	4908      	ldr	r1, [pc, #32]	; (80016c0 <NVIC_SetPriority+0x50>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	0112      	lsls	r2, r2, #4
 80016a8:	b2d2      	uxtb	r2, r2
 80016aa:	440b      	add	r3, r1
 80016ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000ed00 	.word	0xe000ed00
 80016c0:	e000e100 	.word	0xe000e100

080016c4 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016d2:	d301      	bcc.n	80016d8 <SysTick_Config+0x14>
 80016d4:	2301      	movs	r3, #1
 80016d6:	e011      	b.n	80016fc <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80016d8:	4a0a      	ldr	r2, [pc, #40]	; (8001704 <SysTick_Config+0x40>)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80016e0:	3b01      	subs	r3, #1
 80016e2:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80016e4:	210f      	movs	r1, #15
 80016e6:	f04f 30ff 	mov.w	r0, #4294967295
 80016ea:	f7ff ffc1 	bl	8001670 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80016ee:	4b05      	ldr	r3, [pc, #20]	; (8001704 <SysTick_Config+0x40>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f4:	4b03      	ldr	r3, [pc, #12]	; (8001704 <SysTick_Config+0x40>)
 80016f6:	2207      	movs	r2, #7
 80016f8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80016fa:	2300      	movs	r3, #0
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	e000e010 	.word	0xe000e010

08001708 <main>:
uint32_t time_ms=0;
static void Delay(__IO uint32_t nTime);
void TimingDelay_Decrement(void);

int main(void)
{
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b089      	sub	sp, #36	; 0x24
 800170c:	af00      	add	r7, sp, #0

  SystemInit();
 800170e:	f000 fb4b 	bl	8001da8 <SystemInit>
  SysTick_Config(SystemCoreClock / 1000);
 8001712:	4b41      	ldr	r3, [pc, #260]	; (8001818 <main+0x110>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a41      	ldr	r2, [pc, #260]	; (800181c <main+0x114>)
 8001718:	fba2 2303 	umull	r2, r3, r2, r3
 800171c:	099b      	lsrs	r3, r3, #6
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ffd0 	bl	80016c4 <SysTick_Config>
  adc_inicializarPC1();
 8001724:	f7ff fe9c 	bl	8001460 <adc_inicializarPC1>
  adc_inicializarPC2();
 8001728:	f7ff fefe 	bl	8001528 <adc_inicializarPC2>
  UB_LCD_2x16_Init();
 800172c:	f000 f8d8 	bl	80018e0 <UB_LCD_2x16_Init>

  char voltajes[9];
  char Temperatura[7];
  float tension=0;
 8001730:	f04f 0300 	mov.w	r3, #0
 8001734:	61fb      	str	r3, [r7, #28]
  float grados=0;
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	61bb      	str	r3, [r7, #24]

  while (1)
  {
	  Delay(10000);
 800173c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001740:	f000 f87e 	bl	8001840 <Delay>
	  adc_tension=adc_leer_cuentasPC1();
 8001744:	f7ff ff54 	bl	80015f0 <adc_leer_cuentasPC1>
 8001748:	4602      	mov	r2, r0
 800174a:	4b35      	ldr	r3, [pc, #212]	; (8001820 <main+0x118>)
 800174c:	601a      	str	r2, [r3, #0]
	  tension=3*adc_tension;
 800174e:	4b34      	ldr	r3, [pc, #208]	; (8001820 <main+0x118>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	4613      	mov	r3, r2
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	4413      	add	r3, r2
 8001758:	ee07 3a90 	vmov	s15, r3
 800175c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001760:	edc7 7a07 	vstr	s15, [r7, #28]
	  tension=tension/MAX_ADC;
 8001764:	ed97 7a07 	vldr	s14, [r7, #28]
 8001768:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8001824 <main+0x11c>
 800176c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001770:	edc7 7a07 	vstr	s15, [r7, #28]
	  adc_temperatura=adc_leer_cuentasPC2();
 8001774:	f7ff ff5c 	bl	8001630 <adc_leer_cuentasPC2>
 8001778:	4602      	mov	r2, r0
 800177a:	4b2b      	ldr	r3, [pc, #172]	; (8001828 <main+0x120>)
 800177c:	601a      	str	r2, [r3, #0]
	  grados=3*adc_temperatura;
 800177e:	4b2a      	ldr	r3, [pc, #168]	; (8001828 <main+0x120>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	4613      	mov	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	4413      	add	r3, r2
 8001788:	ee07 3a90 	vmov	s15, r3
 800178c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001790:	edc7 7a06 	vstr	s15, [r7, #24]
	  grados=grados/MAX_ADC;
 8001794:	ed97 7a06 	vldr	s14, [r7, #24]
 8001798:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001824 <main+0x11c>
 800179c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017a0:	edc7 7a06 	vstr	s15, [r7, #24]
	  grados=grados*100.0;
 80017a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80017a8:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800182c <main+0x124>
 80017ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017b0:	edc7 7a06 	vstr	s15, [r7, #24]
	  sprintf(voltajes,"%1.2f",tension);
 80017b4:	69f8      	ldr	r0, [r7, #28]
 80017b6:	f7fe fec7 	bl	8000548 <__aeabi_f2d>
 80017ba:	4603      	mov	r3, r0
 80017bc:	460c      	mov	r4, r1
 80017be:	f107 000c 	add.w	r0, r7, #12
 80017c2:	461a      	mov	r2, r3
 80017c4:	4623      	mov	r3, r4
 80017c6:	491a      	ldr	r1, [pc, #104]	; (8001830 <main+0x128>)
 80017c8:	f000 fbc4 	bl	8001f54 <sprintf>
	  sprintf(Temperatura,"%1.0f",grados);
 80017cc:	69b8      	ldr	r0, [r7, #24]
 80017ce:	f7fe febb 	bl	8000548 <__aeabi_f2d>
 80017d2:	4603      	mov	r3, r0
 80017d4:	460c      	mov	r4, r1
 80017d6:	1d38      	adds	r0, r7, #4
 80017d8:	461a      	mov	r2, r3
 80017da:	4623      	mov	r3, r4
 80017dc:	4915      	ldr	r1, [pc, #84]	; (8001834 <main+0x12c>)
 80017de:	f000 fbb9 	bl	8001f54 <sprintf>

	  UB_LCD_2x16_Clear();
 80017e2:	f000 f89b 	bl	800191c <UB_LCD_2x16_Clear>
	  UB_LCD_2x16_String(0,0,voltajes);
 80017e6:	f107 030c 	add.w	r3, r7, #12
 80017ea:	461a      	mov	r2, r3
 80017ec:	2100      	movs	r1, #0
 80017ee:	2000      	movs	r0, #0
 80017f0:	f000 f89f 	bl	8001932 <UB_LCD_2x16_String>
	  UB_LCD_2x16_String(5,0,"Volt");
 80017f4:	4a10      	ldr	r2, [pc, #64]	; (8001838 <main+0x130>)
 80017f6:	2100      	movs	r1, #0
 80017f8:	2005      	movs	r0, #5
 80017fa:	f000 f89a 	bl	8001932 <UB_LCD_2x16_String>
	  UB_LCD_2x16_String(0,1,Temperatura);
 80017fe:	1d3b      	adds	r3, r7, #4
 8001800:	461a      	mov	r2, r3
 8001802:	2101      	movs	r1, #1
 8001804:	2000      	movs	r0, #0
 8001806:	f000 f894 	bl	8001932 <UB_LCD_2x16_String>
	  UB_LCD_2x16_String(5,1,"Grados");
 800180a:	4a0c      	ldr	r2, [pc, #48]	; (800183c <main+0x134>)
 800180c:	2101      	movs	r1, #1
 800180e:	2005      	movs	r0, #5
 8001810:	f000 f88f 	bl	8001932 <UB_LCD_2x16_String>
	  Delay(10000);
 8001814:	e792      	b.n	800173c <main+0x34>
 8001816:	bf00      	nop
 8001818:	20000078 	.word	0x20000078
 800181c:	10624dd3 	.word	0x10624dd3
 8001820:	20000748 	.word	0x20000748
 8001824:	457ff000 	.word	0x457ff000
 8001828:	20000744 	.word	0x20000744
 800182c:	42c80000 	.word	0x42c80000
 8001830:	08004d68 	.word	0x08004d68
 8001834:	08004d70 	.word	0x08004d70
 8001838:	08004d78 	.word	0x08004d78
 800183c:	08004d80 	.word	0x08004d80

08001840 <Delay>:
  * @brief  Aplica un retardo de tiempo real
  * @param  nTime: es el retardo en mseg
  * @retval None
  */
void Delay(__IO uint32_t nTime)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  TimingDelay = nTime;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a06      	ldr	r2, [pc, #24]	; (8001864 <Delay+0x24>)
 800184c:	6013      	str	r3, [r2, #0]

  while(TimingDelay != 0)
 800184e:	e001      	b.n	8001854 <Delay+0x14>
  {
	  TimingDelay_Decrement();
 8001850:	f000 f80a 	bl	8001868 <TimingDelay_Decrement>
  while(TimingDelay != 0)
 8001854:	4b03      	ldr	r3, [pc, #12]	; (8001864 <Delay+0x24>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1f9      	bne.n	8001850 <Delay+0x10>
  }

}
 800185c:	bf00      	nop
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20000708 	.word	0x20000708

08001868 <TimingDelay_Decrement>:
  * es llamada por la rutina de atencin del SysTick
  * @param  None
  * @retval None
  */
void TimingDelay_Decrement(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  if (TimingDelay != 0)
 800186c:	4b06      	ldr	r3, [pc, #24]	; (8001888 <TimingDelay_Decrement+0x20>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d004      	beq.n	800187e <TimingDelay_Decrement+0x16>
  {
    TimingDelay--;
 8001874:	4b04      	ldr	r3, [pc, #16]	; (8001888 <TimingDelay_Decrement+0x20>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	3b01      	subs	r3, #1
 800187a:	4a03      	ldr	r2, [pc, #12]	; (8001888 <TimingDelay_Decrement+0x20>)
 800187c:	6013      	str	r3, [r2, #0]
  }
}
 800187e:	bf00      	nop
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	20000708 	.word	0x20000708

0800188c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800188c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001890:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001892:	e003      	b.n	800189c <LoopCopyDataInit>

08001894 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001894:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001896:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001898:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800189a:	3104      	adds	r1, #4

0800189c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800189c:	480b      	ldr	r0, [pc, #44]	; (80018cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800189e:	4b0c      	ldr	r3, [pc, #48]	; (80018d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80018a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80018a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80018a4:	d3f6      	bcc.n	8001894 <CopyDataInit>
  ldr  r2, =_sbss
 80018a6:	4a0b      	ldr	r2, [pc, #44]	; (80018d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80018a8:	e002      	b.n	80018b0 <LoopFillZerobss>

080018aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80018aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80018ac:	f842 3b04 	str.w	r3, [r2], #4

080018b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80018b0:	4b09      	ldr	r3, [pc, #36]	; (80018d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80018b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80018b4:	d3f9      	bcc.n	80018aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80018b6:	f000 fa77 	bl	8001da8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018ba:	f000 fb27 	bl	8001f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018be:	f7ff ff23 	bl	8001708 <main>
  bx  lr    
 80018c2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018c4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80018c8:	08005000 	.word	0x08005000
  ldr  r0, =_sdata
 80018cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80018d0:	200006ec 	.word	0x200006ec
  ldr  r2, =_sbss
 80018d4:	200006ec 	.word	0x200006ec
  ldr  r3, = _ebss
 80018d8:	2000075c 	.word	0x2000075c

080018dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018dc:	e7fe      	b.n	80018dc <ADC_IRQHandler>
	...

080018e0 <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 80018e4:	f000 f844 	bl	8001970 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 80018e8:	480b      	ldr	r0, [pc, #44]	; (8001918 <UB_LCD_2x16_Init+0x38>)
 80018ea:	f000 fa1e 	bl	8001d2a <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 80018ee:	f000 f8e5 	bl	8001abc <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 80018f2:	2028      	movs	r0, #40	; 0x28
 80018f4:	f000 f916 	bl	8001b24 <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 80018f8:	2006      	movs	r0, #6
 80018fa:	f000 f913 	bl	8001b24 <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 80018fe:	200c      	movs	r0, #12
 8001900:	f000 f910 	bl	8001b24 <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8001904:	2001      	movs	r0, #1
 8001906:	f000 f90d 	bl	8001b24 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 800190a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800190e:	f000 fa0c 	bl	8001d2a <P_LCD_2x16_Delay>
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	000186a0 	.word	0x000186a0

0800191c <UB_LCD_2x16_Clear>:

//--------------------------------------------------------------
// Lscht das Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Clear(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8001920:	2001      	movs	r0, #1
 8001922:	f000 f8ff 	bl	8001b24 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001926:	f24c 3050 	movw	r0, #50000	; 0xc350
 800192a:	f000 f9fe 	bl	8001d2a <P_LCD_2x16_Delay>
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}

08001932 <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	4603      	mov	r3, r0
 800193a:	603a      	str	r2, [r7, #0]
 800193c:	71fb      	strb	r3, [r7, #7]
 800193e:	460b      	mov	r3, r1
 8001940:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 8001942:	79ba      	ldrb	r2, [r7, #6]
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	4611      	mov	r1, r2
 8001948:	4618      	mov	r0, r3
 800194a:	f000 f9c9 	bl	8001ce0 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 800194e:	e007      	b.n	8001960 <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f000 f954 	bl	8001c02 <P_LCD_2x16_Data>
    ptr++;
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	3301      	adds	r3, #1
 800195e:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d1f3      	bne.n	8001950 <UB_LCD_2x16_String+0x1e>
  }
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001976:	2300      	movs	r3, #0
 8001978:	73fb      	strb	r3, [r7, #15]
 800197a:	e043      	b.n	8001a04 <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 800197c:	7bfa      	ldrb	r2, [r7, #15]
 800197e:	4925      	ldr	r1, [pc, #148]	; (8001a14 <P_LCD_2x16_InitIO+0xa4>)
 8001980:	4613      	mov	r3, r2
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	4413      	add	r3, r2
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	440b      	add	r3, r1
 800198a:	330c      	adds	r3, #12
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2101      	movs	r1, #1
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff fd25 	bl	80013e0 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 8001996:	7bfa      	ldrb	r2, [r7, #15]
 8001998:	491e      	ldr	r1, [pc, #120]	; (8001a14 <P_LCD_2x16_InitIO+0xa4>)
 800199a:	4613      	mov	r3, r2
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	4413      	add	r3, r2
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	440b      	add	r3, r1
 80019a4:	3308      	adds	r3, #8
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80019aa:	2301      	movs	r3, #1
 80019ac:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80019ae:	2300      	movs	r3, #0
 80019b0:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80019b2:	2301      	movs	r3, #1
 80019b4:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80019b6:	2302      	movs	r3, #2
 80019b8:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 80019ba:	7bfa      	ldrb	r2, [r7, #15]
 80019bc:	4915      	ldr	r1, [pc, #84]	; (8001a14 <P_LCD_2x16_InitIO+0xa4>)
 80019be:	4613      	mov	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	440b      	add	r3, r1
 80019c8:	3304      	adds	r3, #4
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	1d3a      	adds	r2, r7, #4
 80019ce:	4611      	mov	r1, r2
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fc5c 	bl	800128e <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 80019d6:	7bfa      	ldrb	r2, [r7, #15]
 80019d8:	490e      	ldr	r1, [pc, #56]	; (8001a14 <P_LCD_2x16_InitIO+0xa4>)
 80019da:	4613      	mov	r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	4413      	add	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	440b      	add	r3, r1
 80019e4:	3310      	adds	r3, #16
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d104      	bne.n	80019f6 <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 f812 	bl	8001a18 <P_LCD_2x16_PinLo>
 80019f4:	e003      	b.n	80019fe <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f000 f82d 	bl	8001a58 <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 80019fe:	7bfb      	ldrb	r3, [r7, #15]
 8001a00:	3301      	adds	r3, #1
 8001a02:	73fb      	strb	r3, [r7, #15]
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
 8001a06:	2b05      	cmp	r3, #5
 8001a08:	d9b8      	bls.n	800197c <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 8001a0a:	bf00      	nop
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000000 	.word	0x20000000

08001a18 <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 8001a22:	79fa      	ldrb	r2, [r7, #7]
 8001a24:	490b      	ldr	r1, [pc, #44]	; (8001a54 <P_LCD_2x16_PinLo+0x3c>)
 8001a26:	4613      	mov	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	4413      	add	r3, r2
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	440b      	add	r3, r1
 8001a30:	3304      	adds	r3, #4
 8001a32:	6819      	ldr	r1, [r3, #0]
 8001a34:	79fa      	ldrb	r2, [r7, #7]
 8001a36:	4807      	ldr	r0, [pc, #28]	; (8001a54 <P_LCD_2x16_PinLo+0x3c>)
 8001a38:	4613      	mov	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	4413      	add	r3, r2
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	4403      	add	r3, r0
 8001a42:	3308      	adds	r3, #8
 8001a44:	881b      	ldrh	r3, [r3, #0]
 8001a46:	834b      	strh	r3, [r1, #26]
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	20000000 	.word	0x20000000

08001a58 <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 8001a62:	79fa      	ldrb	r2, [r7, #7]
 8001a64:	490b      	ldr	r1, [pc, #44]	; (8001a94 <P_LCD_2x16_PinHi+0x3c>)
 8001a66:	4613      	mov	r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	4413      	add	r3, r2
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	440b      	add	r3, r1
 8001a70:	3304      	adds	r3, #4
 8001a72:	6819      	ldr	r1, [r3, #0]
 8001a74:	79fa      	ldrb	r2, [r7, #7]
 8001a76:	4807      	ldr	r0, [pc, #28]	; (8001a94 <P_LCD_2x16_PinHi+0x3c>)
 8001a78:	4613      	mov	r3, r2
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	4413      	add	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	4403      	add	r3, r0
 8001a82:	3308      	adds	r3, #8
 8001a84:	881b      	ldrh	r3, [r3, #0]
 8001a86:	830b      	strh	r3, [r1, #24]
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	20000000 	.word	0x20000000

08001a98 <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	f7ff ffdb 	bl	8001a58 <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 8001aa2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001aa6:	f000 f940 	bl	8001d2a <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 8001aaa:	2001      	movs	r0, #1
 8001aac:	f7ff ffb4 	bl	8001a18 <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 8001ab0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ab4:	f000 f939 	bl	8001d2a <P_LCD_2x16_Delay>
}
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}

08001abc <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 8001ac0:	2002      	movs	r0, #2
 8001ac2:	f7ff ffc9 	bl	8001a58 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 8001ac6:	2003      	movs	r0, #3
 8001ac8:	f7ff ffc6 	bl	8001a58 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8001acc:	2004      	movs	r0, #4
 8001ace:	f7ff ffa3 	bl	8001a18 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8001ad2:	2005      	movs	r0, #5
 8001ad4:	f7ff ffa0 	bl	8001a18 <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 8001ad8:	f7ff ffde 	bl	8001a98 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001adc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ae0:	f000 f923 	bl	8001d2a <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 8001ae4:	f7ff ffd8 	bl	8001a98 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001ae8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001aec:	f000 f91d 	bl	8001d2a <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 8001af0:	f7ff ffd2 	bl	8001a98 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001af4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001af8:	f000 f917 	bl	8001d2a <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 8001afc:	2002      	movs	r0, #2
 8001afe:	f7ff ff8b 	bl	8001a18 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 8001b02:	2003      	movs	r0, #3
 8001b04:	f7ff ffa8 	bl	8001a58 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8001b08:	2004      	movs	r0, #4
 8001b0a:	f7ff ff85 	bl	8001a18 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8001b0e:	2005      	movs	r0, #5
 8001b10:	f7ff ff82 	bl	8001a18 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001b14:	f7ff ffc0 	bl	8001a98 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001b18:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b1c:	f000 f905 	bl	8001d2a <P_LCD_2x16_Delay>
}
 8001b20:	bf00      	nop
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 8001b2e:	2000      	movs	r0, #0
 8001b30:	f7ff ff72 	bl	8001a18 <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	da03      	bge.n	8001b44 <P_LCD_2x16_Cmd+0x20>
 8001b3c:	2005      	movs	r0, #5
 8001b3e:	f7ff ff8b 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001b42:	e002      	b.n	8001b4a <P_LCD_2x16_Cmd+0x26>
 8001b44:	2005      	movs	r0, #5
 8001b46:	f7ff ff67 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <P_LCD_2x16_Cmd+0x38>
 8001b54:	2004      	movs	r0, #4
 8001b56:	f7ff ff7f 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001b5a:	e002      	b.n	8001b62 <P_LCD_2x16_Cmd+0x3e>
 8001b5c:	2004      	movs	r0, #4
 8001b5e:	f7ff ff5b 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	f003 0320 	and.w	r3, r3, #32
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <P_LCD_2x16_Cmd+0x50>
 8001b6c:	2003      	movs	r0, #3
 8001b6e:	f7ff ff73 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001b72:	e002      	b.n	8001b7a <P_LCD_2x16_Cmd+0x56>
 8001b74:	2003      	movs	r0, #3
 8001b76:	f7ff ff4f 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	f003 0310 	and.w	r3, r3, #16
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d003      	beq.n	8001b8c <P_LCD_2x16_Cmd+0x68>
 8001b84:	2002      	movs	r0, #2
 8001b86:	f7ff ff67 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001b8a:	e002      	b.n	8001b92 <P_LCD_2x16_Cmd+0x6e>
 8001b8c:	2002      	movs	r0, #2
 8001b8e:	f7ff ff43 	bl	8001a18 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001b92:	f7ff ff81 	bl	8001a98 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001b96:	79fb      	ldrb	r3, [r7, #7]
 8001b98:	f003 0308 	and.w	r3, r3, #8
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d003      	beq.n	8001ba8 <P_LCD_2x16_Cmd+0x84>
 8001ba0:	2005      	movs	r0, #5
 8001ba2:	f7ff ff59 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001ba6:	e002      	b.n	8001bae <P_LCD_2x16_Cmd+0x8a>
 8001ba8:	2005      	movs	r0, #5
 8001baa:	f7ff ff35 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	f003 0304 	and.w	r3, r3, #4
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <P_LCD_2x16_Cmd+0x9c>
 8001bb8:	2004      	movs	r0, #4
 8001bba:	f7ff ff4d 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001bbe:	e002      	b.n	8001bc6 <P_LCD_2x16_Cmd+0xa2>
 8001bc0:	2004      	movs	r0, #4
 8001bc2:	f7ff ff29 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d003      	beq.n	8001bd8 <P_LCD_2x16_Cmd+0xb4>
 8001bd0:	2003      	movs	r0, #3
 8001bd2:	f7ff ff41 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001bd6:	e002      	b.n	8001bde <P_LCD_2x16_Cmd+0xba>
 8001bd8:	2003      	movs	r0, #3
 8001bda:	f7ff ff1d 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d003      	beq.n	8001bf0 <P_LCD_2x16_Cmd+0xcc>
 8001be8:	2002      	movs	r0, #2
 8001bea:	f7ff ff35 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001bee:	e002      	b.n	8001bf6 <P_LCD_2x16_Cmd+0xd2>
 8001bf0:	2002      	movs	r0, #2
 8001bf2:	f7ff ff11 	bl	8001a18 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8001bf6:	f7ff ff4f 	bl	8001a98 <P_LCD_2x16_Clk>
}
 8001bfa:	bf00      	nop
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b082      	sub	sp, #8
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	4603      	mov	r3, r0
 8001c0a:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	f7ff ff23 	bl	8001a58 <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	da03      	bge.n	8001c22 <P_LCD_2x16_Data+0x20>
 8001c1a:	2005      	movs	r0, #5
 8001c1c:	f7ff ff1c 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001c20:	e002      	b.n	8001c28 <P_LCD_2x16_Data+0x26>
 8001c22:	2005      	movs	r0, #5
 8001c24:	f7ff fef8 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001c28:	79fb      	ldrb	r3, [r7, #7]
 8001c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d003      	beq.n	8001c3a <P_LCD_2x16_Data+0x38>
 8001c32:	2004      	movs	r0, #4
 8001c34:	f7ff ff10 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001c38:	e002      	b.n	8001c40 <P_LCD_2x16_Data+0x3e>
 8001c3a:	2004      	movs	r0, #4
 8001c3c:	f7ff feec 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001c40:	79fb      	ldrb	r3, [r7, #7]
 8001c42:	f003 0320 	and.w	r3, r3, #32
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <P_LCD_2x16_Data+0x50>
 8001c4a:	2003      	movs	r0, #3
 8001c4c:	f7ff ff04 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001c50:	e002      	b.n	8001c58 <P_LCD_2x16_Data+0x56>
 8001c52:	2003      	movs	r0, #3
 8001c54:	f7ff fee0 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	f003 0310 	and.w	r3, r3, #16
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d003      	beq.n	8001c6a <P_LCD_2x16_Data+0x68>
 8001c62:	2002      	movs	r0, #2
 8001c64:	f7ff fef8 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001c68:	e002      	b.n	8001c70 <P_LCD_2x16_Data+0x6e>
 8001c6a:	2002      	movs	r0, #2
 8001c6c:	f7ff fed4 	bl	8001a18 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001c70:	f7ff ff12 	bl	8001a98 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	f003 0308 	and.w	r3, r3, #8
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <P_LCD_2x16_Data+0x84>
 8001c7e:	2005      	movs	r0, #5
 8001c80:	f7ff feea 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001c84:	e002      	b.n	8001c8c <P_LCD_2x16_Data+0x8a>
 8001c86:	2005      	movs	r0, #5
 8001c88:	f7ff fec6 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001c8c:	79fb      	ldrb	r3, [r7, #7]
 8001c8e:	f003 0304 	and.w	r3, r3, #4
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <P_LCD_2x16_Data+0x9c>
 8001c96:	2004      	movs	r0, #4
 8001c98:	f7ff fede 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001c9c:	e002      	b.n	8001ca4 <P_LCD_2x16_Data+0xa2>
 8001c9e:	2004      	movs	r0, #4
 8001ca0:	f7ff feba 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001ca4:	79fb      	ldrb	r3, [r7, #7]
 8001ca6:	f003 0302 	and.w	r3, r3, #2
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <P_LCD_2x16_Data+0xb4>
 8001cae:	2003      	movs	r0, #3
 8001cb0:	f7ff fed2 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001cb4:	e002      	b.n	8001cbc <P_LCD_2x16_Data+0xba>
 8001cb6:	2003      	movs	r0, #3
 8001cb8:	f7ff feae 	bl	8001a18 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d003      	beq.n	8001cce <P_LCD_2x16_Data+0xcc>
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	f7ff fec6 	bl	8001a58 <P_LCD_2x16_PinHi>
 8001ccc:	e002      	b.n	8001cd4 <P_LCD_2x16_Data+0xd2>
 8001cce:	2002      	movs	r0, #2
 8001cd0:	f7ff fea2 	bl	8001a18 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8001cd4:	f7ff fee0 	bl	8001a98 <P_LCD_2x16_Clk>
}
 8001cd8:	bf00      	nop
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	460a      	mov	r2, r1
 8001cea:	71fb      	strb	r3, [r7, #7]
 8001cec:	4613      	mov	r3, r2
 8001cee:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	2b0f      	cmp	r3, #15
 8001cf4:	d901      	bls.n	8001cfa <P_LCD_2x16_Cursor+0x1a>
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 8001cfa:	79bb      	ldrb	r3, [r7, #6]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d901      	bls.n	8001d04 <P_LCD_2x16_Cursor+0x24>
 8001d00:	2300      	movs	r3, #0
 8001d02:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 8001d04:	79bb      	ldrb	r3, [r7, #6]
 8001d06:	019b      	lsls	r3, r3, #6
 8001d08:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 8001d0a:	7bfa      	ldrb	r2, [r7, #15]
 8001d0c:	79fb      	ldrb	r3, [r7, #7]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 8001d12:	7bfb      	ldrb	r3, [r7, #15]
 8001d14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d18:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 8001d1a:	7bfb      	ldrb	r3, [r7, #15]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff ff01 	bl	8001b24 <P_LCD_2x16_Cmd>
}
 8001d22:	bf00      	nop
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8001d32:	bf00      	nop
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	1e5a      	subs	r2, r3, #1
 8001d38:	607a      	str	r2, [r7, #4]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1fa      	bne.n	8001d34 <P_LCD_2x16_Delay+0xa>
  {
  }
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
}
 8001d4e:	bf00      	nop
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001d5c:	e7fe      	b.n	8001d5c <HardFault_Handler+0x4>

08001d5e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001d62:	e7fe      	b.n	8001d62 <MemManage_Handler+0x4>

08001d64 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001d68:	e7fe      	b.n	8001d68 <BusFault_Handler+0x4>

08001d6a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001d6e:	e7fe      	b.n	8001d6e <UsageFault_Handler+0x4>

08001d70 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
}
 8001d90:	bf00      	nop
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	af00      	add	r7, sp, #0
	//Despachador();
}
 8001d9e:	bf00      	nop
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dac:	4a16      	ldr	r2, [pc, #88]	; (8001e08 <SystemInit+0x60>)
 8001dae:	4b16      	ldr	r3, [pc, #88]	; (8001e08 <SystemInit+0x60>)
 8001db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001db4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001db8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001dbc:	4a13      	ldr	r2, [pc, #76]	; (8001e0c <SystemInit+0x64>)
 8001dbe:	4b13      	ldr	r3, [pc, #76]	; (8001e0c <SystemInit+0x64>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001dc8:	4b10      	ldr	r3, [pc, #64]	; (8001e0c <SystemInit+0x64>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001dce:	4a0f      	ldr	r2, [pc, #60]	; (8001e0c <SystemInit+0x64>)
 8001dd0:	4b0e      	ldr	r3, [pc, #56]	; (8001e0c <SystemInit+0x64>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001dd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ddc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001dde:	4b0b      	ldr	r3, [pc, #44]	; (8001e0c <SystemInit+0x64>)
 8001de0:	4a0b      	ldr	r2, [pc, #44]	; (8001e10 <SystemInit+0x68>)
 8001de2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001de4:	4a09      	ldr	r2, [pc, #36]	; (8001e0c <SystemInit+0x64>)
 8001de6:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <SystemInit+0x64>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001df0:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <SystemInit+0x64>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001df6:	f000 f80d 	bl	8001e14 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001dfa:	4b03      	ldr	r3, [pc, #12]	; (8001e08 <SystemInit+0x60>)
 8001dfc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e00:	609a      	str	r2, [r3, #8]
#endif
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	e000ed00 	.word	0xe000ed00
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	24003010 	.word	0x24003010

08001e14 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	2300      	movs	r3, #0
 8001e20:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001e22:	4a36      	ldr	r2, [pc, #216]	; (8001efc <SetSysClock+0xe8>)
 8001e24:	4b35      	ldr	r3, [pc, #212]	; (8001efc <SetSysClock+0xe8>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e2c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001e2e:	4b33      	ldr	r3, [pc, #204]	; (8001efc <SetSysClock+0xe8>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e36:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d103      	bne.n	8001e4c <SetSysClock+0x38>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001e4a:	d1f0      	bne.n	8001e2e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001e4c:	4b2b      	ldr	r3, [pc, #172]	; (8001efc <SetSysClock+0xe8>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d002      	beq.n	8001e5e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	603b      	str	r3, [r7, #0]
 8001e5c:	e001      	b.n	8001e62 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d142      	bne.n	8001eee <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001e68:	4a24      	ldr	r2, [pc, #144]	; (8001efc <SetSysClock+0xe8>)
 8001e6a:	4b24      	ldr	r3, [pc, #144]	; (8001efc <SetSysClock+0xe8>)
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e72:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8001e74:	4a22      	ldr	r2, [pc, #136]	; (8001f00 <SetSysClock+0xec>)
 8001e76:	4b22      	ldr	r3, [pc, #136]	; (8001f00 <SetSysClock+0xec>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e7e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001e80:	4a1e      	ldr	r2, [pc, #120]	; (8001efc <SetSysClock+0xe8>)
 8001e82:	4b1e      	ldr	r3, [pc, #120]	; (8001efc <SetSysClock+0xe8>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001e88:	4a1c      	ldr	r2, [pc, #112]	; (8001efc <SetSysClock+0xe8>)
 8001e8a:	4b1c      	ldr	r3, [pc, #112]	; (8001efc <SetSysClock+0xe8>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e92:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001e94:	4a19      	ldr	r2, [pc, #100]	; (8001efc <SetSysClock+0xe8>)
 8001e96:	4b19      	ldr	r3, [pc, #100]	; (8001efc <SetSysClock+0xe8>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001e9e:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001ea0:	4b16      	ldr	r3, [pc, #88]	; (8001efc <SetSysClock+0xe8>)
 8001ea2:	4a18      	ldr	r2, [pc, #96]	; (8001f04 <SetSysClock+0xf0>)
 8001ea4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001ea6:	4a15      	ldr	r2, [pc, #84]	; (8001efc <SetSysClock+0xe8>)
 8001ea8:	4b14      	ldr	r3, [pc, #80]	; (8001efc <SetSysClock+0xe8>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001eb0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001eb2:	bf00      	nop
 8001eb4:	4b11      	ldr	r3, [pc, #68]	; (8001efc <SetSysClock+0xe8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0f9      	beq.n	8001eb4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001ec0:	4b11      	ldr	r3, [pc, #68]	; (8001f08 <SetSysClock+0xf4>)
 8001ec2:	f240 6205 	movw	r2, #1541	; 0x605
 8001ec6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001ec8:	4a0c      	ldr	r2, [pc, #48]	; (8001efc <SetSysClock+0xe8>)
 8001eca:	4b0c      	ldr	r3, [pc, #48]	; (8001efc <SetSysClock+0xe8>)
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f023 0303 	bic.w	r3, r3, #3
 8001ed2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001ed4:	4a09      	ldr	r2, [pc, #36]	; (8001efc <SetSysClock+0xe8>)
 8001ed6:	4b09      	ldr	r3, [pc, #36]	; (8001efc <SetSysClock+0xe8>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f043 0302 	orr.w	r3, r3, #2
 8001ede:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001ee0:	bf00      	nop
 8001ee2:	4b06      	ldr	r3, [pc, #24]	; (8001efc <SetSysClock+0xe8>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	f003 030c 	and.w	r3, r3, #12
 8001eea:	2b08      	cmp	r3, #8
 8001eec:	d1f9      	bne.n	8001ee2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40007000 	.word	0x40007000
 8001f04:	07405408 	.word	0x07405408
 8001f08:	40023c00 	.word	0x40023c00

08001f0c <__libc_init_array>:
 8001f0c:	b570      	push	{r4, r5, r6, lr}
 8001f0e:	4e0d      	ldr	r6, [pc, #52]	; (8001f44 <__libc_init_array+0x38>)
 8001f10:	4c0d      	ldr	r4, [pc, #52]	; (8001f48 <__libc_init_array+0x3c>)
 8001f12:	1ba4      	subs	r4, r4, r6
 8001f14:	10a4      	asrs	r4, r4, #2
 8001f16:	2500      	movs	r5, #0
 8001f18:	42a5      	cmp	r5, r4
 8001f1a:	d109      	bne.n	8001f30 <__libc_init_array+0x24>
 8001f1c:	4e0b      	ldr	r6, [pc, #44]	; (8001f4c <__libc_init_array+0x40>)
 8001f1e:	4c0c      	ldr	r4, [pc, #48]	; (8001f50 <__libc_init_array+0x44>)
 8001f20:	f002 ff14 	bl	8004d4c <_init>
 8001f24:	1ba4      	subs	r4, r4, r6
 8001f26:	10a4      	asrs	r4, r4, #2
 8001f28:	2500      	movs	r5, #0
 8001f2a:	42a5      	cmp	r5, r4
 8001f2c:	d105      	bne.n	8001f3a <__libc_init_array+0x2e>
 8001f2e:	bd70      	pop	{r4, r5, r6, pc}
 8001f30:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f34:	4798      	blx	r3
 8001f36:	3501      	adds	r5, #1
 8001f38:	e7ee      	b.n	8001f18 <__libc_init_array+0xc>
 8001f3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f3e:	4798      	blx	r3
 8001f40:	3501      	adds	r5, #1
 8001f42:	e7f2      	b.n	8001f2a <__libc_init_array+0x1e>
 8001f44:	08004ff8 	.word	0x08004ff8
 8001f48:	08004ff8 	.word	0x08004ff8
 8001f4c:	08004ff8 	.word	0x08004ff8
 8001f50:	08004ffc 	.word	0x08004ffc

08001f54 <sprintf>:
 8001f54:	b40e      	push	{r1, r2, r3}
 8001f56:	b500      	push	{lr}
 8001f58:	b09c      	sub	sp, #112	; 0x70
 8001f5a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001f5e:	ab1d      	add	r3, sp, #116	; 0x74
 8001f60:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001f64:	9002      	str	r0, [sp, #8]
 8001f66:	9006      	str	r0, [sp, #24]
 8001f68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001f6c:	480a      	ldr	r0, [pc, #40]	; (8001f98 <sprintf+0x44>)
 8001f6e:	9104      	str	r1, [sp, #16]
 8001f70:	9107      	str	r1, [sp, #28]
 8001f72:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001f76:	f853 2b04 	ldr.w	r2, [r3], #4
 8001f7a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001f7e:	6800      	ldr	r0, [r0, #0]
 8001f80:	9301      	str	r3, [sp, #4]
 8001f82:	a902      	add	r1, sp, #8
 8001f84:	f000 f80c 	bl	8001fa0 <_svfprintf_r>
 8001f88:	9b02      	ldr	r3, [sp, #8]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	701a      	strb	r2, [r3, #0]
 8001f8e:	b01c      	add	sp, #112	; 0x70
 8001f90:	f85d eb04 	ldr.w	lr, [sp], #4
 8001f94:	b003      	add	sp, #12
 8001f96:	4770      	bx	lr
 8001f98:	2000007c 	.word	0x2000007c
 8001f9c:	00000000 	.word	0x00000000

08001fa0 <_svfprintf_r>:
 8001fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fa4:	b0bd      	sub	sp, #244	; 0xf4
 8001fa6:	468a      	mov	sl, r1
 8001fa8:	4615      	mov	r5, r2
 8001faa:	461f      	mov	r7, r3
 8001fac:	4683      	mov	fp, r0
 8001fae:	f001 fe25 	bl	8003bfc <_localeconv_r>
 8001fb2:	6803      	ldr	r3, [r0, #0]
 8001fb4:	930d      	str	r3, [sp, #52]	; 0x34
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7fe f95a 	bl	8000270 <strlen>
 8001fbc:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8001fc0:	9008      	str	r0, [sp, #32]
 8001fc2:	061b      	lsls	r3, r3, #24
 8001fc4:	d518      	bpl.n	8001ff8 <_svfprintf_r+0x58>
 8001fc6:	f8da 3010 	ldr.w	r3, [sl, #16]
 8001fca:	b9ab      	cbnz	r3, 8001ff8 <_svfprintf_r+0x58>
 8001fcc:	2140      	movs	r1, #64	; 0x40
 8001fce:	4658      	mov	r0, fp
 8001fd0:	f001 fe2a 	bl	8003c28 <_malloc_r>
 8001fd4:	f8ca 0000 	str.w	r0, [sl]
 8001fd8:	f8ca 0010 	str.w	r0, [sl, #16]
 8001fdc:	b948      	cbnz	r0, 8001ff2 <_svfprintf_r+0x52>
 8001fde:	230c      	movs	r3, #12
 8001fe0:	f8cb 3000 	str.w	r3, [fp]
 8001fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fe8:	9309      	str	r3, [sp, #36]	; 0x24
 8001fea:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001fec:	b03d      	add	sp, #244	; 0xf4
 8001fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ff2:	2340      	movs	r3, #64	; 0x40
 8001ff4:	f8ca 3014 	str.w	r3, [sl, #20]
 8001ff8:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8002260 <_svfprintf_r+0x2c0>
 8001ffc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002000:	2300      	movs	r3, #0
 8002002:	ac2c      	add	r4, sp, #176	; 0xb0
 8002004:	941f      	str	r4, [sp, #124]	; 0x7c
 8002006:	9321      	str	r3, [sp, #132]	; 0x84
 8002008:	9320      	str	r3, [sp, #128]	; 0x80
 800200a:	9505      	str	r5, [sp, #20]
 800200c:	9303      	str	r3, [sp, #12]
 800200e:	9311      	str	r3, [sp, #68]	; 0x44
 8002010:	9310      	str	r3, [sp, #64]	; 0x40
 8002012:	9309      	str	r3, [sp, #36]	; 0x24
 8002014:	9d05      	ldr	r5, [sp, #20]
 8002016:	462b      	mov	r3, r5
 8002018:	f813 2b01 	ldrb.w	r2, [r3], #1
 800201c:	b112      	cbz	r2, 8002024 <_svfprintf_r+0x84>
 800201e:	2a25      	cmp	r2, #37	; 0x25
 8002020:	f040 8083 	bne.w	800212a <_svfprintf_r+0x18a>
 8002024:	9b05      	ldr	r3, [sp, #20]
 8002026:	1aee      	subs	r6, r5, r3
 8002028:	d00d      	beq.n	8002046 <_svfprintf_r+0xa6>
 800202a:	e884 0048 	stmia.w	r4, {r3, r6}
 800202e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002030:	4433      	add	r3, r6
 8002032:	9321      	str	r3, [sp, #132]	; 0x84
 8002034:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002036:	3301      	adds	r3, #1
 8002038:	2b07      	cmp	r3, #7
 800203a:	9320      	str	r3, [sp, #128]	; 0x80
 800203c:	dc77      	bgt.n	800212e <_svfprintf_r+0x18e>
 800203e:	3408      	adds	r4, #8
 8002040:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002042:	4433      	add	r3, r6
 8002044:	9309      	str	r3, [sp, #36]	; 0x24
 8002046:	782b      	ldrb	r3, [r5, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	f000 8729 	beq.w	8002ea0 <_svfprintf_r+0xf00>
 800204e:	2300      	movs	r3, #0
 8002050:	1c69      	adds	r1, r5, #1
 8002052:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002056:	461a      	mov	r2, r3
 8002058:	f04f 39ff 	mov.w	r9, #4294967295
 800205c:	930a      	str	r3, [sp, #40]	; 0x28
 800205e:	461d      	mov	r5, r3
 8002060:	200a      	movs	r0, #10
 8002062:	1c4e      	adds	r6, r1, #1
 8002064:	7809      	ldrb	r1, [r1, #0]
 8002066:	9605      	str	r6, [sp, #20]
 8002068:	9102      	str	r1, [sp, #8]
 800206a:	9902      	ldr	r1, [sp, #8]
 800206c:	3920      	subs	r1, #32
 800206e:	2958      	cmp	r1, #88	; 0x58
 8002070:	f200 8418 	bhi.w	80028a4 <_svfprintf_r+0x904>
 8002074:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002078:	041600a6 	.word	0x041600a6
 800207c:	00ab0416 	.word	0x00ab0416
 8002080:	04160416 	.word	0x04160416
 8002084:	04160416 	.word	0x04160416
 8002088:	04160416 	.word	0x04160416
 800208c:	006500ae 	.word	0x006500ae
 8002090:	00b70416 	.word	0x00b70416
 8002094:	041600ba 	.word	0x041600ba
 8002098:	00da00d7 	.word	0x00da00d7
 800209c:	00da00da 	.word	0x00da00da
 80020a0:	00da00da 	.word	0x00da00da
 80020a4:	00da00da 	.word	0x00da00da
 80020a8:	00da00da 	.word	0x00da00da
 80020ac:	04160416 	.word	0x04160416
 80020b0:	04160416 	.word	0x04160416
 80020b4:	04160416 	.word	0x04160416
 80020b8:	04160416 	.word	0x04160416
 80020bc:	04160416 	.word	0x04160416
 80020c0:	012b0115 	.word	0x012b0115
 80020c4:	012b0416 	.word	0x012b0416
 80020c8:	04160416 	.word	0x04160416
 80020cc:	04160416 	.word	0x04160416
 80020d0:	041600ed 	.word	0x041600ed
 80020d4:	03400416 	.word	0x03400416
 80020d8:	04160416 	.word	0x04160416
 80020dc:	04160416 	.word	0x04160416
 80020e0:	03a80416 	.word	0x03a80416
 80020e4:	04160416 	.word	0x04160416
 80020e8:	04160086 	.word	0x04160086
 80020ec:	04160416 	.word	0x04160416
 80020f0:	04160416 	.word	0x04160416
 80020f4:	04160416 	.word	0x04160416
 80020f8:	04160416 	.word	0x04160416
 80020fc:	01070416 	.word	0x01070416
 8002100:	012b006b 	.word	0x012b006b
 8002104:	012b012b 	.word	0x012b012b
 8002108:	006b00f0 	.word	0x006b00f0
 800210c:	04160416 	.word	0x04160416
 8002110:	041600fa 	.word	0x041600fa
 8002114:	03420322 	.word	0x03420322
 8002118:	01010376 	.word	0x01010376
 800211c:	03870416 	.word	0x03870416
 8002120:	03aa0416 	.word	0x03aa0416
 8002124:	04160416 	.word	0x04160416
 8002128:	03c2      	.short	0x03c2
 800212a:	461d      	mov	r5, r3
 800212c:	e773      	b.n	8002016 <_svfprintf_r+0x76>
 800212e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002130:	4651      	mov	r1, sl
 8002132:	4658      	mov	r0, fp
 8002134:	f002 fa7e 	bl	8004634 <__ssprint_r>
 8002138:	2800      	cmp	r0, #0
 800213a:	f040 8692 	bne.w	8002e62 <_svfprintf_r+0xec2>
 800213e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002140:	e77e      	b.n	8002040 <_svfprintf_r+0xa0>
 8002142:	2301      	movs	r3, #1
 8002144:	222b      	movs	r2, #43	; 0x2b
 8002146:	9905      	ldr	r1, [sp, #20]
 8002148:	e78b      	b.n	8002062 <_svfprintf_r+0xc2>
 800214a:	460f      	mov	r7, r1
 800214c:	e7fb      	b.n	8002146 <_svfprintf_r+0x1a6>
 800214e:	b10b      	cbz	r3, 8002154 <_svfprintf_r+0x1b4>
 8002150:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002154:	06ae      	lsls	r6, r5, #26
 8002156:	f140 80aa 	bpl.w	80022ae <_svfprintf_r+0x30e>
 800215a:	3707      	adds	r7, #7
 800215c:	f027 0707 	bic.w	r7, r7, #7
 8002160:	f107 0308 	add.w	r3, r7, #8
 8002164:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002168:	9304      	str	r3, [sp, #16]
 800216a:	2e00      	cmp	r6, #0
 800216c:	f177 0300 	sbcs.w	r3, r7, #0
 8002170:	da06      	bge.n	8002180 <_svfprintf_r+0x1e0>
 8002172:	4276      	negs	r6, r6
 8002174:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8002178:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800217c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002180:	2301      	movs	r3, #1
 8002182:	e2ca      	b.n	800271a <_svfprintf_r+0x77a>
 8002184:	b10b      	cbz	r3, 800218a <_svfprintf_r+0x1ea>
 8002186:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800218a:	4b37      	ldr	r3, [pc, #220]	; (8002268 <_svfprintf_r+0x2c8>)
 800218c:	9311      	str	r3, [sp, #68]	; 0x44
 800218e:	06ab      	lsls	r3, r5, #26
 8002190:	f140 8339 	bpl.w	8002806 <_svfprintf_r+0x866>
 8002194:	3707      	adds	r7, #7
 8002196:	f027 0707 	bic.w	r7, r7, #7
 800219a:	f107 0308 	add.w	r3, r7, #8
 800219e:	e9d7 6700 	ldrd	r6, r7, [r7]
 80021a2:	9304      	str	r3, [sp, #16]
 80021a4:	07e8      	lsls	r0, r5, #31
 80021a6:	d50b      	bpl.n	80021c0 <_svfprintf_r+0x220>
 80021a8:	ea56 0307 	orrs.w	r3, r6, r7
 80021ac:	d008      	beq.n	80021c0 <_svfprintf_r+0x220>
 80021ae:	2330      	movs	r3, #48	; 0x30
 80021b0:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80021b4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80021b8:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80021bc:	f045 0502 	orr.w	r5, r5, #2
 80021c0:	2302      	movs	r3, #2
 80021c2:	e2a7      	b.n	8002714 <_svfprintf_r+0x774>
 80021c4:	2a00      	cmp	r2, #0
 80021c6:	d1be      	bne.n	8002146 <_svfprintf_r+0x1a6>
 80021c8:	2301      	movs	r3, #1
 80021ca:	2220      	movs	r2, #32
 80021cc:	e7bb      	b.n	8002146 <_svfprintf_r+0x1a6>
 80021ce:	f045 0501 	orr.w	r5, r5, #1
 80021d2:	e7b8      	b.n	8002146 <_svfprintf_r+0x1a6>
 80021d4:	683e      	ldr	r6, [r7, #0]
 80021d6:	960a      	str	r6, [sp, #40]	; 0x28
 80021d8:	2e00      	cmp	r6, #0
 80021da:	f107 0104 	add.w	r1, r7, #4
 80021de:	dab4      	bge.n	800214a <_svfprintf_r+0x1aa>
 80021e0:	4276      	negs	r6, r6
 80021e2:	960a      	str	r6, [sp, #40]	; 0x28
 80021e4:	460f      	mov	r7, r1
 80021e6:	f045 0504 	orr.w	r5, r5, #4
 80021ea:	e7ac      	b.n	8002146 <_svfprintf_r+0x1a6>
 80021ec:	9905      	ldr	r1, [sp, #20]
 80021ee:	1c4e      	adds	r6, r1, #1
 80021f0:	7809      	ldrb	r1, [r1, #0]
 80021f2:	9102      	str	r1, [sp, #8]
 80021f4:	292a      	cmp	r1, #42	; 0x2a
 80021f6:	d010      	beq.n	800221a <_svfprintf_r+0x27a>
 80021f8:	f04f 0900 	mov.w	r9, #0
 80021fc:	9605      	str	r6, [sp, #20]
 80021fe:	9902      	ldr	r1, [sp, #8]
 8002200:	3930      	subs	r1, #48	; 0x30
 8002202:	2909      	cmp	r1, #9
 8002204:	f63f af31 	bhi.w	800206a <_svfprintf_r+0xca>
 8002208:	fb00 1909 	mla	r9, r0, r9, r1
 800220c:	9905      	ldr	r1, [sp, #20]
 800220e:	460e      	mov	r6, r1
 8002210:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002214:	9102      	str	r1, [sp, #8]
 8002216:	9605      	str	r6, [sp, #20]
 8002218:	e7f1      	b.n	80021fe <_svfprintf_r+0x25e>
 800221a:	6839      	ldr	r1, [r7, #0]
 800221c:	9605      	str	r6, [sp, #20]
 800221e:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 8002222:	3704      	adds	r7, #4
 8002224:	e78f      	b.n	8002146 <_svfprintf_r+0x1a6>
 8002226:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800222a:	e78c      	b.n	8002146 <_svfprintf_r+0x1a6>
 800222c:	2100      	movs	r1, #0
 800222e:	910a      	str	r1, [sp, #40]	; 0x28
 8002230:	9902      	ldr	r1, [sp, #8]
 8002232:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8002234:	3930      	subs	r1, #48	; 0x30
 8002236:	fb00 1106 	mla	r1, r0, r6, r1
 800223a:	910a      	str	r1, [sp, #40]	; 0x28
 800223c:	9905      	ldr	r1, [sp, #20]
 800223e:	460e      	mov	r6, r1
 8002240:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002244:	9102      	str	r1, [sp, #8]
 8002246:	9902      	ldr	r1, [sp, #8]
 8002248:	9605      	str	r6, [sp, #20]
 800224a:	3930      	subs	r1, #48	; 0x30
 800224c:	2909      	cmp	r1, #9
 800224e:	d9ef      	bls.n	8002230 <_svfprintf_r+0x290>
 8002250:	e70b      	b.n	800206a <_svfprintf_r+0xca>
 8002252:	f045 0508 	orr.w	r5, r5, #8
 8002256:	e776      	b.n	8002146 <_svfprintf_r+0x1a6>
 8002258:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800225c:	e773      	b.n	8002146 <_svfprintf_r+0x1a6>
 800225e:	bf00      	nop
	...
 8002268:	08004d97 	.word	0x08004d97
 800226c:	9905      	ldr	r1, [sp, #20]
 800226e:	7809      	ldrb	r1, [r1, #0]
 8002270:	296c      	cmp	r1, #108	; 0x6c
 8002272:	d105      	bne.n	8002280 <_svfprintf_r+0x2e0>
 8002274:	9905      	ldr	r1, [sp, #20]
 8002276:	3101      	adds	r1, #1
 8002278:	9105      	str	r1, [sp, #20]
 800227a:	f045 0520 	orr.w	r5, r5, #32
 800227e:	e762      	b.n	8002146 <_svfprintf_r+0x1a6>
 8002280:	f045 0510 	orr.w	r5, r5, #16
 8002284:	e75f      	b.n	8002146 <_svfprintf_r+0x1a6>
 8002286:	1d3b      	adds	r3, r7, #4
 8002288:	9304      	str	r3, [sp, #16]
 800228a:	2600      	movs	r6, #0
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8002292:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002296:	f04f 0901 	mov.w	r9, #1
 800229a:	4637      	mov	r7, r6
 800229c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 80022a0:	e11b      	b.n	80024da <_svfprintf_r+0x53a>
 80022a2:	b10b      	cbz	r3, 80022a8 <_svfprintf_r+0x308>
 80022a4:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80022a8:	f045 0510 	orr.w	r5, r5, #16
 80022ac:	e752      	b.n	8002154 <_svfprintf_r+0x1b4>
 80022ae:	f015 0f10 	tst.w	r5, #16
 80022b2:	f107 0304 	add.w	r3, r7, #4
 80022b6:	d003      	beq.n	80022c0 <_svfprintf_r+0x320>
 80022b8:	683e      	ldr	r6, [r7, #0]
 80022ba:	9304      	str	r3, [sp, #16]
 80022bc:	17f7      	asrs	r7, r6, #31
 80022be:	e754      	b.n	800216a <_svfprintf_r+0x1ca>
 80022c0:	683e      	ldr	r6, [r7, #0]
 80022c2:	9304      	str	r3, [sp, #16]
 80022c4:	f015 0f40 	tst.w	r5, #64	; 0x40
 80022c8:	bf18      	it	ne
 80022ca:	b236      	sxthne	r6, r6
 80022cc:	e7f6      	b.n	80022bc <_svfprintf_r+0x31c>
 80022ce:	b10b      	cbz	r3, 80022d4 <_svfprintf_r+0x334>
 80022d0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80022d4:	3707      	adds	r7, #7
 80022d6:	f027 0707 	bic.w	r7, r7, #7
 80022da:	f107 0308 	add.w	r3, r7, #8
 80022de:	9304      	str	r3, [sp, #16]
 80022e0:	ed97 7b00 	vldr	d7, [r7]
 80022e4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80022e8:	9b06      	ldr	r3, [sp, #24]
 80022ea:	9312      	str	r3, [sp, #72]	; 0x48
 80022ec:	9b07      	ldr	r3, [sp, #28]
 80022ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022f2:	9313      	str	r3, [sp, #76]	; 0x4c
 80022f4:	f04f 32ff 	mov.w	r2, #4294967295
 80022f8:	4b4a      	ldr	r3, [pc, #296]	; (8002424 <_svfprintf_r+0x484>)
 80022fa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80022fe:	f7fe fc11 	bl	8000b24 <__aeabi_dcmpun>
 8002302:	2800      	cmp	r0, #0
 8002304:	f040 85d5 	bne.w	8002eb2 <_svfprintf_r+0xf12>
 8002308:	f04f 32ff 	mov.w	r2, #4294967295
 800230c:	4b45      	ldr	r3, [pc, #276]	; (8002424 <_svfprintf_r+0x484>)
 800230e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002312:	f7fe fbe9 	bl	8000ae8 <__aeabi_dcmple>
 8002316:	2800      	cmp	r0, #0
 8002318:	f040 85cb 	bne.w	8002eb2 <_svfprintf_r+0xf12>
 800231c:	2200      	movs	r2, #0
 800231e:	2300      	movs	r3, #0
 8002320:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002324:	f7fe fbd6 	bl	8000ad4 <__aeabi_dcmplt>
 8002328:	b110      	cbz	r0, 8002330 <_svfprintf_r+0x390>
 800232a:	232d      	movs	r3, #45	; 0x2d
 800232c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002330:	4b3d      	ldr	r3, [pc, #244]	; (8002428 <_svfprintf_r+0x488>)
 8002332:	4a3e      	ldr	r2, [pc, #248]	; (800242c <_svfprintf_r+0x48c>)
 8002334:	9902      	ldr	r1, [sp, #8]
 8002336:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800233a:	2947      	cmp	r1, #71	; 0x47
 800233c:	bfcc      	ite	gt
 800233e:	4690      	movgt	r8, r2
 8002340:	4698      	movle	r8, r3
 8002342:	f04f 0903 	mov.w	r9, #3
 8002346:	2600      	movs	r6, #0
 8002348:	4637      	mov	r7, r6
 800234a:	e0c6      	b.n	80024da <_svfprintf_r+0x53a>
 800234c:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002350:	d022      	beq.n	8002398 <_svfprintf_r+0x3f8>
 8002352:	9b02      	ldr	r3, [sp, #8]
 8002354:	f023 0320 	bic.w	r3, r3, #32
 8002358:	2b47      	cmp	r3, #71	; 0x47
 800235a:	d104      	bne.n	8002366 <_svfprintf_r+0x3c6>
 800235c:	f1b9 0f00 	cmp.w	r9, #0
 8002360:	bf08      	it	eq
 8002362:	f04f 0901 	moveq.w	r9, #1
 8002366:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800236a:	930c      	str	r3, [sp, #48]	; 0x30
 800236c:	9b07      	ldr	r3, [sp, #28]
 800236e:	2b00      	cmp	r3, #0
 8002370:	da15      	bge.n	800239e <_svfprintf_r+0x3fe>
 8002372:	9b06      	ldr	r3, [sp, #24]
 8002374:	930e      	str	r3, [sp, #56]	; 0x38
 8002376:	9b07      	ldr	r3, [sp, #28]
 8002378:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800237c:	930f      	str	r3, [sp, #60]	; 0x3c
 800237e:	232d      	movs	r3, #45	; 0x2d
 8002380:	930b      	str	r3, [sp, #44]	; 0x2c
 8002382:	9b02      	ldr	r3, [sp, #8]
 8002384:	f023 0720 	bic.w	r7, r3, #32
 8002388:	2f46      	cmp	r7, #70	; 0x46
 800238a:	d00e      	beq.n	80023aa <_svfprintf_r+0x40a>
 800238c:	2f45      	cmp	r7, #69	; 0x45
 800238e:	d146      	bne.n	800241e <_svfprintf_r+0x47e>
 8002390:	f109 0601 	add.w	r6, r9, #1
 8002394:	2102      	movs	r1, #2
 8002396:	e00a      	b.n	80023ae <_svfprintf_r+0x40e>
 8002398:	f04f 0906 	mov.w	r9, #6
 800239c:	e7e3      	b.n	8002366 <_svfprintf_r+0x3c6>
 800239e:	ed9d 7b06 	vldr	d7, [sp, #24]
 80023a2:	2300      	movs	r3, #0
 80023a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80023a8:	e7ea      	b.n	8002380 <_svfprintf_r+0x3e0>
 80023aa:	464e      	mov	r6, r9
 80023ac:	2103      	movs	r1, #3
 80023ae:	ab1d      	add	r3, sp, #116	; 0x74
 80023b0:	9301      	str	r3, [sp, #4]
 80023b2:	ab1a      	add	r3, sp, #104	; 0x68
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	4632      	mov	r2, r6
 80023b8:	ab19      	add	r3, sp, #100	; 0x64
 80023ba:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80023be:	4658      	mov	r0, fp
 80023c0:	f000 fe4e 	bl	8003060 <_dtoa_r>
 80023c4:	2f47      	cmp	r7, #71	; 0x47
 80023c6:	4680      	mov	r8, r0
 80023c8:	d102      	bne.n	80023d0 <_svfprintf_r+0x430>
 80023ca:	07e8      	lsls	r0, r5, #31
 80023cc:	f140 857e 	bpl.w	8002ecc <_svfprintf_r+0xf2c>
 80023d0:	eb08 0306 	add.w	r3, r8, r6
 80023d4:	2f46      	cmp	r7, #70	; 0x46
 80023d6:	9303      	str	r3, [sp, #12]
 80023d8:	d111      	bne.n	80023fe <_svfprintf_r+0x45e>
 80023da:	f898 3000 	ldrb.w	r3, [r8]
 80023de:	2b30      	cmp	r3, #48	; 0x30
 80023e0:	d109      	bne.n	80023f6 <_svfprintf_r+0x456>
 80023e2:	2200      	movs	r2, #0
 80023e4:	2300      	movs	r3, #0
 80023e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80023ea:	f7fe fb69 	bl	8000ac0 <__aeabi_dcmpeq>
 80023ee:	b910      	cbnz	r0, 80023f6 <_svfprintf_r+0x456>
 80023f0:	f1c6 0601 	rsb	r6, r6, #1
 80023f4:	9619      	str	r6, [sp, #100]	; 0x64
 80023f6:	9a03      	ldr	r2, [sp, #12]
 80023f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80023fa:	441a      	add	r2, r3
 80023fc:	9203      	str	r2, [sp, #12]
 80023fe:	2200      	movs	r2, #0
 8002400:	2300      	movs	r3, #0
 8002402:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002406:	f7fe fb5b 	bl	8000ac0 <__aeabi_dcmpeq>
 800240a:	b988      	cbnz	r0, 8002430 <_svfprintf_r+0x490>
 800240c:	2230      	movs	r2, #48	; 0x30
 800240e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002410:	9903      	ldr	r1, [sp, #12]
 8002412:	4299      	cmp	r1, r3
 8002414:	d90e      	bls.n	8002434 <_svfprintf_r+0x494>
 8002416:	1c59      	adds	r1, r3, #1
 8002418:	911d      	str	r1, [sp, #116]	; 0x74
 800241a:	701a      	strb	r2, [r3, #0]
 800241c:	e7f7      	b.n	800240e <_svfprintf_r+0x46e>
 800241e:	464e      	mov	r6, r9
 8002420:	e7b8      	b.n	8002394 <_svfprintf_r+0x3f4>
 8002422:	bf00      	nop
 8002424:	7fefffff 	.word	0x7fefffff
 8002428:	08004d87 	.word	0x08004d87
 800242c:	08004d8b 	.word	0x08004d8b
 8002430:	9b03      	ldr	r3, [sp, #12]
 8002432:	931d      	str	r3, [sp, #116]	; 0x74
 8002434:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002436:	2f47      	cmp	r7, #71	; 0x47
 8002438:	eba3 0308 	sub.w	r3, r3, r8
 800243c:	9303      	str	r3, [sp, #12]
 800243e:	f040 80fa 	bne.w	8002636 <_svfprintf_r+0x696>
 8002442:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002444:	1cd9      	adds	r1, r3, #3
 8002446:	db02      	blt.n	800244e <_svfprintf_r+0x4ae>
 8002448:	4599      	cmp	r9, r3
 800244a:	f280 8120 	bge.w	800268e <_svfprintf_r+0x6ee>
 800244e:	9b02      	ldr	r3, [sp, #8]
 8002450:	3b02      	subs	r3, #2
 8002452:	9302      	str	r3, [sp, #8]
 8002454:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002456:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800245a:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800245e:	1e53      	subs	r3, r2, #1
 8002460:	2b00      	cmp	r3, #0
 8002462:	9319      	str	r3, [sp, #100]	; 0x64
 8002464:	bfb6      	itet	lt
 8002466:	f1c2 0301 	rsblt	r3, r2, #1
 800246a:	222b      	movge	r2, #43	; 0x2b
 800246c:	222d      	movlt	r2, #45	; 0x2d
 800246e:	2b09      	cmp	r3, #9
 8002470:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8002474:	f340 80fb 	ble.w	800266e <_svfprintf_r+0x6ce>
 8002478:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800247c:	260a      	movs	r6, #10
 800247e:	fb93 f0f6 	sdiv	r0, r3, r6
 8002482:	fb06 3310 	mls	r3, r6, r0, r3
 8002486:	3330      	adds	r3, #48	; 0x30
 8002488:	2809      	cmp	r0, #9
 800248a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800248e:	f102 31ff 	add.w	r1, r2, #4294967295
 8002492:	4603      	mov	r3, r0
 8002494:	f300 80e4 	bgt.w	8002660 <_svfprintf_r+0x6c0>
 8002498:	3330      	adds	r3, #48	; 0x30
 800249a:	f801 3c01 	strb.w	r3, [r1, #-1]
 800249e:	3a02      	subs	r2, #2
 80024a0:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80024a4:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80024a8:	4282      	cmp	r2, r0
 80024aa:	4619      	mov	r1, r3
 80024ac:	f0c0 80da 	bcc.w	8002664 <_svfprintf_r+0x6c4>
 80024b0:	9a03      	ldr	r2, [sp, #12]
 80024b2:	ab1b      	add	r3, sp, #108	; 0x6c
 80024b4:	1acb      	subs	r3, r1, r3
 80024b6:	2a01      	cmp	r2, #1
 80024b8:	9310      	str	r3, [sp, #64]	; 0x40
 80024ba:	eb03 0902 	add.w	r9, r3, r2
 80024be:	dc02      	bgt.n	80024c6 <_svfprintf_r+0x526>
 80024c0:	f015 0701 	ands.w	r7, r5, #1
 80024c4:	d002      	beq.n	80024cc <_svfprintf_r+0x52c>
 80024c6:	9b08      	ldr	r3, [sp, #32]
 80024c8:	2700      	movs	r7, #0
 80024ca:	4499      	add	r9, r3
 80024cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80024ce:	b113      	cbz	r3, 80024d6 <_svfprintf_r+0x536>
 80024d0:	232d      	movs	r3, #45	; 0x2d
 80024d2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80024d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80024d8:	2600      	movs	r6, #0
 80024da:	454e      	cmp	r6, r9
 80024dc:	4633      	mov	r3, r6
 80024de:	bfb8      	it	lt
 80024e0:	464b      	movlt	r3, r9
 80024e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80024e4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80024e8:	b113      	cbz	r3, 80024f0 <_svfprintf_r+0x550>
 80024ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80024ec:	3301      	adds	r3, #1
 80024ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80024f0:	f015 0302 	ands.w	r3, r5, #2
 80024f4:	9314      	str	r3, [sp, #80]	; 0x50
 80024f6:	bf1e      	ittt	ne
 80024f8:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 80024fa:	3302      	addne	r3, #2
 80024fc:	930b      	strne	r3, [sp, #44]	; 0x2c
 80024fe:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8002502:	9315      	str	r3, [sp, #84]	; 0x54
 8002504:	d118      	bne.n	8002538 <_svfprintf_r+0x598>
 8002506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002508:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800250a:	1a9b      	subs	r3, r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	930c      	str	r3, [sp, #48]	; 0x30
 8002510:	dd12      	ble.n	8002538 <_svfprintf_r+0x598>
 8002512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002514:	2b10      	cmp	r3, #16
 8002516:	4ba9      	ldr	r3, [pc, #676]	; (80027bc <_svfprintf_r+0x81c>)
 8002518:	6023      	str	r3, [r4, #0]
 800251a:	f300 81d5 	bgt.w	80028c8 <_svfprintf_r+0x928>
 800251e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002520:	6063      	str	r3, [r4, #4]
 8002522:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002524:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002526:	4413      	add	r3, r2
 8002528:	9321      	str	r3, [sp, #132]	; 0x84
 800252a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800252c:	3301      	adds	r3, #1
 800252e:	2b07      	cmp	r3, #7
 8002530:	9320      	str	r3, [sp, #128]	; 0x80
 8002532:	f300 81e2 	bgt.w	80028fa <_svfprintf_r+0x95a>
 8002536:	3408      	adds	r4, #8
 8002538:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800253c:	b173      	cbz	r3, 800255c <_svfprintf_r+0x5bc>
 800253e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8002542:	6023      	str	r3, [r4, #0]
 8002544:	2301      	movs	r3, #1
 8002546:	6063      	str	r3, [r4, #4]
 8002548:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800254a:	3301      	adds	r3, #1
 800254c:	9321      	str	r3, [sp, #132]	; 0x84
 800254e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002550:	3301      	adds	r3, #1
 8002552:	2b07      	cmp	r3, #7
 8002554:	9320      	str	r3, [sp, #128]	; 0x80
 8002556:	f300 81da 	bgt.w	800290e <_svfprintf_r+0x96e>
 800255a:	3408      	adds	r4, #8
 800255c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800255e:	b16b      	cbz	r3, 800257c <_svfprintf_r+0x5dc>
 8002560:	ab18      	add	r3, sp, #96	; 0x60
 8002562:	6023      	str	r3, [r4, #0]
 8002564:	2302      	movs	r3, #2
 8002566:	6063      	str	r3, [r4, #4]
 8002568:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800256a:	3302      	adds	r3, #2
 800256c:	9321      	str	r3, [sp, #132]	; 0x84
 800256e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002570:	3301      	adds	r3, #1
 8002572:	2b07      	cmp	r3, #7
 8002574:	9320      	str	r3, [sp, #128]	; 0x80
 8002576:	f300 81d4 	bgt.w	8002922 <_svfprintf_r+0x982>
 800257a:	3408      	adds	r4, #8
 800257c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800257e:	2b80      	cmp	r3, #128	; 0x80
 8002580:	d114      	bne.n	80025ac <_svfprintf_r+0x60c>
 8002582:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002584:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002586:	1a9b      	subs	r3, r3, r2
 8002588:	2b00      	cmp	r3, #0
 800258a:	dd0f      	ble.n	80025ac <_svfprintf_r+0x60c>
 800258c:	4a8c      	ldr	r2, [pc, #560]	; (80027c0 <_svfprintf_r+0x820>)
 800258e:	6022      	str	r2, [r4, #0]
 8002590:	2b10      	cmp	r3, #16
 8002592:	f300 81d0 	bgt.w	8002936 <_svfprintf_r+0x996>
 8002596:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002598:	6063      	str	r3, [r4, #4]
 800259a:	4413      	add	r3, r2
 800259c:	9321      	str	r3, [sp, #132]	; 0x84
 800259e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80025a0:	3301      	adds	r3, #1
 80025a2:	2b07      	cmp	r3, #7
 80025a4:	9320      	str	r3, [sp, #128]	; 0x80
 80025a6:	f300 81df 	bgt.w	8002968 <_svfprintf_r+0x9c8>
 80025aa:	3408      	adds	r4, #8
 80025ac:	eba6 0609 	sub.w	r6, r6, r9
 80025b0:	2e00      	cmp	r6, #0
 80025b2:	dd0f      	ble.n	80025d4 <_svfprintf_r+0x634>
 80025b4:	4b82      	ldr	r3, [pc, #520]	; (80027c0 <_svfprintf_r+0x820>)
 80025b6:	6023      	str	r3, [r4, #0]
 80025b8:	2e10      	cmp	r6, #16
 80025ba:	f300 81df 	bgt.w	800297c <_svfprintf_r+0x9dc>
 80025be:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80025c0:	9821      	ldr	r0, [sp, #132]	; 0x84
 80025c2:	6066      	str	r6, [r4, #4]
 80025c4:	3301      	adds	r3, #1
 80025c6:	4406      	add	r6, r0
 80025c8:	2b07      	cmp	r3, #7
 80025ca:	9621      	str	r6, [sp, #132]	; 0x84
 80025cc:	9320      	str	r3, [sp, #128]	; 0x80
 80025ce:	f300 81ec 	bgt.w	80029aa <_svfprintf_r+0xa0a>
 80025d2:	3408      	adds	r4, #8
 80025d4:	05eb      	lsls	r3, r5, #23
 80025d6:	f100 81f2 	bmi.w	80029be <_svfprintf_r+0xa1e>
 80025da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80025dc:	e884 0300 	stmia.w	r4, {r8, r9}
 80025e0:	444b      	add	r3, r9
 80025e2:	9321      	str	r3, [sp, #132]	; 0x84
 80025e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80025e6:	3301      	adds	r3, #1
 80025e8:	2b07      	cmp	r3, #7
 80025ea:	9320      	str	r3, [sp, #128]	; 0x80
 80025ec:	f340 8419 	ble.w	8002e22 <_svfprintf_r+0xe82>
 80025f0:	aa1f      	add	r2, sp, #124	; 0x7c
 80025f2:	4651      	mov	r1, sl
 80025f4:	4658      	mov	r0, fp
 80025f6:	f002 f81d 	bl	8004634 <__ssprint_r>
 80025fa:	2800      	cmp	r0, #0
 80025fc:	f040 8431 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002600:	ac2c      	add	r4, sp, #176	; 0xb0
 8002602:	076b      	lsls	r3, r5, #29
 8002604:	f100 8410 	bmi.w	8002e28 <_svfprintf_r+0xe88>
 8002608:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800260a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800260c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800260e:	428a      	cmp	r2, r1
 8002610:	bfac      	ite	ge
 8002612:	189b      	addge	r3, r3, r2
 8002614:	185b      	addlt	r3, r3, r1
 8002616:	9309      	str	r3, [sp, #36]	; 0x24
 8002618:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800261a:	b13b      	cbz	r3, 800262c <_svfprintf_r+0x68c>
 800261c:	aa1f      	add	r2, sp, #124	; 0x7c
 800261e:	4651      	mov	r1, sl
 8002620:	4658      	mov	r0, fp
 8002622:	f002 f807 	bl	8004634 <__ssprint_r>
 8002626:	2800      	cmp	r0, #0
 8002628:	f040 841b 	bne.w	8002e62 <_svfprintf_r+0xec2>
 800262c:	2300      	movs	r3, #0
 800262e:	9320      	str	r3, [sp, #128]	; 0x80
 8002630:	9f04      	ldr	r7, [sp, #16]
 8002632:	ac2c      	add	r4, sp, #176	; 0xb0
 8002634:	e4ee      	b.n	8002014 <_svfprintf_r+0x74>
 8002636:	9b02      	ldr	r3, [sp, #8]
 8002638:	2b65      	cmp	r3, #101	; 0x65
 800263a:	f77f af0b 	ble.w	8002454 <_svfprintf_r+0x4b4>
 800263e:	9b02      	ldr	r3, [sp, #8]
 8002640:	2b66      	cmp	r3, #102	; 0x66
 8002642:	d124      	bne.n	800268e <_svfprintf_r+0x6ee>
 8002644:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002646:	2b00      	cmp	r3, #0
 8002648:	dd19      	ble.n	800267e <_svfprintf_r+0x6de>
 800264a:	f1b9 0f00 	cmp.w	r9, #0
 800264e:	d101      	bne.n	8002654 <_svfprintf_r+0x6b4>
 8002650:	07ea      	lsls	r2, r5, #31
 8002652:	d502      	bpl.n	800265a <_svfprintf_r+0x6ba>
 8002654:	9a08      	ldr	r2, [sp, #32]
 8002656:	4413      	add	r3, r2
 8002658:	444b      	add	r3, r9
 800265a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800265c:	4699      	mov	r9, r3
 800265e:	e735      	b.n	80024cc <_svfprintf_r+0x52c>
 8002660:	460a      	mov	r2, r1
 8002662:	e70c      	b.n	800247e <_svfprintf_r+0x4de>
 8002664:	f812 1b01 	ldrb.w	r1, [r2], #1
 8002668:	f803 1b01 	strb.w	r1, [r3], #1
 800266c:	e71c      	b.n	80024a8 <_svfprintf_r+0x508>
 800266e:	2230      	movs	r2, #48	; 0x30
 8002670:	4413      	add	r3, r2
 8002672:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8002676:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800267a:	a91c      	add	r1, sp, #112	; 0x70
 800267c:	e718      	b.n	80024b0 <_svfprintf_r+0x510>
 800267e:	f1b9 0f00 	cmp.w	r9, #0
 8002682:	d101      	bne.n	8002688 <_svfprintf_r+0x6e8>
 8002684:	07eb      	lsls	r3, r5, #31
 8002686:	d515      	bpl.n	80026b4 <_svfprintf_r+0x714>
 8002688:	9b08      	ldr	r3, [sp, #32]
 800268a:	3301      	adds	r3, #1
 800268c:	e7e4      	b.n	8002658 <_svfprintf_r+0x6b8>
 800268e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002690:	9b03      	ldr	r3, [sp, #12]
 8002692:	429a      	cmp	r2, r3
 8002694:	db06      	blt.n	80026a4 <_svfprintf_r+0x704>
 8002696:	07ef      	lsls	r7, r5, #31
 8002698:	d50e      	bpl.n	80026b8 <_svfprintf_r+0x718>
 800269a:	9b08      	ldr	r3, [sp, #32]
 800269c:	4413      	add	r3, r2
 800269e:	2267      	movs	r2, #103	; 0x67
 80026a0:	9202      	str	r2, [sp, #8]
 80026a2:	e7da      	b.n	800265a <_svfprintf_r+0x6ba>
 80026a4:	9b03      	ldr	r3, [sp, #12]
 80026a6:	9908      	ldr	r1, [sp, #32]
 80026a8:	2a00      	cmp	r2, #0
 80026aa:	440b      	add	r3, r1
 80026ac:	dcf7      	bgt.n	800269e <_svfprintf_r+0x6fe>
 80026ae:	f1c2 0201 	rsb	r2, r2, #1
 80026b2:	e7f3      	b.n	800269c <_svfprintf_r+0x6fc>
 80026b4:	2301      	movs	r3, #1
 80026b6:	e7d0      	b.n	800265a <_svfprintf_r+0x6ba>
 80026b8:	4613      	mov	r3, r2
 80026ba:	e7f0      	b.n	800269e <_svfprintf_r+0x6fe>
 80026bc:	b10b      	cbz	r3, 80026c2 <_svfprintf_r+0x722>
 80026be:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80026c2:	f015 0f20 	tst.w	r5, #32
 80026c6:	f107 0304 	add.w	r3, r7, #4
 80026ca:	d008      	beq.n	80026de <_svfprintf_r+0x73e>
 80026cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	17ce      	asrs	r6, r1, #31
 80026d2:	4608      	mov	r0, r1
 80026d4:	4631      	mov	r1, r6
 80026d6:	e9c2 0100 	strd	r0, r1, [r2]
 80026da:	461f      	mov	r7, r3
 80026dc:	e49a      	b.n	8002014 <_svfprintf_r+0x74>
 80026de:	06ee      	lsls	r6, r5, #27
 80026e0:	d503      	bpl.n	80026ea <_svfprintf_r+0x74a>
 80026e2:	683a      	ldr	r2, [r7, #0]
 80026e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80026e6:	6011      	str	r1, [r2, #0]
 80026e8:	e7f7      	b.n	80026da <_svfprintf_r+0x73a>
 80026ea:	0668      	lsls	r0, r5, #25
 80026ec:	d5f9      	bpl.n	80026e2 <_svfprintf_r+0x742>
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 80026f4:	8011      	strh	r1, [r2, #0]
 80026f6:	e7f0      	b.n	80026da <_svfprintf_r+0x73a>
 80026f8:	f045 0510 	orr.w	r5, r5, #16
 80026fc:	f015 0320 	ands.w	r3, r5, #32
 8002700:	d022      	beq.n	8002748 <_svfprintf_r+0x7a8>
 8002702:	3707      	adds	r7, #7
 8002704:	f027 0707 	bic.w	r7, r7, #7
 8002708:	f107 0308 	add.w	r3, r7, #8
 800270c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002710:	9304      	str	r3, [sp, #16]
 8002712:	2300      	movs	r3, #0
 8002714:	2200      	movs	r2, #0
 8002716:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800271a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800271e:	f000 83db 	beq.w	8002ed8 <_svfprintf_r+0xf38>
 8002722:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8002726:	920b      	str	r2, [sp, #44]	; 0x2c
 8002728:	ea56 0207 	orrs.w	r2, r6, r7
 800272c:	f040 83d9 	bne.w	8002ee2 <_svfprintf_r+0xf42>
 8002730:	f1b9 0f00 	cmp.w	r9, #0
 8002734:	f000 80aa 	beq.w	800288c <_svfprintf_r+0x8ec>
 8002738:	2b01      	cmp	r3, #1
 800273a:	d076      	beq.n	800282a <_svfprintf_r+0x88a>
 800273c:	2b02      	cmp	r3, #2
 800273e:	f000 8091 	beq.w	8002864 <_svfprintf_r+0x8c4>
 8002742:	2600      	movs	r6, #0
 8002744:	2700      	movs	r7, #0
 8002746:	e3d2      	b.n	8002eee <_svfprintf_r+0xf4e>
 8002748:	1d3a      	adds	r2, r7, #4
 800274a:	f015 0110 	ands.w	r1, r5, #16
 800274e:	9204      	str	r2, [sp, #16]
 8002750:	d002      	beq.n	8002758 <_svfprintf_r+0x7b8>
 8002752:	683e      	ldr	r6, [r7, #0]
 8002754:	2700      	movs	r7, #0
 8002756:	e7dd      	b.n	8002714 <_svfprintf_r+0x774>
 8002758:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800275c:	d0f9      	beq.n	8002752 <_svfprintf_r+0x7b2>
 800275e:	883e      	ldrh	r6, [r7, #0]
 8002760:	2700      	movs	r7, #0
 8002762:	e7d6      	b.n	8002712 <_svfprintf_r+0x772>
 8002764:	1d3b      	adds	r3, r7, #4
 8002766:	9304      	str	r3, [sp, #16]
 8002768:	2330      	movs	r3, #48	; 0x30
 800276a:	2278      	movs	r2, #120	; 0x78
 800276c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8002770:	4b14      	ldr	r3, [pc, #80]	; (80027c4 <_svfprintf_r+0x824>)
 8002772:	683e      	ldr	r6, [r7, #0]
 8002774:	9311      	str	r3, [sp, #68]	; 0x44
 8002776:	2700      	movs	r7, #0
 8002778:	f045 0502 	orr.w	r5, r5, #2
 800277c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8002780:	2302      	movs	r3, #2
 8002782:	9202      	str	r2, [sp, #8]
 8002784:	e7c6      	b.n	8002714 <_svfprintf_r+0x774>
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	2600      	movs	r6, #0
 800278a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800278e:	9304      	str	r3, [sp, #16]
 8002790:	f8d7 8000 	ldr.w	r8, [r7]
 8002794:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002798:	d00a      	beq.n	80027b0 <_svfprintf_r+0x810>
 800279a:	464a      	mov	r2, r9
 800279c:	4631      	mov	r1, r6
 800279e:	4640      	mov	r0, r8
 80027a0:	f7fd fd16 	bl	80001d0 <memchr>
 80027a4:	2800      	cmp	r0, #0
 80027a6:	f000 808d 	beq.w	80028c4 <_svfprintf_r+0x924>
 80027aa:	eba0 0908 	sub.w	r9, r0, r8
 80027ae:	e5cb      	b.n	8002348 <_svfprintf_r+0x3a8>
 80027b0:	4640      	mov	r0, r8
 80027b2:	f7fd fd5d 	bl	8000270 <strlen>
 80027b6:	4681      	mov	r9, r0
 80027b8:	e5c6      	b.n	8002348 <_svfprintf_r+0x3a8>
 80027ba:	bf00      	nop
 80027bc:	08004dbb 	.word	0x08004dbb
 80027c0:	08004dcb 	.word	0x08004dcb
 80027c4:	08004da8 	.word	0x08004da8
 80027c8:	f045 0510 	orr.w	r5, r5, #16
 80027cc:	06a9      	lsls	r1, r5, #26
 80027ce:	d509      	bpl.n	80027e4 <_svfprintf_r+0x844>
 80027d0:	3707      	adds	r7, #7
 80027d2:	f027 0707 	bic.w	r7, r7, #7
 80027d6:	f107 0308 	add.w	r3, r7, #8
 80027da:	e9d7 6700 	ldrd	r6, r7, [r7]
 80027de:	9304      	str	r3, [sp, #16]
 80027e0:	2301      	movs	r3, #1
 80027e2:	e797      	b.n	8002714 <_svfprintf_r+0x774>
 80027e4:	1d3b      	adds	r3, r7, #4
 80027e6:	f015 0f10 	tst.w	r5, #16
 80027ea:	9304      	str	r3, [sp, #16]
 80027ec:	d001      	beq.n	80027f2 <_svfprintf_r+0x852>
 80027ee:	683e      	ldr	r6, [r7, #0]
 80027f0:	e002      	b.n	80027f8 <_svfprintf_r+0x858>
 80027f2:	066a      	lsls	r2, r5, #25
 80027f4:	d5fb      	bpl.n	80027ee <_svfprintf_r+0x84e>
 80027f6:	883e      	ldrh	r6, [r7, #0]
 80027f8:	2700      	movs	r7, #0
 80027fa:	e7f1      	b.n	80027e0 <_svfprintf_r+0x840>
 80027fc:	b10b      	cbz	r3, 8002802 <_svfprintf_r+0x862>
 80027fe:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002802:	4ba3      	ldr	r3, [pc, #652]	; (8002a90 <_svfprintf_r+0xaf0>)
 8002804:	e4c2      	b.n	800218c <_svfprintf_r+0x1ec>
 8002806:	1d3b      	adds	r3, r7, #4
 8002808:	f015 0f10 	tst.w	r5, #16
 800280c:	9304      	str	r3, [sp, #16]
 800280e:	d001      	beq.n	8002814 <_svfprintf_r+0x874>
 8002810:	683e      	ldr	r6, [r7, #0]
 8002812:	e002      	b.n	800281a <_svfprintf_r+0x87a>
 8002814:	066e      	lsls	r6, r5, #25
 8002816:	d5fb      	bpl.n	8002810 <_svfprintf_r+0x870>
 8002818:	883e      	ldrh	r6, [r7, #0]
 800281a:	2700      	movs	r7, #0
 800281c:	e4c2      	b.n	80021a4 <_svfprintf_r+0x204>
 800281e:	4643      	mov	r3, r8
 8002820:	e366      	b.n	8002ef0 <_svfprintf_r+0xf50>
 8002822:	2f00      	cmp	r7, #0
 8002824:	bf08      	it	eq
 8002826:	2e0a      	cmpeq	r6, #10
 8002828:	d205      	bcs.n	8002836 <_svfprintf_r+0x896>
 800282a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800282e:	3630      	adds	r6, #48	; 0x30
 8002830:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8002834:	e377      	b.n	8002f26 <_svfprintf_r+0xf86>
 8002836:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800283a:	4630      	mov	r0, r6
 800283c:	4639      	mov	r1, r7
 800283e:	220a      	movs	r2, #10
 8002840:	2300      	movs	r3, #0
 8002842:	f7fe f9ad 	bl	8000ba0 <__aeabi_uldivmod>
 8002846:	3230      	adds	r2, #48	; 0x30
 8002848:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800284c:	2300      	movs	r3, #0
 800284e:	4630      	mov	r0, r6
 8002850:	4639      	mov	r1, r7
 8002852:	220a      	movs	r2, #10
 8002854:	f7fe f9a4 	bl	8000ba0 <__aeabi_uldivmod>
 8002858:	4606      	mov	r6, r0
 800285a:	460f      	mov	r7, r1
 800285c:	ea56 0307 	orrs.w	r3, r6, r7
 8002860:	d1eb      	bne.n	800283a <_svfprintf_r+0x89a>
 8002862:	e360      	b.n	8002f26 <_svfprintf_r+0xf86>
 8002864:	2600      	movs	r6, #0
 8002866:	2700      	movs	r7, #0
 8002868:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800286c:	f006 030f 	and.w	r3, r6, #15
 8002870:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002872:	5cd3      	ldrb	r3, [r2, r3]
 8002874:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8002878:	0933      	lsrs	r3, r6, #4
 800287a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800287e:	093a      	lsrs	r2, r7, #4
 8002880:	461e      	mov	r6, r3
 8002882:	4617      	mov	r7, r2
 8002884:	ea56 0307 	orrs.w	r3, r6, r7
 8002888:	d1f0      	bne.n	800286c <_svfprintf_r+0x8cc>
 800288a:	e34c      	b.n	8002f26 <_svfprintf_r+0xf86>
 800288c:	b93b      	cbnz	r3, 800289e <_svfprintf_r+0x8fe>
 800288e:	07ea      	lsls	r2, r5, #31
 8002890:	d505      	bpl.n	800289e <_svfprintf_r+0x8fe>
 8002892:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8002896:	2330      	movs	r3, #48	; 0x30
 8002898:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800289c:	e343      	b.n	8002f26 <_svfprintf_r+0xf86>
 800289e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80028a2:	e340      	b.n	8002f26 <_svfprintf_r+0xf86>
 80028a4:	b10b      	cbz	r3, 80028aa <_svfprintf_r+0x90a>
 80028a6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80028aa:	9b02      	ldr	r3, [sp, #8]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 82f7 	beq.w	8002ea0 <_svfprintf_r+0xf00>
 80028b2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80028b6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80028ba:	2600      	movs	r6, #0
 80028bc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80028c0:	9704      	str	r7, [sp, #16]
 80028c2:	e4e8      	b.n	8002296 <_svfprintf_r+0x2f6>
 80028c4:	4606      	mov	r6, r0
 80028c6:	e53f      	b.n	8002348 <_svfprintf_r+0x3a8>
 80028c8:	2310      	movs	r3, #16
 80028ca:	6063      	str	r3, [r4, #4]
 80028cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80028ce:	3310      	adds	r3, #16
 80028d0:	9321      	str	r3, [sp, #132]	; 0x84
 80028d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80028d4:	3301      	adds	r3, #1
 80028d6:	2b07      	cmp	r3, #7
 80028d8:	9320      	str	r3, [sp, #128]	; 0x80
 80028da:	dc04      	bgt.n	80028e6 <_svfprintf_r+0x946>
 80028dc:	3408      	adds	r4, #8
 80028de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80028e0:	3b10      	subs	r3, #16
 80028e2:	930c      	str	r3, [sp, #48]	; 0x30
 80028e4:	e615      	b.n	8002512 <_svfprintf_r+0x572>
 80028e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80028e8:	4651      	mov	r1, sl
 80028ea:	4658      	mov	r0, fp
 80028ec:	f001 fea2 	bl	8004634 <__ssprint_r>
 80028f0:	2800      	cmp	r0, #0
 80028f2:	f040 82b6 	bne.w	8002e62 <_svfprintf_r+0xec2>
 80028f6:	ac2c      	add	r4, sp, #176	; 0xb0
 80028f8:	e7f1      	b.n	80028de <_svfprintf_r+0x93e>
 80028fa:	aa1f      	add	r2, sp, #124	; 0x7c
 80028fc:	4651      	mov	r1, sl
 80028fe:	4658      	mov	r0, fp
 8002900:	f001 fe98 	bl	8004634 <__ssprint_r>
 8002904:	2800      	cmp	r0, #0
 8002906:	f040 82ac 	bne.w	8002e62 <_svfprintf_r+0xec2>
 800290a:	ac2c      	add	r4, sp, #176	; 0xb0
 800290c:	e614      	b.n	8002538 <_svfprintf_r+0x598>
 800290e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002910:	4651      	mov	r1, sl
 8002912:	4658      	mov	r0, fp
 8002914:	f001 fe8e 	bl	8004634 <__ssprint_r>
 8002918:	2800      	cmp	r0, #0
 800291a:	f040 82a2 	bne.w	8002e62 <_svfprintf_r+0xec2>
 800291e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002920:	e61c      	b.n	800255c <_svfprintf_r+0x5bc>
 8002922:	aa1f      	add	r2, sp, #124	; 0x7c
 8002924:	4651      	mov	r1, sl
 8002926:	4658      	mov	r0, fp
 8002928:	f001 fe84 	bl	8004634 <__ssprint_r>
 800292c:	2800      	cmp	r0, #0
 800292e:	f040 8298 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002932:	ac2c      	add	r4, sp, #176	; 0xb0
 8002934:	e622      	b.n	800257c <_svfprintf_r+0x5dc>
 8002936:	2210      	movs	r2, #16
 8002938:	6062      	str	r2, [r4, #4]
 800293a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800293c:	3210      	adds	r2, #16
 800293e:	9221      	str	r2, [sp, #132]	; 0x84
 8002940:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002942:	3201      	adds	r2, #1
 8002944:	2a07      	cmp	r2, #7
 8002946:	9220      	str	r2, [sp, #128]	; 0x80
 8002948:	dc02      	bgt.n	8002950 <_svfprintf_r+0x9b0>
 800294a:	3408      	adds	r4, #8
 800294c:	3b10      	subs	r3, #16
 800294e:	e61d      	b.n	800258c <_svfprintf_r+0x5ec>
 8002950:	aa1f      	add	r2, sp, #124	; 0x7c
 8002952:	4651      	mov	r1, sl
 8002954:	4658      	mov	r0, fp
 8002956:	930c      	str	r3, [sp, #48]	; 0x30
 8002958:	f001 fe6c 	bl	8004634 <__ssprint_r>
 800295c:	2800      	cmp	r0, #0
 800295e:	f040 8280 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002962:	ac2c      	add	r4, sp, #176	; 0xb0
 8002964:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002966:	e7f1      	b.n	800294c <_svfprintf_r+0x9ac>
 8002968:	aa1f      	add	r2, sp, #124	; 0x7c
 800296a:	4651      	mov	r1, sl
 800296c:	4658      	mov	r0, fp
 800296e:	f001 fe61 	bl	8004634 <__ssprint_r>
 8002972:	2800      	cmp	r0, #0
 8002974:	f040 8275 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002978:	ac2c      	add	r4, sp, #176	; 0xb0
 800297a:	e617      	b.n	80025ac <_svfprintf_r+0x60c>
 800297c:	2310      	movs	r3, #16
 800297e:	6063      	str	r3, [r4, #4]
 8002980:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002982:	3310      	adds	r3, #16
 8002984:	9321      	str	r3, [sp, #132]	; 0x84
 8002986:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002988:	3301      	adds	r3, #1
 800298a:	2b07      	cmp	r3, #7
 800298c:	9320      	str	r3, [sp, #128]	; 0x80
 800298e:	dc02      	bgt.n	8002996 <_svfprintf_r+0x9f6>
 8002990:	3408      	adds	r4, #8
 8002992:	3e10      	subs	r6, #16
 8002994:	e60e      	b.n	80025b4 <_svfprintf_r+0x614>
 8002996:	aa1f      	add	r2, sp, #124	; 0x7c
 8002998:	4651      	mov	r1, sl
 800299a:	4658      	mov	r0, fp
 800299c:	f001 fe4a 	bl	8004634 <__ssprint_r>
 80029a0:	2800      	cmp	r0, #0
 80029a2:	f040 825e 	bne.w	8002e62 <_svfprintf_r+0xec2>
 80029a6:	ac2c      	add	r4, sp, #176	; 0xb0
 80029a8:	e7f3      	b.n	8002992 <_svfprintf_r+0x9f2>
 80029aa:	aa1f      	add	r2, sp, #124	; 0x7c
 80029ac:	4651      	mov	r1, sl
 80029ae:	4658      	mov	r0, fp
 80029b0:	f001 fe40 	bl	8004634 <__ssprint_r>
 80029b4:	2800      	cmp	r0, #0
 80029b6:	f040 8254 	bne.w	8002e62 <_svfprintf_r+0xec2>
 80029ba:	ac2c      	add	r4, sp, #176	; 0xb0
 80029bc:	e60a      	b.n	80025d4 <_svfprintf_r+0x634>
 80029be:	9b02      	ldr	r3, [sp, #8]
 80029c0:	2b65      	cmp	r3, #101	; 0x65
 80029c2:	f340 81a9 	ble.w	8002d18 <_svfprintf_r+0xd78>
 80029c6:	2200      	movs	r2, #0
 80029c8:	2300      	movs	r3, #0
 80029ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80029ce:	f7fe f877 	bl	8000ac0 <__aeabi_dcmpeq>
 80029d2:	2800      	cmp	r0, #0
 80029d4:	d062      	beq.n	8002a9c <_svfprintf_r+0xafc>
 80029d6:	4b2f      	ldr	r3, [pc, #188]	; (8002a94 <_svfprintf_r+0xaf4>)
 80029d8:	6023      	str	r3, [r4, #0]
 80029da:	2301      	movs	r3, #1
 80029dc:	6063      	str	r3, [r4, #4]
 80029de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80029e0:	3301      	adds	r3, #1
 80029e2:	9321      	str	r3, [sp, #132]	; 0x84
 80029e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80029e6:	3301      	adds	r3, #1
 80029e8:	2b07      	cmp	r3, #7
 80029ea:	9320      	str	r3, [sp, #128]	; 0x80
 80029ec:	dc25      	bgt.n	8002a3a <_svfprintf_r+0xa9a>
 80029ee:	3408      	adds	r4, #8
 80029f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80029f2:	9a03      	ldr	r2, [sp, #12]
 80029f4:	4293      	cmp	r3, r2
 80029f6:	db02      	blt.n	80029fe <_svfprintf_r+0xa5e>
 80029f8:	07ee      	lsls	r6, r5, #31
 80029fa:	f57f ae02 	bpl.w	8002602 <_svfprintf_r+0x662>
 80029fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002a00:	6023      	str	r3, [r4, #0]
 8002a02:	9b08      	ldr	r3, [sp, #32]
 8002a04:	6063      	str	r3, [r4, #4]
 8002a06:	9a08      	ldr	r2, [sp, #32]
 8002a08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002a0a:	4413      	add	r3, r2
 8002a0c:	9321      	str	r3, [sp, #132]	; 0x84
 8002a0e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002a10:	3301      	adds	r3, #1
 8002a12:	2b07      	cmp	r3, #7
 8002a14:	9320      	str	r3, [sp, #128]	; 0x80
 8002a16:	dc1a      	bgt.n	8002a4e <_svfprintf_r+0xaae>
 8002a18:	3408      	adds	r4, #8
 8002a1a:	9b03      	ldr	r3, [sp, #12]
 8002a1c:	1e5e      	subs	r6, r3, #1
 8002a1e:	2e00      	cmp	r6, #0
 8002a20:	f77f adef 	ble.w	8002602 <_svfprintf_r+0x662>
 8002a24:	4f1c      	ldr	r7, [pc, #112]	; (8002a98 <_svfprintf_r+0xaf8>)
 8002a26:	f04f 0810 	mov.w	r8, #16
 8002a2a:	2e10      	cmp	r6, #16
 8002a2c:	6027      	str	r7, [r4, #0]
 8002a2e:	dc18      	bgt.n	8002a62 <_svfprintf_r+0xac2>
 8002a30:	6066      	str	r6, [r4, #4]
 8002a32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002a34:	441e      	add	r6, r3
 8002a36:	9621      	str	r6, [sp, #132]	; 0x84
 8002a38:	e5d4      	b.n	80025e4 <_svfprintf_r+0x644>
 8002a3a:	aa1f      	add	r2, sp, #124	; 0x7c
 8002a3c:	4651      	mov	r1, sl
 8002a3e:	4658      	mov	r0, fp
 8002a40:	f001 fdf8 	bl	8004634 <__ssprint_r>
 8002a44:	2800      	cmp	r0, #0
 8002a46:	f040 820c 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002a4a:	ac2c      	add	r4, sp, #176	; 0xb0
 8002a4c:	e7d0      	b.n	80029f0 <_svfprintf_r+0xa50>
 8002a4e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002a50:	4651      	mov	r1, sl
 8002a52:	4658      	mov	r0, fp
 8002a54:	f001 fdee 	bl	8004634 <__ssprint_r>
 8002a58:	2800      	cmp	r0, #0
 8002a5a:	f040 8202 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002a5e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002a60:	e7db      	b.n	8002a1a <_svfprintf_r+0xa7a>
 8002a62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002a64:	f8c4 8004 	str.w	r8, [r4, #4]
 8002a68:	3310      	adds	r3, #16
 8002a6a:	9321      	str	r3, [sp, #132]	; 0x84
 8002a6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002a6e:	3301      	adds	r3, #1
 8002a70:	2b07      	cmp	r3, #7
 8002a72:	9320      	str	r3, [sp, #128]	; 0x80
 8002a74:	dc02      	bgt.n	8002a7c <_svfprintf_r+0xadc>
 8002a76:	3408      	adds	r4, #8
 8002a78:	3e10      	subs	r6, #16
 8002a7a:	e7d6      	b.n	8002a2a <_svfprintf_r+0xa8a>
 8002a7c:	aa1f      	add	r2, sp, #124	; 0x7c
 8002a7e:	4651      	mov	r1, sl
 8002a80:	4658      	mov	r0, fp
 8002a82:	f001 fdd7 	bl	8004634 <__ssprint_r>
 8002a86:	2800      	cmp	r0, #0
 8002a88:	f040 81eb 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002a8c:	ac2c      	add	r4, sp, #176	; 0xb0
 8002a8e:	e7f3      	b.n	8002a78 <_svfprintf_r+0xad8>
 8002a90:	08004da8 	.word	0x08004da8
 8002a94:	08004db9 	.word	0x08004db9
 8002a98:	08004dcb 	.word	0x08004dcb
 8002a9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	dc7a      	bgt.n	8002b98 <_svfprintf_r+0xbf8>
 8002aa2:	4b9b      	ldr	r3, [pc, #620]	; (8002d10 <_svfprintf_r+0xd70>)
 8002aa4:	6023      	str	r3, [r4, #0]
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	6063      	str	r3, [r4, #4]
 8002aaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002aac:	3301      	adds	r3, #1
 8002aae:	9321      	str	r3, [sp, #132]	; 0x84
 8002ab0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	2b07      	cmp	r3, #7
 8002ab6:	9320      	str	r3, [sp, #128]	; 0x80
 8002ab8:	dc44      	bgt.n	8002b44 <_svfprintf_r+0xba4>
 8002aba:	3408      	adds	r4, #8
 8002abc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002abe:	b923      	cbnz	r3, 8002aca <_svfprintf_r+0xb2a>
 8002ac0:	9b03      	ldr	r3, [sp, #12]
 8002ac2:	b913      	cbnz	r3, 8002aca <_svfprintf_r+0xb2a>
 8002ac4:	07e8      	lsls	r0, r5, #31
 8002ac6:	f57f ad9c 	bpl.w	8002602 <_svfprintf_r+0x662>
 8002aca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002acc:	6023      	str	r3, [r4, #0]
 8002ace:	9b08      	ldr	r3, [sp, #32]
 8002ad0:	6063      	str	r3, [r4, #4]
 8002ad2:	9a08      	ldr	r2, [sp, #32]
 8002ad4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ad6:	4413      	add	r3, r2
 8002ad8:	9321      	str	r3, [sp, #132]	; 0x84
 8002ada:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002adc:	3301      	adds	r3, #1
 8002ade:	2b07      	cmp	r3, #7
 8002ae0:	9320      	str	r3, [sp, #128]	; 0x80
 8002ae2:	dc39      	bgt.n	8002b58 <_svfprintf_r+0xbb8>
 8002ae4:	f104 0308 	add.w	r3, r4, #8
 8002ae8:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8002aea:	2e00      	cmp	r6, #0
 8002aec:	da19      	bge.n	8002b22 <_svfprintf_r+0xb82>
 8002aee:	4f89      	ldr	r7, [pc, #548]	; (8002d14 <_svfprintf_r+0xd74>)
 8002af0:	4276      	negs	r6, r6
 8002af2:	2410      	movs	r4, #16
 8002af4:	2e10      	cmp	r6, #16
 8002af6:	601f      	str	r7, [r3, #0]
 8002af8:	dc38      	bgt.n	8002b6c <_svfprintf_r+0xbcc>
 8002afa:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002afc:	605e      	str	r6, [r3, #4]
 8002afe:	4416      	add	r6, r2
 8002b00:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002b02:	9621      	str	r6, [sp, #132]	; 0x84
 8002b04:	3201      	adds	r2, #1
 8002b06:	2a07      	cmp	r2, #7
 8002b08:	f103 0308 	add.w	r3, r3, #8
 8002b0c:	9220      	str	r2, [sp, #128]	; 0x80
 8002b0e:	dd08      	ble.n	8002b22 <_svfprintf_r+0xb82>
 8002b10:	aa1f      	add	r2, sp, #124	; 0x7c
 8002b12:	4651      	mov	r1, sl
 8002b14:	4658      	mov	r0, fp
 8002b16:	f001 fd8d 	bl	8004634 <__ssprint_r>
 8002b1a:	2800      	cmp	r0, #0
 8002b1c:	f040 81a1 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002b20:	ab2c      	add	r3, sp, #176	; 0xb0
 8002b22:	9a03      	ldr	r2, [sp, #12]
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	9903      	ldr	r1, [sp, #12]
 8002b28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002b2a:	f8c3 8000 	str.w	r8, [r3]
 8002b2e:	440a      	add	r2, r1
 8002b30:	9221      	str	r2, [sp, #132]	; 0x84
 8002b32:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002b34:	3201      	adds	r2, #1
 8002b36:	2a07      	cmp	r2, #7
 8002b38:	9220      	str	r2, [sp, #128]	; 0x80
 8002b3a:	f73f ad59 	bgt.w	80025f0 <_svfprintf_r+0x650>
 8002b3e:	f103 0408 	add.w	r4, r3, #8
 8002b42:	e55e      	b.n	8002602 <_svfprintf_r+0x662>
 8002b44:	aa1f      	add	r2, sp, #124	; 0x7c
 8002b46:	4651      	mov	r1, sl
 8002b48:	4658      	mov	r0, fp
 8002b4a:	f001 fd73 	bl	8004634 <__ssprint_r>
 8002b4e:	2800      	cmp	r0, #0
 8002b50:	f040 8187 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002b54:	ac2c      	add	r4, sp, #176	; 0xb0
 8002b56:	e7b1      	b.n	8002abc <_svfprintf_r+0xb1c>
 8002b58:	aa1f      	add	r2, sp, #124	; 0x7c
 8002b5a:	4651      	mov	r1, sl
 8002b5c:	4658      	mov	r0, fp
 8002b5e:	f001 fd69 	bl	8004634 <__ssprint_r>
 8002b62:	2800      	cmp	r0, #0
 8002b64:	f040 817d 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002b68:	ab2c      	add	r3, sp, #176	; 0xb0
 8002b6a:	e7bd      	b.n	8002ae8 <_svfprintf_r+0xb48>
 8002b6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002b6e:	605c      	str	r4, [r3, #4]
 8002b70:	3210      	adds	r2, #16
 8002b72:	9221      	str	r2, [sp, #132]	; 0x84
 8002b74:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002b76:	3201      	adds	r2, #1
 8002b78:	2a07      	cmp	r2, #7
 8002b7a:	9220      	str	r2, [sp, #128]	; 0x80
 8002b7c:	dc02      	bgt.n	8002b84 <_svfprintf_r+0xbe4>
 8002b7e:	3308      	adds	r3, #8
 8002b80:	3e10      	subs	r6, #16
 8002b82:	e7b7      	b.n	8002af4 <_svfprintf_r+0xb54>
 8002b84:	aa1f      	add	r2, sp, #124	; 0x7c
 8002b86:	4651      	mov	r1, sl
 8002b88:	4658      	mov	r0, fp
 8002b8a:	f001 fd53 	bl	8004634 <__ssprint_r>
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	f040 8167 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002b94:	ab2c      	add	r3, sp, #176	; 0xb0
 8002b96:	e7f3      	b.n	8002b80 <_svfprintf_r+0xbe0>
 8002b98:	9b03      	ldr	r3, [sp, #12]
 8002b9a:	42bb      	cmp	r3, r7
 8002b9c:	bfa8      	it	ge
 8002b9e:	463b      	movge	r3, r7
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	461e      	mov	r6, r3
 8002ba4:	dd0b      	ble.n	8002bbe <_svfprintf_r+0xc1e>
 8002ba6:	6063      	str	r3, [r4, #4]
 8002ba8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002baa:	f8c4 8000 	str.w	r8, [r4]
 8002bae:	4433      	add	r3, r6
 8002bb0:	9321      	str	r3, [sp, #132]	; 0x84
 8002bb2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	2b07      	cmp	r3, #7
 8002bb8:	9320      	str	r3, [sp, #128]	; 0x80
 8002bba:	dc5f      	bgt.n	8002c7c <_svfprintf_r+0xcdc>
 8002bbc:	3408      	adds	r4, #8
 8002bbe:	2e00      	cmp	r6, #0
 8002bc0:	bfac      	ite	ge
 8002bc2:	1bbe      	subge	r6, r7, r6
 8002bc4:	463e      	movlt	r6, r7
 8002bc6:	2e00      	cmp	r6, #0
 8002bc8:	dd0f      	ble.n	8002bea <_svfprintf_r+0xc4a>
 8002bca:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8002d14 <_svfprintf_r+0xd74>
 8002bce:	f8c4 9000 	str.w	r9, [r4]
 8002bd2:	2e10      	cmp	r6, #16
 8002bd4:	dc5c      	bgt.n	8002c90 <_svfprintf_r+0xcf0>
 8002bd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002bd8:	6066      	str	r6, [r4, #4]
 8002bda:	441e      	add	r6, r3
 8002bdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002bde:	9621      	str	r6, [sp, #132]	; 0x84
 8002be0:	3301      	adds	r3, #1
 8002be2:	2b07      	cmp	r3, #7
 8002be4:	9320      	str	r3, [sp, #128]	; 0x80
 8002be6:	dc6a      	bgt.n	8002cbe <_svfprintf_r+0xd1e>
 8002be8:	3408      	adds	r4, #8
 8002bea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002bec:	9a03      	ldr	r2, [sp, #12]
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	db01      	blt.n	8002bf6 <_svfprintf_r+0xc56>
 8002bf2:	07e9      	lsls	r1, r5, #31
 8002bf4:	d50d      	bpl.n	8002c12 <_svfprintf_r+0xc72>
 8002bf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002bf8:	6023      	str	r3, [r4, #0]
 8002bfa:	9b08      	ldr	r3, [sp, #32]
 8002bfc:	6063      	str	r3, [r4, #4]
 8002bfe:	9a08      	ldr	r2, [sp, #32]
 8002c00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c02:	4413      	add	r3, r2
 8002c04:	9321      	str	r3, [sp, #132]	; 0x84
 8002c06:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002c08:	3301      	adds	r3, #1
 8002c0a:	2b07      	cmp	r3, #7
 8002c0c:	9320      	str	r3, [sp, #128]	; 0x80
 8002c0e:	dc60      	bgt.n	8002cd2 <_svfprintf_r+0xd32>
 8002c10:	3408      	adds	r4, #8
 8002c12:	9b03      	ldr	r3, [sp, #12]
 8002c14:	9a03      	ldr	r2, [sp, #12]
 8002c16:	1bde      	subs	r6, r3, r7
 8002c18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	429e      	cmp	r6, r3
 8002c1e:	bfa8      	it	ge
 8002c20:	461e      	movge	r6, r3
 8002c22:	2e00      	cmp	r6, #0
 8002c24:	dd0b      	ble.n	8002c3e <_svfprintf_r+0xc9e>
 8002c26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c28:	6066      	str	r6, [r4, #4]
 8002c2a:	4433      	add	r3, r6
 8002c2c:	9321      	str	r3, [sp, #132]	; 0x84
 8002c2e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002c30:	3301      	adds	r3, #1
 8002c32:	4447      	add	r7, r8
 8002c34:	2b07      	cmp	r3, #7
 8002c36:	6027      	str	r7, [r4, #0]
 8002c38:	9320      	str	r3, [sp, #128]	; 0x80
 8002c3a:	dc54      	bgt.n	8002ce6 <_svfprintf_r+0xd46>
 8002c3c:	3408      	adds	r4, #8
 8002c3e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002c40:	9a03      	ldr	r2, [sp, #12]
 8002c42:	2e00      	cmp	r6, #0
 8002c44:	eba2 0303 	sub.w	r3, r2, r3
 8002c48:	bfac      	ite	ge
 8002c4a:	1b9e      	subge	r6, r3, r6
 8002c4c:	461e      	movlt	r6, r3
 8002c4e:	2e00      	cmp	r6, #0
 8002c50:	f77f acd7 	ble.w	8002602 <_svfprintf_r+0x662>
 8002c54:	4f2f      	ldr	r7, [pc, #188]	; (8002d14 <_svfprintf_r+0xd74>)
 8002c56:	f04f 0810 	mov.w	r8, #16
 8002c5a:	2e10      	cmp	r6, #16
 8002c5c:	6027      	str	r7, [r4, #0]
 8002c5e:	f77f aee7 	ble.w	8002a30 <_svfprintf_r+0xa90>
 8002c62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c64:	f8c4 8004 	str.w	r8, [r4, #4]
 8002c68:	3310      	adds	r3, #16
 8002c6a:	9321      	str	r3, [sp, #132]	; 0x84
 8002c6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002c6e:	3301      	adds	r3, #1
 8002c70:	2b07      	cmp	r3, #7
 8002c72:	9320      	str	r3, [sp, #128]	; 0x80
 8002c74:	dc41      	bgt.n	8002cfa <_svfprintf_r+0xd5a>
 8002c76:	3408      	adds	r4, #8
 8002c78:	3e10      	subs	r6, #16
 8002c7a:	e7ee      	b.n	8002c5a <_svfprintf_r+0xcba>
 8002c7c:	aa1f      	add	r2, sp, #124	; 0x7c
 8002c7e:	4651      	mov	r1, sl
 8002c80:	4658      	mov	r0, fp
 8002c82:	f001 fcd7 	bl	8004634 <__ssprint_r>
 8002c86:	2800      	cmp	r0, #0
 8002c88:	f040 80eb 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002c8c:	ac2c      	add	r4, sp, #176	; 0xb0
 8002c8e:	e796      	b.n	8002bbe <_svfprintf_r+0xc1e>
 8002c90:	2310      	movs	r3, #16
 8002c92:	6063      	str	r3, [r4, #4]
 8002c94:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c96:	3310      	adds	r3, #16
 8002c98:	9321      	str	r3, [sp, #132]	; 0x84
 8002c9a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	2b07      	cmp	r3, #7
 8002ca0:	9320      	str	r3, [sp, #128]	; 0x80
 8002ca2:	dc02      	bgt.n	8002caa <_svfprintf_r+0xd0a>
 8002ca4:	3408      	adds	r4, #8
 8002ca6:	3e10      	subs	r6, #16
 8002ca8:	e791      	b.n	8002bce <_svfprintf_r+0xc2e>
 8002caa:	aa1f      	add	r2, sp, #124	; 0x7c
 8002cac:	4651      	mov	r1, sl
 8002cae:	4658      	mov	r0, fp
 8002cb0:	f001 fcc0 	bl	8004634 <__ssprint_r>
 8002cb4:	2800      	cmp	r0, #0
 8002cb6:	f040 80d4 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002cba:	ac2c      	add	r4, sp, #176	; 0xb0
 8002cbc:	e7f3      	b.n	8002ca6 <_svfprintf_r+0xd06>
 8002cbe:	aa1f      	add	r2, sp, #124	; 0x7c
 8002cc0:	4651      	mov	r1, sl
 8002cc2:	4658      	mov	r0, fp
 8002cc4:	f001 fcb6 	bl	8004634 <__ssprint_r>
 8002cc8:	2800      	cmp	r0, #0
 8002cca:	f040 80ca 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002cce:	ac2c      	add	r4, sp, #176	; 0xb0
 8002cd0:	e78b      	b.n	8002bea <_svfprintf_r+0xc4a>
 8002cd2:	aa1f      	add	r2, sp, #124	; 0x7c
 8002cd4:	4651      	mov	r1, sl
 8002cd6:	4658      	mov	r0, fp
 8002cd8:	f001 fcac 	bl	8004634 <__ssprint_r>
 8002cdc:	2800      	cmp	r0, #0
 8002cde:	f040 80c0 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002ce2:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ce4:	e795      	b.n	8002c12 <_svfprintf_r+0xc72>
 8002ce6:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ce8:	4651      	mov	r1, sl
 8002cea:	4658      	mov	r0, fp
 8002cec:	f001 fca2 	bl	8004634 <__ssprint_r>
 8002cf0:	2800      	cmp	r0, #0
 8002cf2:	f040 80b6 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002cf6:	ac2c      	add	r4, sp, #176	; 0xb0
 8002cf8:	e7a1      	b.n	8002c3e <_svfprintf_r+0xc9e>
 8002cfa:	aa1f      	add	r2, sp, #124	; 0x7c
 8002cfc:	4651      	mov	r1, sl
 8002cfe:	4658      	mov	r0, fp
 8002d00:	f001 fc98 	bl	8004634 <__ssprint_r>
 8002d04:	2800      	cmp	r0, #0
 8002d06:	f040 80ac 	bne.w	8002e62 <_svfprintf_r+0xec2>
 8002d0a:	ac2c      	add	r4, sp, #176	; 0xb0
 8002d0c:	e7b4      	b.n	8002c78 <_svfprintf_r+0xcd8>
 8002d0e:	bf00      	nop
 8002d10:	08004db9 	.word	0x08004db9
 8002d14:	08004dcb 	.word	0x08004dcb
 8002d18:	9b03      	ldr	r3, [sp, #12]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	dc01      	bgt.n	8002d22 <_svfprintf_r+0xd82>
 8002d1e:	07ea      	lsls	r2, r5, #31
 8002d20:	d576      	bpl.n	8002e10 <_svfprintf_r+0xe70>
 8002d22:	2301      	movs	r3, #1
 8002d24:	6063      	str	r3, [r4, #4]
 8002d26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d28:	f8c4 8000 	str.w	r8, [r4]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	9321      	str	r3, [sp, #132]	; 0x84
 8002d30:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d32:	3301      	adds	r3, #1
 8002d34:	2b07      	cmp	r3, #7
 8002d36:	9320      	str	r3, [sp, #128]	; 0x80
 8002d38:	dc36      	bgt.n	8002da8 <_svfprintf_r+0xe08>
 8002d3a:	3408      	adds	r4, #8
 8002d3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002d3e:	6023      	str	r3, [r4, #0]
 8002d40:	9b08      	ldr	r3, [sp, #32]
 8002d42:	6063      	str	r3, [r4, #4]
 8002d44:	9a08      	ldr	r2, [sp, #32]
 8002d46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d48:	4413      	add	r3, r2
 8002d4a:	9321      	str	r3, [sp, #132]	; 0x84
 8002d4c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d4e:	3301      	adds	r3, #1
 8002d50:	2b07      	cmp	r3, #7
 8002d52:	9320      	str	r3, [sp, #128]	; 0x80
 8002d54:	dc31      	bgt.n	8002dba <_svfprintf_r+0xe1a>
 8002d56:	3408      	adds	r4, #8
 8002d58:	2300      	movs	r3, #0
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002d60:	f7fd feae 	bl	8000ac0 <__aeabi_dcmpeq>
 8002d64:	9b03      	ldr	r3, [sp, #12]
 8002d66:	1e5e      	subs	r6, r3, #1
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	d12f      	bne.n	8002dcc <_svfprintf_r+0xe2c>
 8002d6c:	f108 0301 	add.w	r3, r8, #1
 8002d70:	e884 0048 	stmia.w	r4, {r3, r6}
 8002d74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d76:	9a03      	ldr	r2, [sp, #12]
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	4413      	add	r3, r2
 8002d7c:	9321      	str	r3, [sp, #132]	; 0x84
 8002d7e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d80:	3301      	adds	r3, #1
 8002d82:	2b07      	cmp	r3, #7
 8002d84:	9320      	str	r3, [sp, #128]	; 0x80
 8002d86:	dd4a      	ble.n	8002e1e <_svfprintf_r+0xe7e>
 8002d88:	aa1f      	add	r2, sp, #124	; 0x7c
 8002d8a:	4651      	mov	r1, sl
 8002d8c:	4658      	mov	r0, fp
 8002d8e:	f001 fc51 	bl	8004634 <__ssprint_r>
 8002d92:	2800      	cmp	r0, #0
 8002d94:	d165      	bne.n	8002e62 <_svfprintf_r+0xec2>
 8002d96:	ac2c      	add	r4, sp, #176	; 0xb0
 8002d98:	ab1b      	add	r3, sp, #108	; 0x6c
 8002d9a:	6023      	str	r3, [r4, #0]
 8002d9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002d9e:	6063      	str	r3, [r4, #4]
 8002da0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002da2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002da4:	4413      	add	r3, r2
 8002da6:	e41c      	b.n	80025e2 <_svfprintf_r+0x642>
 8002da8:	aa1f      	add	r2, sp, #124	; 0x7c
 8002daa:	4651      	mov	r1, sl
 8002dac:	4658      	mov	r0, fp
 8002dae:	f001 fc41 	bl	8004634 <__ssprint_r>
 8002db2:	2800      	cmp	r0, #0
 8002db4:	d155      	bne.n	8002e62 <_svfprintf_r+0xec2>
 8002db6:	ac2c      	add	r4, sp, #176	; 0xb0
 8002db8:	e7c0      	b.n	8002d3c <_svfprintf_r+0xd9c>
 8002dba:	aa1f      	add	r2, sp, #124	; 0x7c
 8002dbc:	4651      	mov	r1, sl
 8002dbe:	4658      	mov	r0, fp
 8002dc0:	f001 fc38 	bl	8004634 <__ssprint_r>
 8002dc4:	2800      	cmp	r0, #0
 8002dc6:	d14c      	bne.n	8002e62 <_svfprintf_r+0xec2>
 8002dc8:	ac2c      	add	r4, sp, #176	; 0xb0
 8002dca:	e7c5      	b.n	8002d58 <_svfprintf_r+0xdb8>
 8002dcc:	2e00      	cmp	r6, #0
 8002dce:	dde3      	ble.n	8002d98 <_svfprintf_r+0xdf8>
 8002dd0:	4f59      	ldr	r7, [pc, #356]	; (8002f38 <_svfprintf_r+0xf98>)
 8002dd2:	f04f 0810 	mov.w	r8, #16
 8002dd6:	2e10      	cmp	r6, #16
 8002dd8:	6027      	str	r7, [r4, #0]
 8002dda:	dc04      	bgt.n	8002de6 <_svfprintf_r+0xe46>
 8002ddc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002dde:	6066      	str	r6, [r4, #4]
 8002de0:	441e      	add	r6, r3
 8002de2:	9621      	str	r6, [sp, #132]	; 0x84
 8002de4:	e7cb      	b.n	8002d7e <_svfprintf_r+0xdde>
 8002de6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002de8:	f8c4 8004 	str.w	r8, [r4, #4]
 8002dec:	3310      	adds	r3, #16
 8002dee:	9321      	str	r3, [sp, #132]	; 0x84
 8002df0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002df2:	3301      	adds	r3, #1
 8002df4:	2b07      	cmp	r3, #7
 8002df6:	9320      	str	r3, [sp, #128]	; 0x80
 8002df8:	dc02      	bgt.n	8002e00 <_svfprintf_r+0xe60>
 8002dfa:	3408      	adds	r4, #8
 8002dfc:	3e10      	subs	r6, #16
 8002dfe:	e7ea      	b.n	8002dd6 <_svfprintf_r+0xe36>
 8002e00:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e02:	4651      	mov	r1, sl
 8002e04:	4658      	mov	r0, fp
 8002e06:	f001 fc15 	bl	8004634 <__ssprint_r>
 8002e0a:	bb50      	cbnz	r0, 8002e62 <_svfprintf_r+0xec2>
 8002e0c:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e0e:	e7f5      	b.n	8002dfc <_svfprintf_r+0xe5c>
 8002e10:	2301      	movs	r3, #1
 8002e12:	6063      	str	r3, [r4, #4]
 8002e14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e16:	f8c4 8000 	str.w	r8, [r4]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	e7ae      	b.n	8002d7c <_svfprintf_r+0xddc>
 8002e1e:	3408      	adds	r4, #8
 8002e20:	e7ba      	b.n	8002d98 <_svfprintf_r+0xdf8>
 8002e22:	3408      	adds	r4, #8
 8002e24:	f7ff bbed 	b.w	8002602 <_svfprintf_r+0x662>
 8002e28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002e2c:	1a9d      	subs	r5, r3, r2
 8002e2e:	2d00      	cmp	r5, #0
 8002e30:	f77f abea 	ble.w	8002608 <_svfprintf_r+0x668>
 8002e34:	2610      	movs	r6, #16
 8002e36:	4b41      	ldr	r3, [pc, #260]	; (8002f3c <_svfprintf_r+0xf9c>)
 8002e38:	6023      	str	r3, [r4, #0]
 8002e3a:	2d10      	cmp	r5, #16
 8002e3c:	dc1b      	bgt.n	8002e76 <_svfprintf_r+0xed6>
 8002e3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e40:	6065      	str	r5, [r4, #4]
 8002e42:	441d      	add	r5, r3
 8002e44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e46:	9521      	str	r5, [sp, #132]	; 0x84
 8002e48:	3301      	adds	r3, #1
 8002e4a:	2b07      	cmp	r3, #7
 8002e4c:	9320      	str	r3, [sp, #128]	; 0x80
 8002e4e:	f77f abdb 	ble.w	8002608 <_svfprintf_r+0x668>
 8002e52:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e54:	4651      	mov	r1, sl
 8002e56:	4658      	mov	r0, fp
 8002e58:	f001 fbec 	bl	8004634 <__ssprint_r>
 8002e5c:	2800      	cmp	r0, #0
 8002e5e:	f43f abd3 	beq.w	8002608 <_svfprintf_r+0x668>
 8002e62:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8002e66:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002e6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e6c:	bf18      	it	ne
 8002e6e:	f04f 33ff 	movne.w	r3, #4294967295
 8002e72:	f7ff b8b9 	b.w	8001fe8 <_svfprintf_r+0x48>
 8002e76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e78:	6066      	str	r6, [r4, #4]
 8002e7a:	3310      	adds	r3, #16
 8002e7c:	9321      	str	r3, [sp, #132]	; 0x84
 8002e7e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e80:	3301      	adds	r3, #1
 8002e82:	2b07      	cmp	r3, #7
 8002e84:	9320      	str	r3, [sp, #128]	; 0x80
 8002e86:	dc02      	bgt.n	8002e8e <_svfprintf_r+0xeee>
 8002e88:	3408      	adds	r4, #8
 8002e8a:	3d10      	subs	r5, #16
 8002e8c:	e7d3      	b.n	8002e36 <_svfprintf_r+0xe96>
 8002e8e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e90:	4651      	mov	r1, sl
 8002e92:	4658      	mov	r0, fp
 8002e94:	f001 fbce 	bl	8004634 <__ssprint_r>
 8002e98:	2800      	cmp	r0, #0
 8002e9a:	d1e2      	bne.n	8002e62 <_svfprintf_r+0xec2>
 8002e9c:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e9e:	e7f4      	b.n	8002e8a <_svfprintf_r+0xeea>
 8002ea0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d0dd      	beq.n	8002e62 <_svfprintf_r+0xec2>
 8002ea6:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ea8:	4651      	mov	r1, sl
 8002eaa:	4658      	mov	r0, fp
 8002eac:	f001 fbc2 	bl	8004634 <__ssprint_r>
 8002eb0:	e7d7      	b.n	8002e62 <_svfprintf_r+0xec2>
 8002eb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f7fd fe33 	bl	8000b24 <__aeabi_dcmpun>
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	f43f aa44 	beq.w	800234c <_svfprintf_r+0x3ac>
 8002ec4:	4b1e      	ldr	r3, [pc, #120]	; (8002f40 <_svfprintf_r+0xfa0>)
 8002ec6:	4a1f      	ldr	r2, [pc, #124]	; (8002f44 <_svfprintf_r+0xfa4>)
 8002ec8:	f7ff ba34 	b.w	8002334 <_svfprintf_r+0x394>
 8002ecc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002ece:	eba3 0308 	sub.w	r3, r3, r8
 8002ed2:	9303      	str	r3, [sp, #12]
 8002ed4:	f7ff bab5 	b.w	8002442 <_svfprintf_r+0x4a2>
 8002ed8:	ea56 0207 	orrs.w	r2, r6, r7
 8002edc:	950b      	str	r5, [sp, #44]	; 0x2c
 8002ede:	f43f ac2b 	beq.w	8002738 <_svfprintf_r+0x798>
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	f43f ac9d 	beq.w	8002822 <_svfprintf_r+0x882>
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	f43f acbd 	beq.w	8002868 <_svfprintf_r+0x8c8>
 8002eee:	ab2c      	add	r3, sp, #176	; 0xb0
 8002ef0:	08f1      	lsrs	r1, r6, #3
 8002ef2:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8002ef6:	08f8      	lsrs	r0, r7, #3
 8002ef8:	f006 0207 	and.w	r2, r6, #7
 8002efc:	4607      	mov	r7, r0
 8002efe:	460e      	mov	r6, r1
 8002f00:	3230      	adds	r2, #48	; 0x30
 8002f02:	ea56 0107 	orrs.w	r1, r6, r7
 8002f06:	f103 38ff 	add.w	r8, r3, #4294967295
 8002f0a:	f803 2c01 	strb.w	r2, [r3, #-1]
 8002f0e:	f47f ac86 	bne.w	800281e <_svfprintf_r+0x87e>
 8002f12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002f14:	07c9      	lsls	r1, r1, #31
 8002f16:	d506      	bpl.n	8002f26 <_svfprintf_r+0xf86>
 8002f18:	2a30      	cmp	r2, #48	; 0x30
 8002f1a:	d004      	beq.n	8002f26 <_svfprintf_r+0xf86>
 8002f1c:	2230      	movs	r2, #48	; 0x30
 8002f1e:	f808 2c01 	strb.w	r2, [r8, #-1]
 8002f22:	f1a3 0802 	sub.w	r8, r3, #2
 8002f26:	464e      	mov	r6, r9
 8002f28:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8002f2c:	eba9 0908 	sub.w	r9, r9, r8
 8002f30:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8002f32:	2700      	movs	r7, #0
 8002f34:	f7ff bad1 	b.w	80024da <_svfprintf_r+0x53a>
 8002f38:	08004dcb 	.word	0x08004dcb
 8002f3c:	08004dbb 	.word	0x08004dbb
 8002f40:	08004d8f 	.word	0x08004d8f
 8002f44:	08004d93 	.word	0x08004d93

08002f48 <quorem>:
 8002f48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f4c:	6903      	ldr	r3, [r0, #16]
 8002f4e:	690c      	ldr	r4, [r1, #16]
 8002f50:	429c      	cmp	r4, r3
 8002f52:	4680      	mov	r8, r0
 8002f54:	f300 8082 	bgt.w	800305c <quorem+0x114>
 8002f58:	3c01      	subs	r4, #1
 8002f5a:	f101 0714 	add.w	r7, r1, #20
 8002f5e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8002f62:	f100 0614 	add.w	r6, r0, #20
 8002f66:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8002f6a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002f6e:	eb06 030e 	add.w	r3, r6, lr
 8002f72:	3501      	adds	r5, #1
 8002f74:	eb07 090e 	add.w	r9, r7, lr
 8002f78:	9301      	str	r3, [sp, #4]
 8002f7a:	fbb0 f5f5 	udiv	r5, r0, r5
 8002f7e:	b395      	cbz	r5, 8002fe6 <quorem+0x9e>
 8002f80:	f04f 0a00 	mov.w	sl, #0
 8002f84:	4638      	mov	r0, r7
 8002f86:	46b4      	mov	ip, r6
 8002f88:	46d3      	mov	fp, sl
 8002f8a:	f850 2b04 	ldr.w	r2, [r0], #4
 8002f8e:	b293      	uxth	r3, r2
 8002f90:	fb05 a303 	mla	r3, r5, r3, sl
 8002f94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	ebab 0303 	sub.w	r3, fp, r3
 8002f9e:	0c12      	lsrs	r2, r2, #16
 8002fa0:	f8bc b000 	ldrh.w	fp, [ip]
 8002fa4:	fb05 a202 	mla	r2, r5, r2, sl
 8002fa8:	fa13 f38b 	uxtah	r3, r3, fp
 8002fac:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8002fb0:	fa1f fb82 	uxth.w	fp, r2
 8002fb4:	f8dc 2000 	ldr.w	r2, [ip]
 8002fb8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8002fbc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002fc6:	4581      	cmp	r9, r0
 8002fc8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8002fcc:	f84c 3b04 	str.w	r3, [ip], #4
 8002fd0:	d2db      	bcs.n	8002f8a <quorem+0x42>
 8002fd2:	f856 300e 	ldr.w	r3, [r6, lr]
 8002fd6:	b933      	cbnz	r3, 8002fe6 <quorem+0x9e>
 8002fd8:	9b01      	ldr	r3, [sp, #4]
 8002fda:	3b04      	subs	r3, #4
 8002fdc:	429e      	cmp	r6, r3
 8002fde:	461a      	mov	r2, r3
 8002fe0:	d330      	bcc.n	8003044 <quorem+0xfc>
 8002fe2:	f8c8 4010 	str.w	r4, [r8, #16]
 8002fe6:	4640      	mov	r0, r8
 8002fe8:	f001 fa4d 	bl	8004486 <__mcmp>
 8002fec:	2800      	cmp	r0, #0
 8002fee:	db25      	blt.n	800303c <quorem+0xf4>
 8002ff0:	3501      	adds	r5, #1
 8002ff2:	4630      	mov	r0, r6
 8002ff4:	f04f 0e00 	mov.w	lr, #0
 8002ff8:	f857 2b04 	ldr.w	r2, [r7], #4
 8002ffc:	f8d0 c000 	ldr.w	ip, [r0]
 8003000:	b293      	uxth	r3, r2
 8003002:	ebae 0303 	sub.w	r3, lr, r3
 8003006:	0c12      	lsrs	r2, r2, #16
 8003008:	fa13 f38c 	uxtah	r3, r3, ip
 800300c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003010:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003014:	b29b      	uxth	r3, r3
 8003016:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800301a:	45b9      	cmp	r9, r7
 800301c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8003020:	f840 3b04 	str.w	r3, [r0], #4
 8003024:	d2e8      	bcs.n	8002ff8 <quorem+0xb0>
 8003026:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800302a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800302e:	b92a      	cbnz	r2, 800303c <quorem+0xf4>
 8003030:	3b04      	subs	r3, #4
 8003032:	429e      	cmp	r6, r3
 8003034:	461a      	mov	r2, r3
 8003036:	d30b      	bcc.n	8003050 <quorem+0x108>
 8003038:	f8c8 4010 	str.w	r4, [r8, #16]
 800303c:	4628      	mov	r0, r5
 800303e:	b003      	add	sp, #12
 8003040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003044:	6812      	ldr	r2, [r2, #0]
 8003046:	3b04      	subs	r3, #4
 8003048:	2a00      	cmp	r2, #0
 800304a:	d1ca      	bne.n	8002fe2 <quorem+0x9a>
 800304c:	3c01      	subs	r4, #1
 800304e:	e7c5      	b.n	8002fdc <quorem+0x94>
 8003050:	6812      	ldr	r2, [r2, #0]
 8003052:	3b04      	subs	r3, #4
 8003054:	2a00      	cmp	r2, #0
 8003056:	d1ef      	bne.n	8003038 <quorem+0xf0>
 8003058:	3c01      	subs	r4, #1
 800305a:	e7ea      	b.n	8003032 <quorem+0xea>
 800305c:	2000      	movs	r0, #0
 800305e:	e7ee      	b.n	800303e <quorem+0xf6>

08003060 <_dtoa_r>:
 8003060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003064:	ec57 6b10 	vmov	r6, r7, d0
 8003068:	b097      	sub	sp, #92	; 0x5c
 800306a:	e9cd 6700 	strd	r6, r7, [sp]
 800306e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003070:	9107      	str	r1, [sp, #28]
 8003072:	4604      	mov	r4, r0
 8003074:	920a      	str	r2, [sp, #40]	; 0x28
 8003076:	930f      	str	r3, [sp, #60]	; 0x3c
 8003078:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800307a:	b93e      	cbnz	r6, 800308c <_dtoa_r+0x2c>
 800307c:	2010      	movs	r0, #16
 800307e:	f000 fdcb 	bl	8003c18 <malloc>
 8003082:	6260      	str	r0, [r4, #36]	; 0x24
 8003084:	6046      	str	r6, [r0, #4]
 8003086:	6086      	str	r6, [r0, #8]
 8003088:	6006      	str	r6, [r0, #0]
 800308a:	60c6      	str	r6, [r0, #12]
 800308c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800308e:	6819      	ldr	r1, [r3, #0]
 8003090:	b151      	cbz	r1, 80030a8 <_dtoa_r+0x48>
 8003092:	685a      	ldr	r2, [r3, #4]
 8003094:	604a      	str	r2, [r1, #4]
 8003096:	2301      	movs	r3, #1
 8003098:	4093      	lsls	r3, r2
 800309a:	608b      	str	r3, [r1, #8]
 800309c:	4620      	mov	r0, r4
 800309e:	f001 f81d 	bl	80040dc <_Bfree>
 80030a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	9b01      	ldr	r3, [sp, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	bfbf      	itttt	lt
 80030ae:	2301      	movlt	r3, #1
 80030b0:	602b      	strlt	r3, [r5, #0]
 80030b2:	9b01      	ldrlt	r3, [sp, #4]
 80030b4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80030b8:	bfb2      	itee	lt
 80030ba:	9301      	strlt	r3, [sp, #4]
 80030bc:	2300      	movge	r3, #0
 80030be:	602b      	strge	r3, [r5, #0]
 80030c0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80030c4:	4ba8      	ldr	r3, [pc, #672]	; (8003368 <_dtoa_r+0x308>)
 80030c6:	ea33 0308 	bics.w	r3, r3, r8
 80030ca:	d11b      	bne.n	8003104 <_dtoa_r+0xa4>
 80030cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80030ce:	f242 730f 	movw	r3, #9999	; 0x270f
 80030d2:	6013      	str	r3, [r2, #0]
 80030d4:	9b00      	ldr	r3, [sp, #0]
 80030d6:	b923      	cbnz	r3, 80030e2 <_dtoa_r+0x82>
 80030d8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80030dc:	2800      	cmp	r0, #0
 80030de:	f000 8578 	beq.w	8003bd2 <_dtoa_r+0xb72>
 80030e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030e4:	b953      	cbnz	r3, 80030fc <_dtoa_r+0x9c>
 80030e6:	4ba1      	ldr	r3, [pc, #644]	; (800336c <_dtoa_r+0x30c>)
 80030e8:	e021      	b.n	800312e <_dtoa_r+0xce>
 80030ea:	4ba1      	ldr	r3, [pc, #644]	; (8003370 <_dtoa_r+0x310>)
 80030ec:	9302      	str	r3, [sp, #8]
 80030ee:	3308      	adds	r3, #8
 80030f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80030f2:	6013      	str	r3, [r2, #0]
 80030f4:	9802      	ldr	r0, [sp, #8]
 80030f6:	b017      	add	sp, #92	; 0x5c
 80030f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030fc:	4b9b      	ldr	r3, [pc, #620]	; (800336c <_dtoa_r+0x30c>)
 80030fe:	9302      	str	r3, [sp, #8]
 8003100:	3303      	adds	r3, #3
 8003102:	e7f5      	b.n	80030f0 <_dtoa_r+0x90>
 8003104:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003108:	2200      	movs	r2, #0
 800310a:	2300      	movs	r3, #0
 800310c:	4630      	mov	r0, r6
 800310e:	4639      	mov	r1, r7
 8003110:	f7fd fcd6 	bl	8000ac0 <__aeabi_dcmpeq>
 8003114:	4681      	mov	r9, r0
 8003116:	b160      	cbz	r0, 8003132 <_dtoa_r+0xd2>
 8003118:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800311a:	2301      	movs	r3, #1
 800311c:	6013      	str	r3, [r2, #0]
 800311e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 8553 	beq.w	8003bcc <_dtoa_r+0xb6c>
 8003126:	4b93      	ldr	r3, [pc, #588]	; (8003374 <_dtoa_r+0x314>)
 8003128:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800312a:	6013      	str	r3, [r2, #0]
 800312c:	3b01      	subs	r3, #1
 800312e:	9302      	str	r3, [sp, #8]
 8003130:	e7e0      	b.n	80030f4 <_dtoa_r+0x94>
 8003132:	aa14      	add	r2, sp, #80	; 0x50
 8003134:	a915      	add	r1, sp, #84	; 0x54
 8003136:	ec47 6b10 	vmov	d0, r6, r7
 800313a:	4620      	mov	r0, r4
 800313c:	f001 fa1b 	bl	8004576 <__d2b>
 8003140:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003144:	4682      	mov	sl, r0
 8003146:	2d00      	cmp	r5, #0
 8003148:	d07e      	beq.n	8003248 <_dtoa_r+0x1e8>
 800314a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800314e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003152:	4630      	mov	r0, r6
 8003154:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003158:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800315c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8003160:	2200      	movs	r2, #0
 8003162:	4b85      	ldr	r3, [pc, #532]	; (8003378 <_dtoa_r+0x318>)
 8003164:	f7fd f890 	bl	8000288 <__aeabi_dsub>
 8003168:	a379      	add	r3, pc, #484	; (adr r3, 8003350 <_dtoa_r+0x2f0>)
 800316a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800316e:	f7fd fa3f 	bl	80005f0 <__aeabi_dmul>
 8003172:	a379      	add	r3, pc, #484	; (adr r3, 8003358 <_dtoa_r+0x2f8>)
 8003174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003178:	f7fd f888 	bl	800028c <__adddf3>
 800317c:	4606      	mov	r6, r0
 800317e:	4628      	mov	r0, r5
 8003180:	460f      	mov	r7, r1
 8003182:	f7fd f9cf 	bl	8000524 <__aeabi_i2d>
 8003186:	a376      	add	r3, pc, #472	; (adr r3, 8003360 <_dtoa_r+0x300>)
 8003188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318c:	f7fd fa30 	bl	80005f0 <__aeabi_dmul>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4630      	mov	r0, r6
 8003196:	4639      	mov	r1, r7
 8003198:	f7fd f878 	bl	800028c <__adddf3>
 800319c:	4606      	mov	r6, r0
 800319e:	460f      	mov	r7, r1
 80031a0:	f7fd fcd6 	bl	8000b50 <__aeabi_d2iz>
 80031a4:	2200      	movs	r2, #0
 80031a6:	4683      	mov	fp, r0
 80031a8:	2300      	movs	r3, #0
 80031aa:	4630      	mov	r0, r6
 80031ac:	4639      	mov	r1, r7
 80031ae:	f7fd fc91 	bl	8000ad4 <__aeabi_dcmplt>
 80031b2:	b158      	cbz	r0, 80031cc <_dtoa_r+0x16c>
 80031b4:	4658      	mov	r0, fp
 80031b6:	f7fd f9b5 	bl	8000524 <__aeabi_i2d>
 80031ba:	4602      	mov	r2, r0
 80031bc:	460b      	mov	r3, r1
 80031be:	4630      	mov	r0, r6
 80031c0:	4639      	mov	r1, r7
 80031c2:	f7fd fc7d 	bl	8000ac0 <__aeabi_dcmpeq>
 80031c6:	b908      	cbnz	r0, 80031cc <_dtoa_r+0x16c>
 80031c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80031cc:	f1bb 0f16 	cmp.w	fp, #22
 80031d0:	d859      	bhi.n	8003286 <_dtoa_r+0x226>
 80031d2:	496a      	ldr	r1, [pc, #424]	; (800337c <_dtoa_r+0x31c>)
 80031d4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80031d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80031dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80031e0:	f7fd fc96 	bl	8000b10 <__aeabi_dcmpgt>
 80031e4:	2800      	cmp	r0, #0
 80031e6:	d050      	beq.n	800328a <_dtoa_r+0x22a>
 80031e8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80031ec:	2300      	movs	r3, #0
 80031ee:	930e      	str	r3, [sp, #56]	; 0x38
 80031f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80031f2:	1b5d      	subs	r5, r3, r5
 80031f4:	1e6b      	subs	r3, r5, #1
 80031f6:	9306      	str	r3, [sp, #24]
 80031f8:	bf45      	ittet	mi
 80031fa:	f1c5 0301 	rsbmi	r3, r5, #1
 80031fe:	9305      	strmi	r3, [sp, #20]
 8003200:	2300      	movpl	r3, #0
 8003202:	2300      	movmi	r3, #0
 8003204:	bf4c      	ite	mi
 8003206:	9306      	strmi	r3, [sp, #24]
 8003208:	9305      	strpl	r3, [sp, #20]
 800320a:	f1bb 0f00 	cmp.w	fp, #0
 800320e:	db3e      	blt.n	800328e <_dtoa_r+0x22e>
 8003210:	9b06      	ldr	r3, [sp, #24]
 8003212:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8003216:	445b      	add	r3, fp
 8003218:	9306      	str	r3, [sp, #24]
 800321a:	2300      	movs	r3, #0
 800321c:	9308      	str	r3, [sp, #32]
 800321e:	9b07      	ldr	r3, [sp, #28]
 8003220:	2b09      	cmp	r3, #9
 8003222:	f200 80af 	bhi.w	8003384 <_dtoa_r+0x324>
 8003226:	2b05      	cmp	r3, #5
 8003228:	bfc4      	itt	gt
 800322a:	3b04      	subgt	r3, #4
 800322c:	9307      	strgt	r3, [sp, #28]
 800322e:	9b07      	ldr	r3, [sp, #28]
 8003230:	f1a3 0302 	sub.w	r3, r3, #2
 8003234:	bfcc      	ite	gt
 8003236:	2600      	movgt	r6, #0
 8003238:	2601      	movle	r6, #1
 800323a:	2b03      	cmp	r3, #3
 800323c:	f200 80ae 	bhi.w	800339c <_dtoa_r+0x33c>
 8003240:	e8df f003 	tbb	[pc, r3]
 8003244:	772f8482 	.word	0x772f8482
 8003248:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800324a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800324c:	441d      	add	r5, r3
 800324e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003252:	2b20      	cmp	r3, #32
 8003254:	dd11      	ble.n	800327a <_dtoa_r+0x21a>
 8003256:	9a00      	ldr	r2, [sp, #0]
 8003258:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800325c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003260:	fa22 f000 	lsr.w	r0, r2, r0
 8003264:	fa08 f303 	lsl.w	r3, r8, r3
 8003268:	4318      	orrs	r0, r3
 800326a:	f7fd f94b 	bl	8000504 <__aeabi_ui2d>
 800326e:	2301      	movs	r3, #1
 8003270:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003274:	3d01      	subs	r5, #1
 8003276:	9312      	str	r3, [sp, #72]	; 0x48
 8003278:	e772      	b.n	8003160 <_dtoa_r+0x100>
 800327a:	f1c3 0020 	rsb	r0, r3, #32
 800327e:	9b00      	ldr	r3, [sp, #0]
 8003280:	fa03 f000 	lsl.w	r0, r3, r0
 8003284:	e7f1      	b.n	800326a <_dtoa_r+0x20a>
 8003286:	2301      	movs	r3, #1
 8003288:	e7b1      	b.n	80031ee <_dtoa_r+0x18e>
 800328a:	900e      	str	r0, [sp, #56]	; 0x38
 800328c:	e7b0      	b.n	80031f0 <_dtoa_r+0x190>
 800328e:	9b05      	ldr	r3, [sp, #20]
 8003290:	eba3 030b 	sub.w	r3, r3, fp
 8003294:	9305      	str	r3, [sp, #20]
 8003296:	f1cb 0300 	rsb	r3, fp, #0
 800329a:	9308      	str	r3, [sp, #32]
 800329c:	2300      	movs	r3, #0
 800329e:	930b      	str	r3, [sp, #44]	; 0x2c
 80032a0:	e7bd      	b.n	800321e <_dtoa_r+0x1be>
 80032a2:	2301      	movs	r3, #1
 80032a4:	9309      	str	r3, [sp, #36]	; 0x24
 80032a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	dd7a      	ble.n	80033a2 <_dtoa_r+0x342>
 80032ac:	9304      	str	r3, [sp, #16]
 80032ae:	9303      	str	r3, [sp, #12]
 80032b0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80032b2:	2200      	movs	r2, #0
 80032b4:	606a      	str	r2, [r5, #4]
 80032b6:	2104      	movs	r1, #4
 80032b8:	f101 0214 	add.w	r2, r1, #20
 80032bc:	429a      	cmp	r2, r3
 80032be:	d975      	bls.n	80033ac <_dtoa_r+0x34c>
 80032c0:	6869      	ldr	r1, [r5, #4]
 80032c2:	4620      	mov	r0, r4
 80032c4:	f000 fed6 	bl	8004074 <_Balloc>
 80032c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032ca:	6028      	str	r0, [r5, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	9302      	str	r3, [sp, #8]
 80032d0:	9b03      	ldr	r3, [sp, #12]
 80032d2:	2b0e      	cmp	r3, #14
 80032d4:	f200 80e5 	bhi.w	80034a2 <_dtoa_r+0x442>
 80032d8:	2e00      	cmp	r6, #0
 80032da:	f000 80e2 	beq.w	80034a2 <_dtoa_r+0x442>
 80032de:	ed9d 7b00 	vldr	d7, [sp]
 80032e2:	f1bb 0f00 	cmp.w	fp, #0
 80032e6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80032ea:	dd74      	ble.n	80033d6 <_dtoa_r+0x376>
 80032ec:	4a23      	ldr	r2, [pc, #140]	; (800337c <_dtoa_r+0x31c>)
 80032ee:	f00b 030f 	and.w	r3, fp, #15
 80032f2:	ea4f 162b 	mov.w	r6, fp, asr #4
 80032f6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80032fa:	06f0      	lsls	r0, r6, #27
 80032fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003300:	d559      	bpl.n	80033b6 <_dtoa_r+0x356>
 8003302:	4b1f      	ldr	r3, [pc, #124]	; (8003380 <_dtoa_r+0x320>)
 8003304:	ec51 0b17 	vmov	r0, r1, d7
 8003308:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800330c:	f7fd fa9a 	bl	8000844 <__aeabi_ddiv>
 8003310:	e9cd 0100 	strd	r0, r1, [sp]
 8003314:	f006 060f 	and.w	r6, r6, #15
 8003318:	2503      	movs	r5, #3
 800331a:	4f19      	ldr	r7, [pc, #100]	; (8003380 <_dtoa_r+0x320>)
 800331c:	2e00      	cmp	r6, #0
 800331e:	d14c      	bne.n	80033ba <_dtoa_r+0x35a>
 8003320:	4642      	mov	r2, r8
 8003322:	464b      	mov	r3, r9
 8003324:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003328:	f7fd fa8c 	bl	8000844 <__aeabi_ddiv>
 800332c:	e9cd 0100 	strd	r0, r1, [sp]
 8003330:	e06a      	b.n	8003408 <_dtoa_r+0x3a8>
 8003332:	2301      	movs	r3, #1
 8003334:	9309      	str	r3, [sp, #36]	; 0x24
 8003336:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003338:	445b      	add	r3, fp
 800333a:	9304      	str	r3, [sp, #16]
 800333c:	3301      	adds	r3, #1
 800333e:	2b01      	cmp	r3, #1
 8003340:	9303      	str	r3, [sp, #12]
 8003342:	bfb8      	it	lt
 8003344:	2301      	movlt	r3, #1
 8003346:	e7b3      	b.n	80032b0 <_dtoa_r+0x250>
 8003348:	2300      	movs	r3, #0
 800334a:	e7ab      	b.n	80032a4 <_dtoa_r+0x244>
 800334c:	2300      	movs	r3, #0
 800334e:	e7f1      	b.n	8003334 <_dtoa_r+0x2d4>
 8003350:	636f4361 	.word	0x636f4361
 8003354:	3fd287a7 	.word	0x3fd287a7
 8003358:	8b60c8b3 	.word	0x8b60c8b3
 800335c:	3fc68a28 	.word	0x3fc68a28
 8003360:	509f79fb 	.word	0x509f79fb
 8003364:	3fd34413 	.word	0x3fd34413
 8003368:	7ff00000 	.word	0x7ff00000
 800336c:	08004de4 	.word	0x08004de4
 8003370:	08004ddb 	.word	0x08004ddb
 8003374:	08004dba 	.word	0x08004dba
 8003378:	3ff80000 	.word	0x3ff80000
 800337c:	08004e10 	.word	0x08004e10
 8003380:	08004de8 	.word	0x08004de8
 8003384:	2601      	movs	r6, #1
 8003386:	2300      	movs	r3, #0
 8003388:	9307      	str	r3, [sp, #28]
 800338a:	9609      	str	r6, [sp, #36]	; 0x24
 800338c:	f04f 33ff 	mov.w	r3, #4294967295
 8003390:	9304      	str	r3, [sp, #16]
 8003392:	9303      	str	r3, [sp, #12]
 8003394:	2200      	movs	r2, #0
 8003396:	2312      	movs	r3, #18
 8003398:	920a      	str	r2, [sp, #40]	; 0x28
 800339a:	e789      	b.n	80032b0 <_dtoa_r+0x250>
 800339c:	2301      	movs	r3, #1
 800339e:	9309      	str	r3, [sp, #36]	; 0x24
 80033a0:	e7f4      	b.n	800338c <_dtoa_r+0x32c>
 80033a2:	2301      	movs	r3, #1
 80033a4:	9304      	str	r3, [sp, #16]
 80033a6:	9303      	str	r3, [sp, #12]
 80033a8:	461a      	mov	r2, r3
 80033aa:	e7f5      	b.n	8003398 <_dtoa_r+0x338>
 80033ac:	686a      	ldr	r2, [r5, #4]
 80033ae:	3201      	adds	r2, #1
 80033b0:	606a      	str	r2, [r5, #4]
 80033b2:	0049      	lsls	r1, r1, #1
 80033b4:	e780      	b.n	80032b8 <_dtoa_r+0x258>
 80033b6:	2502      	movs	r5, #2
 80033b8:	e7af      	b.n	800331a <_dtoa_r+0x2ba>
 80033ba:	07f1      	lsls	r1, r6, #31
 80033bc:	d508      	bpl.n	80033d0 <_dtoa_r+0x370>
 80033be:	4640      	mov	r0, r8
 80033c0:	4649      	mov	r1, r9
 80033c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033c6:	f7fd f913 	bl	80005f0 <__aeabi_dmul>
 80033ca:	3501      	adds	r5, #1
 80033cc:	4680      	mov	r8, r0
 80033ce:	4689      	mov	r9, r1
 80033d0:	1076      	asrs	r6, r6, #1
 80033d2:	3708      	adds	r7, #8
 80033d4:	e7a2      	b.n	800331c <_dtoa_r+0x2bc>
 80033d6:	f000 809d 	beq.w	8003514 <_dtoa_r+0x4b4>
 80033da:	f1cb 0600 	rsb	r6, fp, #0
 80033de:	4b9f      	ldr	r3, [pc, #636]	; (800365c <_dtoa_r+0x5fc>)
 80033e0:	4f9f      	ldr	r7, [pc, #636]	; (8003660 <_dtoa_r+0x600>)
 80033e2:	f006 020f 	and.w	r2, r6, #15
 80033e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80033ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80033f2:	f7fd f8fd 	bl	80005f0 <__aeabi_dmul>
 80033f6:	e9cd 0100 	strd	r0, r1, [sp]
 80033fa:	1136      	asrs	r6, r6, #4
 80033fc:	2300      	movs	r3, #0
 80033fe:	2502      	movs	r5, #2
 8003400:	2e00      	cmp	r6, #0
 8003402:	d17c      	bne.n	80034fe <_dtoa_r+0x49e>
 8003404:	2b00      	cmp	r3, #0
 8003406:	d191      	bne.n	800332c <_dtoa_r+0x2cc>
 8003408:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800340a:	2b00      	cmp	r3, #0
 800340c:	f000 8084 	beq.w	8003518 <_dtoa_r+0x4b8>
 8003410:	e9dd 8900 	ldrd	r8, r9, [sp]
 8003414:	2200      	movs	r2, #0
 8003416:	4b93      	ldr	r3, [pc, #588]	; (8003664 <_dtoa_r+0x604>)
 8003418:	4640      	mov	r0, r8
 800341a:	4649      	mov	r1, r9
 800341c:	f7fd fb5a 	bl	8000ad4 <__aeabi_dcmplt>
 8003420:	2800      	cmp	r0, #0
 8003422:	d079      	beq.n	8003518 <_dtoa_r+0x4b8>
 8003424:	9b03      	ldr	r3, [sp, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d076      	beq.n	8003518 <_dtoa_r+0x4b8>
 800342a:	9b04      	ldr	r3, [sp, #16]
 800342c:	2b00      	cmp	r3, #0
 800342e:	dd34      	ble.n	800349a <_dtoa_r+0x43a>
 8003430:	2200      	movs	r2, #0
 8003432:	4b8d      	ldr	r3, [pc, #564]	; (8003668 <_dtoa_r+0x608>)
 8003434:	4640      	mov	r0, r8
 8003436:	4649      	mov	r1, r9
 8003438:	f7fd f8da 	bl	80005f0 <__aeabi_dmul>
 800343c:	e9cd 0100 	strd	r0, r1, [sp]
 8003440:	9e04      	ldr	r6, [sp, #16]
 8003442:	f10b 37ff 	add.w	r7, fp, #4294967295
 8003446:	3501      	adds	r5, #1
 8003448:	4628      	mov	r0, r5
 800344a:	f7fd f86b 	bl	8000524 <__aeabi_i2d>
 800344e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003452:	f7fd f8cd 	bl	80005f0 <__aeabi_dmul>
 8003456:	2200      	movs	r2, #0
 8003458:	4b84      	ldr	r3, [pc, #528]	; (800366c <_dtoa_r+0x60c>)
 800345a:	f7fc ff17 	bl	800028c <__adddf3>
 800345e:	4680      	mov	r8, r0
 8003460:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8003464:	2e00      	cmp	r6, #0
 8003466:	d15a      	bne.n	800351e <_dtoa_r+0x4be>
 8003468:	2200      	movs	r2, #0
 800346a:	4b81      	ldr	r3, [pc, #516]	; (8003670 <_dtoa_r+0x610>)
 800346c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003470:	f7fc ff0a 	bl	8000288 <__aeabi_dsub>
 8003474:	4642      	mov	r2, r8
 8003476:	464b      	mov	r3, r9
 8003478:	e9cd 0100 	strd	r0, r1, [sp]
 800347c:	f7fd fb48 	bl	8000b10 <__aeabi_dcmpgt>
 8003480:	2800      	cmp	r0, #0
 8003482:	f040 829b 	bne.w	80039bc <_dtoa_r+0x95c>
 8003486:	4642      	mov	r2, r8
 8003488:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800348c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003490:	f7fd fb20 	bl	8000ad4 <__aeabi_dcmplt>
 8003494:	2800      	cmp	r0, #0
 8003496:	f040 828f 	bne.w	80039b8 <_dtoa_r+0x958>
 800349a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800349e:	e9cd 2300 	strd	r2, r3, [sp]
 80034a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f2c0 8150 	blt.w	800374a <_dtoa_r+0x6ea>
 80034aa:	f1bb 0f0e 	cmp.w	fp, #14
 80034ae:	f300 814c 	bgt.w	800374a <_dtoa_r+0x6ea>
 80034b2:	4b6a      	ldr	r3, [pc, #424]	; (800365c <_dtoa_r+0x5fc>)
 80034b4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80034b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80034bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f280 80da 	bge.w	8003678 <_dtoa_r+0x618>
 80034c4:	9b03      	ldr	r3, [sp, #12]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f300 80d6 	bgt.w	8003678 <_dtoa_r+0x618>
 80034cc:	f040 8273 	bne.w	80039b6 <_dtoa_r+0x956>
 80034d0:	2200      	movs	r2, #0
 80034d2:	4b67      	ldr	r3, [pc, #412]	; (8003670 <_dtoa_r+0x610>)
 80034d4:	4640      	mov	r0, r8
 80034d6:	4649      	mov	r1, r9
 80034d8:	f7fd f88a 	bl	80005f0 <__aeabi_dmul>
 80034dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034e0:	f7fd fb0c 	bl	8000afc <__aeabi_dcmpge>
 80034e4:	9e03      	ldr	r6, [sp, #12]
 80034e6:	4637      	mov	r7, r6
 80034e8:	2800      	cmp	r0, #0
 80034ea:	f040 824a 	bne.w	8003982 <_dtoa_r+0x922>
 80034ee:	9b02      	ldr	r3, [sp, #8]
 80034f0:	9a02      	ldr	r2, [sp, #8]
 80034f2:	1c5d      	adds	r5, r3, #1
 80034f4:	2331      	movs	r3, #49	; 0x31
 80034f6:	7013      	strb	r3, [r2, #0]
 80034f8:	f10b 0b01 	add.w	fp, fp, #1
 80034fc:	e245      	b.n	800398a <_dtoa_r+0x92a>
 80034fe:	07f2      	lsls	r2, r6, #31
 8003500:	d505      	bpl.n	800350e <_dtoa_r+0x4ae>
 8003502:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003506:	f7fd f873 	bl	80005f0 <__aeabi_dmul>
 800350a:	3501      	adds	r5, #1
 800350c:	2301      	movs	r3, #1
 800350e:	1076      	asrs	r6, r6, #1
 8003510:	3708      	adds	r7, #8
 8003512:	e775      	b.n	8003400 <_dtoa_r+0x3a0>
 8003514:	2502      	movs	r5, #2
 8003516:	e777      	b.n	8003408 <_dtoa_r+0x3a8>
 8003518:	465f      	mov	r7, fp
 800351a:	9e03      	ldr	r6, [sp, #12]
 800351c:	e794      	b.n	8003448 <_dtoa_r+0x3e8>
 800351e:	9a02      	ldr	r2, [sp, #8]
 8003520:	4b4e      	ldr	r3, [pc, #312]	; (800365c <_dtoa_r+0x5fc>)
 8003522:	4432      	add	r2, r6
 8003524:	9213      	str	r2, [sp, #76]	; 0x4c
 8003526:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003528:	1e71      	subs	r1, r6, #1
 800352a:	2a00      	cmp	r2, #0
 800352c:	d048      	beq.n	80035c0 <_dtoa_r+0x560>
 800352e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003536:	2000      	movs	r0, #0
 8003538:	494e      	ldr	r1, [pc, #312]	; (8003674 <_dtoa_r+0x614>)
 800353a:	f7fd f983 	bl	8000844 <__aeabi_ddiv>
 800353e:	4642      	mov	r2, r8
 8003540:	464b      	mov	r3, r9
 8003542:	f7fc fea1 	bl	8000288 <__aeabi_dsub>
 8003546:	9d02      	ldr	r5, [sp, #8]
 8003548:	4680      	mov	r8, r0
 800354a:	4689      	mov	r9, r1
 800354c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003550:	f7fd fafe 	bl	8000b50 <__aeabi_d2iz>
 8003554:	4606      	mov	r6, r0
 8003556:	f7fc ffe5 	bl	8000524 <__aeabi_i2d>
 800355a:	4602      	mov	r2, r0
 800355c:	460b      	mov	r3, r1
 800355e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003562:	f7fc fe91 	bl	8000288 <__aeabi_dsub>
 8003566:	3630      	adds	r6, #48	; 0x30
 8003568:	f805 6b01 	strb.w	r6, [r5], #1
 800356c:	4642      	mov	r2, r8
 800356e:	464b      	mov	r3, r9
 8003570:	e9cd 0100 	strd	r0, r1, [sp]
 8003574:	f7fd faae 	bl	8000ad4 <__aeabi_dcmplt>
 8003578:	2800      	cmp	r0, #0
 800357a:	d165      	bne.n	8003648 <_dtoa_r+0x5e8>
 800357c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003580:	2000      	movs	r0, #0
 8003582:	4938      	ldr	r1, [pc, #224]	; (8003664 <_dtoa_r+0x604>)
 8003584:	f7fc fe80 	bl	8000288 <__aeabi_dsub>
 8003588:	4642      	mov	r2, r8
 800358a:	464b      	mov	r3, r9
 800358c:	f7fd faa2 	bl	8000ad4 <__aeabi_dcmplt>
 8003590:	2800      	cmp	r0, #0
 8003592:	f040 80ba 	bne.w	800370a <_dtoa_r+0x6aa>
 8003596:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003598:	429d      	cmp	r5, r3
 800359a:	f43f af7e 	beq.w	800349a <_dtoa_r+0x43a>
 800359e:	2200      	movs	r2, #0
 80035a0:	4b31      	ldr	r3, [pc, #196]	; (8003668 <_dtoa_r+0x608>)
 80035a2:	4640      	mov	r0, r8
 80035a4:	4649      	mov	r1, r9
 80035a6:	f7fd f823 	bl	80005f0 <__aeabi_dmul>
 80035aa:	2200      	movs	r2, #0
 80035ac:	4680      	mov	r8, r0
 80035ae:	4689      	mov	r9, r1
 80035b0:	4b2d      	ldr	r3, [pc, #180]	; (8003668 <_dtoa_r+0x608>)
 80035b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80035b6:	f7fd f81b 	bl	80005f0 <__aeabi_dmul>
 80035ba:	e9cd 0100 	strd	r0, r1, [sp]
 80035be:	e7c5      	b.n	800354c <_dtoa_r+0x4ec>
 80035c0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80035c4:	4642      	mov	r2, r8
 80035c6:	464b      	mov	r3, r9
 80035c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80035cc:	f7fd f810 	bl	80005f0 <__aeabi_dmul>
 80035d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80035d4:	9d02      	ldr	r5, [sp, #8]
 80035d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80035da:	f7fd fab9 	bl	8000b50 <__aeabi_d2iz>
 80035de:	4606      	mov	r6, r0
 80035e0:	f7fc ffa0 	bl	8000524 <__aeabi_i2d>
 80035e4:	3630      	adds	r6, #48	; 0x30
 80035e6:	4602      	mov	r2, r0
 80035e8:	460b      	mov	r3, r1
 80035ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80035ee:	f7fc fe4b 	bl	8000288 <__aeabi_dsub>
 80035f2:	f805 6b01 	strb.w	r6, [r5], #1
 80035f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80035f8:	42ab      	cmp	r3, r5
 80035fa:	4680      	mov	r8, r0
 80035fc:	4689      	mov	r9, r1
 80035fe:	f04f 0200 	mov.w	r2, #0
 8003602:	d125      	bne.n	8003650 <_dtoa_r+0x5f0>
 8003604:	4b1b      	ldr	r3, [pc, #108]	; (8003674 <_dtoa_r+0x614>)
 8003606:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800360a:	f7fc fe3f 	bl	800028c <__adddf3>
 800360e:	4602      	mov	r2, r0
 8003610:	460b      	mov	r3, r1
 8003612:	4640      	mov	r0, r8
 8003614:	4649      	mov	r1, r9
 8003616:	f7fd fa7b 	bl	8000b10 <__aeabi_dcmpgt>
 800361a:	2800      	cmp	r0, #0
 800361c:	d175      	bne.n	800370a <_dtoa_r+0x6aa>
 800361e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003622:	2000      	movs	r0, #0
 8003624:	4913      	ldr	r1, [pc, #76]	; (8003674 <_dtoa_r+0x614>)
 8003626:	f7fc fe2f 	bl	8000288 <__aeabi_dsub>
 800362a:	4602      	mov	r2, r0
 800362c:	460b      	mov	r3, r1
 800362e:	4640      	mov	r0, r8
 8003630:	4649      	mov	r1, r9
 8003632:	f7fd fa4f 	bl	8000ad4 <__aeabi_dcmplt>
 8003636:	2800      	cmp	r0, #0
 8003638:	f43f af2f 	beq.w	800349a <_dtoa_r+0x43a>
 800363c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003640:	2b30      	cmp	r3, #48	; 0x30
 8003642:	f105 32ff 	add.w	r2, r5, #4294967295
 8003646:	d001      	beq.n	800364c <_dtoa_r+0x5ec>
 8003648:	46bb      	mov	fp, r7
 800364a:	e04d      	b.n	80036e8 <_dtoa_r+0x688>
 800364c:	4615      	mov	r5, r2
 800364e:	e7f5      	b.n	800363c <_dtoa_r+0x5dc>
 8003650:	4b05      	ldr	r3, [pc, #20]	; (8003668 <_dtoa_r+0x608>)
 8003652:	f7fc ffcd 	bl	80005f0 <__aeabi_dmul>
 8003656:	e9cd 0100 	strd	r0, r1, [sp]
 800365a:	e7bc      	b.n	80035d6 <_dtoa_r+0x576>
 800365c:	08004e10 	.word	0x08004e10
 8003660:	08004de8 	.word	0x08004de8
 8003664:	3ff00000 	.word	0x3ff00000
 8003668:	40240000 	.word	0x40240000
 800366c:	401c0000 	.word	0x401c0000
 8003670:	40140000 	.word	0x40140000
 8003674:	3fe00000 	.word	0x3fe00000
 8003678:	e9dd 6700 	ldrd	r6, r7, [sp]
 800367c:	9d02      	ldr	r5, [sp, #8]
 800367e:	4642      	mov	r2, r8
 8003680:	464b      	mov	r3, r9
 8003682:	4630      	mov	r0, r6
 8003684:	4639      	mov	r1, r7
 8003686:	f7fd f8dd 	bl	8000844 <__aeabi_ddiv>
 800368a:	f7fd fa61 	bl	8000b50 <__aeabi_d2iz>
 800368e:	9000      	str	r0, [sp, #0]
 8003690:	f7fc ff48 	bl	8000524 <__aeabi_i2d>
 8003694:	4642      	mov	r2, r8
 8003696:	464b      	mov	r3, r9
 8003698:	f7fc ffaa 	bl	80005f0 <__aeabi_dmul>
 800369c:	4602      	mov	r2, r0
 800369e:	460b      	mov	r3, r1
 80036a0:	4630      	mov	r0, r6
 80036a2:	4639      	mov	r1, r7
 80036a4:	f7fc fdf0 	bl	8000288 <__aeabi_dsub>
 80036a8:	9e00      	ldr	r6, [sp, #0]
 80036aa:	9f03      	ldr	r7, [sp, #12]
 80036ac:	3630      	adds	r6, #48	; 0x30
 80036ae:	f805 6b01 	strb.w	r6, [r5], #1
 80036b2:	9e02      	ldr	r6, [sp, #8]
 80036b4:	1bae      	subs	r6, r5, r6
 80036b6:	42b7      	cmp	r7, r6
 80036b8:	4602      	mov	r2, r0
 80036ba:	460b      	mov	r3, r1
 80036bc:	d138      	bne.n	8003730 <_dtoa_r+0x6d0>
 80036be:	f7fc fde5 	bl	800028c <__adddf3>
 80036c2:	4606      	mov	r6, r0
 80036c4:	460f      	mov	r7, r1
 80036c6:	4602      	mov	r2, r0
 80036c8:	460b      	mov	r3, r1
 80036ca:	4640      	mov	r0, r8
 80036cc:	4649      	mov	r1, r9
 80036ce:	f7fd fa01 	bl	8000ad4 <__aeabi_dcmplt>
 80036d2:	b9c8      	cbnz	r0, 8003708 <_dtoa_r+0x6a8>
 80036d4:	4632      	mov	r2, r6
 80036d6:	463b      	mov	r3, r7
 80036d8:	4640      	mov	r0, r8
 80036da:	4649      	mov	r1, r9
 80036dc:	f7fd f9f0 	bl	8000ac0 <__aeabi_dcmpeq>
 80036e0:	b110      	cbz	r0, 80036e8 <_dtoa_r+0x688>
 80036e2:	9b00      	ldr	r3, [sp, #0]
 80036e4:	07db      	lsls	r3, r3, #31
 80036e6:	d40f      	bmi.n	8003708 <_dtoa_r+0x6a8>
 80036e8:	4651      	mov	r1, sl
 80036ea:	4620      	mov	r0, r4
 80036ec:	f000 fcf6 	bl	80040dc <_Bfree>
 80036f0:	2300      	movs	r3, #0
 80036f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80036f4:	702b      	strb	r3, [r5, #0]
 80036f6:	f10b 0301 	add.w	r3, fp, #1
 80036fa:	6013      	str	r3, [r2, #0]
 80036fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80036fe:	2b00      	cmp	r3, #0
 8003700:	f43f acf8 	beq.w	80030f4 <_dtoa_r+0x94>
 8003704:	601d      	str	r5, [r3, #0]
 8003706:	e4f5      	b.n	80030f4 <_dtoa_r+0x94>
 8003708:	465f      	mov	r7, fp
 800370a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800370e:	2a39      	cmp	r2, #57	; 0x39
 8003710:	f105 33ff 	add.w	r3, r5, #4294967295
 8003714:	d106      	bne.n	8003724 <_dtoa_r+0x6c4>
 8003716:	9a02      	ldr	r2, [sp, #8]
 8003718:	429a      	cmp	r2, r3
 800371a:	d107      	bne.n	800372c <_dtoa_r+0x6cc>
 800371c:	2330      	movs	r3, #48	; 0x30
 800371e:	7013      	strb	r3, [r2, #0]
 8003720:	3701      	adds	r7, #1
 8003722:	4613      	mov	r3, r2
 8003724:	781a      	ldrb	r2, [r3, #0]
 8003726:	3201      	adds	r2, #1
 8003728:	701a      	strb	r2, [r3, #0]
 800372a:	e78d      	b.n	8003648 <_dtoa_r+0x5e8>
 800372c:	461d      	mov	r5, r3
 800372e:	e7ec      	b.n	800370a <_dtoa_r+0x6aa>
 8003730:	2200      	movs	r2, #0
 8003732:	4ba4      	ldr	r3, [pc, #656]	; (80039c4 <_dtoa_r+0x964>)
 8003734:	f7fc ff5c 	bl	80005f0 <__aeabi_dmul>
 8003738:	2200      	movs	r2, #0
 800373a:	2300      	movs	r3, #0
 800373c:	4606      	mov	r6, r0
 800373e:	460f      	mov	r7, r1
 8003740:	f7fd f9be 	bl	8000ac0 <__aeabi_dcmpeq>
 8003744:	2800      	cmp	r0, #0
 8003746:	d09a      	beq.n	800367e <_dtoa_r+0x61e>
 8003748:	e7ce      	b.n	80036e8 <_dtoa_r+0x688>
 800374a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800374c:	2a00      	cmp	r2, #0
 800374e:	f000 80cd 	beq.w	80038ec <_dtoa_r+0x88c>
 8003752:	9a07      	ldr	r2, [sp, #28]
 8003754:	2a01      	cmp	r2, #1
 8003756:	f300 80af 	bgt.w	80038b8 <_dtoa_r+0x858>
 800375a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800375c:	2a00      	cmp	r2, #0
 800375e:	f000 80a7 	beq.w	80038b0 <_dtoa_r+0x850>
 8003762:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003766:	9e08      	ldr	r6, [sp, #32]
 8003768:	9d05      	ldr	r5, [sp, #20]
 800376a:	9a05      	ldr	r2, [sp, #20]
 800376c:	441a      	add	r2, r3
 800376e:	9205      	str	r2, [sp, #20]
 8003770:	9a06      	ldr	r2, [sp, #24]
 8003772:	2101      	movs	r1, #1
 8003774:	441a      	add	r2, r3
 8003776:	4620      	mov	r0, r4
 8003778:	9206      	str	r2, [sp, #24]
 800377a:	f000 fd4f 	bl	800421c <__i2b>
 800377e:	4607      	mov	r7, r0
 8003780:	2d00      	cmp	r5, #0
 8003782:	dd0c      	ble.n	800379e <_dtoa_r+0x73e>
 8003784:	9b06      	ldr	r3, [sp, #24]
 8003786:	2b00      	cmp	r3, #0
 8003788:	dd09      	ble.n	800379e <_dtoa_r+0x73e>
 800378a:	42ab      	cmp	r3, r5
 800378c:	9a05      	ldr	r2, [sp, #20]
 800378e:	bfa8      	it	ge
 8003790:	462b      	movge	r3, r5
 8003792:	1ad2      	subs	r2, r2, r3
 8003794:	9205      	str	r2, [sp, #20]
 8003796:	9a06      	ldr	r2, [sp, #24]
 8003798:	1aed      	subs	r5, r5, r3
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	9306      	str	r3, [sp, #24]
 800379e:	9b08      	ldr	r3, [sp, #32]
 80037a0:	b1f3      	cbz	r3, 80037e0 <_dtoa_r+0x780>
 80037a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f000 80a5 	beq.w	80038f4 <_dtoa_r+0x894>
 80037aa:	2e00      	cmp	r6, #0
 80037ac:	dd10      	ble.n	80037d0 <_dtoa_r+0x770>
 80037ae:	4639      	mov	r1, r7
 80037b0:	4632      	mov	r2, r6
 80037b2:	4620      	mov	r0, r4
 80037b4:	f000 fdc8 	bl	8004348 <__pow5mult>
 80037b8:	4652      	mov	r2, sl
 80037ba:	4601      	mov	r1, r0
 80037bc:	4607      	mov	r7, r0
 80037be:	4620      	mov	r0, r4
 80037c0:	f000 fd35 	bl	800422e <__multiply>
 80037c4:	4651      	mov	r1, sl
 80037c6:	4680      	mov	r8, r0
 80037c8:	4620      	mov	r0, r4
 80037ca:	f000 fc87 	bl	80040dc <_Bfree>
 80037ce:	46c2      	mov	sl, r8
 80037d0:	9b08      	ldr	r3, [sp, #32]
 80037d2:	1b9a      	subs	r2, r3, r6
 80037d4:	d004      	beq.n	80037e0 <_dtoa_r+0x780>
 80037d6:	4651      	mov	r1, sl
 80037d8:	4620      	mov	r0, r4
 80037da:	f000 fdb5 	bl	8004348 <__pow5mult>
 80037de:	4682      	mov	sl, r0
 80037e0:	2101      	movs	r1, #1
 80037e2:	4620      	mov	r0, r4
 80037e4:	f000 fd1a 	bl	800421c <__i2b>
 80037e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	4606      	mov	r6, r0
 80037ee:	f340 8083 	ble.w	80038f8 <_dtoa_r+0x898>
 80037f2:	461a      	mov	r2, r3
 80037f4:	4601      	mov	r1, r0
 80037f6:	4620      	mov	r0, r4
 80037f8:	f000 fda6 	bl	8004348 <__pow5mult>
 80037fc:	9b07      	ldr	r3, [sp, #28]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	4606      	mov	r6, r0
 8003802:	dd7c      	ble.n	80038fe <_dtoa_r+0x89e>
 8003804:	f04f 0800 	mov.w	r8, #0
 8003808:	6933      	ldr	r3, [r6, #16]
 800380a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800380e:	6918      	ldr	r0, [r3, #16]
 8003810:	f000 fcb6 	bl	8004180 <__hi0bits>
 8003814:	f1c0 0020 	rsb	r0, r0, #32
 8003818:	9b06      	ldr	r3, [sp, #24]
 800381a:	4418      	add	r0, r3
 800381c:	f010 001f 	ands.w	r0, r0, #31
 8003820:	f000 8096 	beq.w	8003950 <_dtoa_r+0x8f0>
 8003824:	f1c0 0320 	rsb	r3, r0, #32
 8003828:	2b04      	cmp	r3, #4
 800382a:	f340 8087 	ble.w	800393c <_dtoa_r+0x8dc>
 800382e:	9b05      	ldr	r3, [sp, #20]
 8003830:	f1c0 001c 	rsb	r0, r0, #28
 8003834:	4403      	add	r3, r0
 8003836:	9305      	str	r3, [sp, #20]
 8003838:	9b06      	ldr	r3, [sp, #24]
 800383a:	4405      	add	r5, r0
 800383c:	4403      	add	r3, r0
 800383e:	9306      	str	r3, [sp, #24]
 8003840:	9b05      	ldr	r3, [sp, #20]
 8003842:	2b00      	cmp	r3, #0
 8003844:	dd05      	ble.n	8003852 <_dtoa_r+0x7f2>
 8003846:	4651      	mov	r1, sl
 8003848:	461a      	mov	r2, r3
 800384a:	4620      	mov	r0, r4
 800384c:	f000 fdca 	bl	80043e4 <__lshift>
 8003850:	4682      	mov	sl, r0
 8003852:	9b06      	ldr	r3, [sp, #24]
 8003854:	2b00      	cmp	r3, #0
 8003856:	dd05      	ble.n	8003864 <_dtoa_r+0x804>
 8003858:	4631      	mov	r1, r6
 800385a:	461a      	mov	r2, r3
 800385c:	4620      	mov	r0, r4
 800385e:	f000 fdc1 	bl	80043e4 <__lshift>
 8003862:	4606      	mov	r6, r0
 8003864:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003866:	2b00      	cmp	r3, #0
 8003868:	d074      	beq.n	8003954 <_dtoa_r+0x8f4>
 800386a:	4631      	mov	r1, r6
 800386c:	4650      	mov	r0, sl
 800386e:	f000 fe0a 	bl	8004486 <__mcmp>
 8003872:	2800      	cmp	r0, #0
 8003874:	da6e      	bge.n	8003954 <_dtoa_r+0x8f4>
 8003876:	2300      	movs	r3, #0
 8003878:	4651      	mov	r1, sl
 800387a:	220a      	movs	r2, #10
 800387c:	4620      	mov	r0, r4
 800387e:	f000 fc44 	bl	800410a <__multadd>
 8003882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003884:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003888:	4682      	mov	sl, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 81a8 	beq.w	8003be0 <_dtoa_r+0xb80>
 8003890:	2300      	movs	r3, #0
 8003892:	4639      	mov	r1, r7
 8003894:	220a      	movs	r2, #10
 8003896:	4620      	mov	r0, r4
 8003898:	f000 fc37 	bl	800410a <__multadd>
 800389c:	9b04      	ldr	r3, [sp, #16]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	4607      	mov	r7, r0
 80038a2:	f300 80c8 	bgt.w	8003a36 <_dtoa_r+0x9d6>
 80038a6:	9b07      	ldr	r3, [sp, #28]
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	f340 80c4 	ble.w	8003a36 <_dtoa_r+0x9d6>
 80038ae:	e059      	b.n	8003964 <_dtoa_r+0x904>
 80038b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80038b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80038b6:	e756      	b.n	8003766 <_dtoa_r+0x706>
 80038b8:	9b03      	ldr	r3, [sp, #12]
 80038ba:	1e5e      	subs	r6, r3, #1
 80038bc:	9b08      	ldr	r3, [sp, #32]
 80038be:	42b3      	cmp	r3, r6
 80038c0:	bfbf      	itttt	lt
 80038c2:	9b08      	ldrlt	r3, [sp, #32]
 80038c4:	9608      	strlt	r6, [sp, #32]
 80038c6:	1af2      	sublt	r2, r6, r3
 80038c8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80038ca:	bfb6      	itet	lt
 80038cc:	189b      	addlt	r3, r3, r2
 80038ce:	1b9e      	subge	r6, r3, r6
 80038d0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80038d2:	9b03      	ldr	r3, [sp, #12]
 80038d4:	bfb8      	it	lt
 80038d6:	2600      	movlt	r6, #0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	bfb9      	ittee	lt
 80038dc:	9b05      	ldrlt	r3, [sp, #20]
 80038de:	9a03      	ldrlt	r2, [sp, #12]
 80038e0:	9d05      	ldrge	r5, [sp, #20]
 80038e2:	9b03      	ldrge	r3, [sp, #12]
 80038e4:	bfbc      	itt	lt
 80038e6:	1a9d      	sublt	r5, r3, r2
 80038e8:	2300      	movlt	r3, #0
 80038ea:	e73e      	b.n	800376a <_dtoa_r+0x70a>
 80038ec:	9e08      	ldr	r6, [sp, #32]
 80038ee:	9d05      	ldr	r5, [sp, #20]
 80038f0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80038f2:	e745      	b.n	8003780 <_dtoa_r+0x720>
 80038f4:	9a08      	ldr	r2, [sp, #32]
 80038f6:	e76e      	b.n	80037d6 <_dtoa_r+0x776>
 80038f8:	9b07      	ldr	r3, [sp, #28]
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	dc19      	bgt.n	8003932 <_dtoa_r+0x8d2>
 80038fe:	9b00      	ldr	r3, [sp, #0]
 8003900:	b9bb      	cbnz	r3, 8003932 <_dtoa_r+0x8d2>
 8003902:	9b01      	ldr	r3, [sp, #4]
 8003904:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003908:	b99b      	cbnz	r3, 8003932 <_dtoa_r+0x8d2>
 800390a:	9b01      	ldr	r3, [sp, #4]
 800390c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003910:	0d1b      	lsrs	r3, r3, #20
 8003912:	051b      	lsls	r3, r3, #20
 8003914:	b183      	cbz	r3, 8003938 <_dtoa_r+0x8d8>
 8003916:	9b05      	ldr	r3, [sp, #20]
 8003918:	3301      	adds	r3, #1
 800391a:	9305      	str	r3, [sp, #20]
 800391c:	9b06      	ldr	r3, [sp, #24]
 800391e:	3301      	adds	r3, #1
 8003920:	9306      	str	r3, [sp, #24]
 8003922:	f04f 0801 	mov.w	r8, #1
 8003926:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003928:	2b00      	cmp	r3, #0
 800392a:	f47f af6d 	bne.w	8003808 <_dtoa_r+0x7a8>
 800392e:	2001      	movs	r0, #1
 8003930:	e772      	b.n	8003818 <_dtoa_r+0x7b8>
 8003932:	f04f 0800 	mov.w	r8, #0
 8003936:	e7f6      	b.n	8003926 <_dtoa_r+0x8c6>
 8003938:	4698      	mov	r8, r3
 800393a:	e7f4      	b.n	8003926 <_dtoa_r+0x8c6>
 800393c:	d080      	beq.n	8003840 <_dtoa_r+0x7e0>
 800393e:	9a05      	ldr	r2, [sp, #20]
 8003940:	331c      	adds	r3, #28
 8003942:	441a      	add	r2, r3
 8003944:	9205      	str	r2, [sp, #20]
 8003946:	9a06      	ldr	r2, [sp, #24]
 8003948:	441a      	add	r2, r3
 800394a:	441d      	add	r5, r3
 800394c:	4613      	mov	r3, r2
 800394e:	e776      	b.n	800383e <_dtoa_r+0x7de>
 8003950:	4603      	mov	r3, r0
 8003952:	e7f4      	b.n	800393e <_dtoa_r+0x8de>
 8003954:	9b03      	ldr	r3, [sp, #12]
 8003956:	2b00      	cmp	r3, #0
 8003958:	dc36      	bgt.n	80039c8 <_dtoa_r+0x968>
 800395a:	9b07      	ldr	r3, [sp, #28]
 800395c:	2b02      	cmp	r3, #2
 800395e:	dd33      	ble.n	80039c8 <_dtoa_r+0x968>
 8003960:	9b03      	ldr	r3, [sp, #12]
 8003962:	9304      	str	r3, [sp, #16]
 8003964:	9b04      	ldr	r3, [sp, #16]
 8003966:	b963      	cbnz	r3, 8003982 <_dtoa_r+0x922>
 8003968:	4631      	mov	r1, r6
 800396a:	2205      	movs	r2, #5
 800396c:	4620      	mov	r0, r4
 800396e:	f000 fbcc 	bl	800410a <__multadd>
 8003972:	4601      	mov	r1, r0
 8003974:	4606      	mov	r6, r0
 8003976:	4650      	mov	r0, sl
 8003978:	f000 fd85 	bl	8004486 <__mcmp>
 800397c:	2800      	cmp	r0, #0
 800397e:	f73f adb6 	bgt.w	80034ee <_dtoa_r+0x48e>
 8003982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003984:	9d02      	ldr	r5, [sp, #8]
 8003986:	ea6f 0b03 	mvn.w	fp, r3
 800398a:	2300      	movs	r3, #0
 800398c:	9303      	str	r3, [sp, #12]
 800398e:	4631      	mov	r1, r6
 8003990:	4620      	mov	r0, r4
 8003992:	f000 fba3 	bl	80040dc <_Bfree>
 8003996:	2f00      	cmp	r7, #0
 8003998:	f43f aea6 	beq.w	80036e8 <_dtoa_r+0x688>
 800399c:	9b03      	ldr	r3, [sp, #12]
 800399e:	b12b      	cbz	r3, 80039ac <_dtoa_r+0x94c>
 80039a0:	42bb      	cmp	r3, r7
 80039a2:	d003      	beq.n	80039ac <_dtoa_r+0x94c>
 80039a4:	4619      	mov	r1, r3
 80039a6:	4620      	mov	r0, r4
 80039a8:	f000 fb98 	bl	80040dc <_Bfree>
 80039ac:	4639      	mov	r1, r7
 80039ae:	4620      	mov	r0, r4
 80039b0:	f000 fb94 	bl	80040dc <_Bfree>
 80039b4:	e698      	b.n	80036e8 <_dtoa_r+0x688>
 80039b6:	2600      	movs	r6, #0
 80039b8:	4637      	mov	r7, r6
 80039ba:	e7e2      	b.n	8003982 <_dtoa_r+0x922>
 80039bc:	46bb      	mov	fp, r7
 80039be:	4637      	mov	r7, r6
 80039c0:	e595      	b.n	80034ee <_dtoa_r+0x48e>
 80039c2:	bf00      	nop
 80039c4:	40240000 	.word	0x40240000
 80039c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039ca:	bb93      	cbnz	r3, 8003a32 <_dtoa_r+0x9d2>
 80039cc:	9b03      	ldr	r3, [sp, #12]
 80039ce:	9304      	str	r3, [sp, #16]
 80039d0:	9d02      	ldr	r5, [sp, #8]
 80039d2:	4631      	mov	r1, r6
 80039d4:	4650      	mov	r0, sl
 80039d6:	f7ff fab7 	bl	8002f48 <quorem>
 80039da:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80039de:	f805 9b01 	strb.w	r9, [r5], #1
 80039e2:	9b02      	ldr	r3, [sp, #8]
 80039e4:	9a04      	ldr	r2, [sp, #16]
 80039e6:	1aeb      	subs	r3, r5, r3
 80039e8:	429a      	cmp	r2, r3
 80039ea:	f300 80dc 	bgt.w	8003ba6 <_dtoa_r+0xb46>
 80039ee:	9b02      	ldr	r3, [sp, #8]
 80039f0:	2a01      	cmp	r2, #1
 80039f2:	bfac      	ite	ge
 80039f4:	189b      	addge	r3, r3, r2
 80039f6:	3301      	addlt	r3, #1
 80039f8:	4698      	mov	r8, r3
 80039fa:	2300      	movs	r3, #0
 80039fc:	9303      	str	r3, [sp, #12]
 80039fe:	4651      	mov	r1, sl
 8003a00:	2201      	movs	r2, #1
 8003a02:	4620      	mov	r0, r4
 8003a04:	f000 fcee 	bl	80043e4 <__lshift>
 8003a08:	4631      	mov	r1, r6
 8003a0a:	4682      	mov	sl, r0
 8003a0c:	f000 fd3b 	bl	8004486 <__mcmp>
 8003a10:	2800      	cmp	r0, #0
 8003a12:	f300 808d 	bgt.w	8003b30 <_dtoa_r+0xad0>
 8003a16:	d103      	bne.n	8003a20 <_dtoa_r+0x9c0>
 8003a18:	f019 0f01 	tst.w	r9, #1
 8003a1c:	f040 8088 	bne.w	8003b30 <_dtoa_r+0xad0>
 8003a20:	4645      	mov	r5, r8
 8003a22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003a26:	2b30      	cmp	r3, #48	; 0x30
 8003a28:	f105 32ff 	add.w	r2, r5, #4294967295
 8003a2c:	d1af      	bne.n	800398e <_dtoa_r+0x92e>
 8003a2e:	4615      	mov	r5, r2
 8003a30:	e7f7      	b.n	8003a22 <_dtoa_r+0x9c2>
 8003a32:	9b03      	ldr	r3, [sp, #12]
 8003a34:	9304      	str	r3, [sp, #16]
 8003a36:	2d00      	cmp	r5, #0
 8003a38:	dd05      	ble.n	8003a46 <_dtoa_r+0x9e6>
 8003a3a:	4639      	mov	r1, r7
 8003a3c:	462a      	mov	r2, r5
 8003a3e:	4620      	mov	r0, r4
 8003a40:	f000 fcd0 	bl	80043e4 <__lshift>
 8003a44:	4607      	mov	r7, r0
 8003a46:	f1b8 0f00 	cmp.w	r8, #0
 8003a4a:	d04c      	beq.n	8003ae6 <_dtoa_r+0xa86>
 8003a4c:	6879      	ldr	r1, [r7, #4]
 8003a4e:	4620      	mov	r0, r4
 8003a50:	f000 fb10 	bl	8004074 <_Balloc>
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	3202      	adds	r2, #2
 8003a58:	4605      	mov	r5, r0
 8003a5a:	0092      	lsls	r2, r2, #2
 8003a5c:	f107 010c 	add.w	r1, r7, #12
 8003a60:	300c      	adds	r0, #12
 8003a62:	f000 faef 	bl	8004044 <memcpy>
 8003a66:	2201      	movs	r2, #1
 8003a68:	4629      	mov	r1, r5
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	f000 fcba 	bl	80043e4 <__lshift>
 8003a70:	9b00      	ldr	r3, [sp, #0]
 8003a72:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8003a76:	9703      	str	r7, [sp, #12]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	4607      	mov	r7, r0
 8003a7e:	9305      	str	r3, [sp, #20]
 8003a80:	4631      	mov	r1, r6
 8003a82:	4650      	mov	r0, sl
 8003a84:	f7ff fa60 	bl	8002f48 <quorem>
 8003a88:	9903      	ldr	r1, [sp, #12]
 8003a8a:	4605      	mov	r5, r0
 8003a8c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003a90:	4650      	mov	r0, sl
 8003a92:	f000 fcf8 	bl	8004486 <__mcmp>
 8003a96:	463a      	mov	r2, r7
 8003a98:	9000      	str	r0, [sp, #0]
 8003a9a:	4631      	mov	r1, r6
 8003a9c:	4620      	mov	r0, r4
 8003a9e:	f000 fd0c 	bl	80044ba <__mdiff>
 8003aa2:	68c3      	ldr	r3, [r0, #12]
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	bb03      	cbnz	r3, 8003aea <_dtoa_r+0xa8a>
 8003aa8:	4601      	mov	r1, r0
 8003aaa:	9006      	str	r0, [sp, #24]
 8003aac:	4650      	mov	r0, sl
 8003aae:	f000 fcea 	bl	8004486 <__mcmp>
 8003ab2:	9a06      	ldr	r2, [sp, #24]
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	4611      	mov	r1, r2
 8003ab8:	4620      	mov	r0, r4
 8003aba:	9306      	str	r3, [sp, #24]
 8003abc:	f000 fb0e 	bl	80040dc <_Bfree>
 8003ac0:	9b06      	ldr	r3, [sp, #24]
 8003ac2:	b9a3      	cbnz	r3, 8003aee <_dtoa_r+0xa8e>
 8003ac4:	9a07      	ldr	r2, [sp, #28]
 8003ac6:	b992      	cbnz	r2, 8003aee <_dtoa_r+0xa8e>
 8003ac8:	9a05      	ldr	r2, [sp, #20]
 8003aca:	b982      	cbnz	r2, 8003aee <_dtoa_r+0xa8e>
 8003acc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003ad0:	d029      	beq.n	8003b26 <_dtoa_r+0xac6>
 8003ad2:	9b00      	ldr	r3, [sp, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	dd01      	ble.n	8003adc <_dtoa_r+0xa7c>
 8003ad8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8003adc:	f108 0501 	add.w	r5, r8, #1
 8003ae0:	f888 9000 	strb.w	r9, [r8]
 8003ae4:	e753      	b.n	800398e <_dtoa_r+0x92e>
 8003ae6:	4638      	mov	r0, r7
 8003ae8:	e7c2      	b.n	8003a70 <_dtoa_r+0xa10>
 8003aea:	2301      	movs	r3, #1
 8003aec:	e7e3      	b.n	8003ab6 <_dtoa_r+0xa56>
 8003aee:	9a00      	ldr	r2, [sp, #0]
 8003af0:	2a00      	cmp	r2, #0
 8003af2:	db04      	blt.n	8003afe <_dtoa_r+0xa9e>
 8003af4:	d125      	bne.n	8003b42 <_dtoa_r+0xae2>
 8003af6:	9a07      	ldr	r2, [sp, #28]
 8003af8:	bb1a      	cbnz	r2, 8003b42 <_dtoa_r+0xae2>
 8003afa:	9a05      	ldr	r2, [sp, #20]
 8003afc:	bb0a      	cbnz	r2, 8003b42 <_dtoa_r+0xae2>
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	ddec      	ble.n	8003adc <_dtoa_r+0xa7c>
 8003b02:	4651      	mov	r1, sl
 8003b04:	2201      	movs	r2, #1
 8003b06:	4620      	mov	r0, r4
 8003b08:	f000 fc6c 	bl	80043e4 <__lshift>
 8003b0c:	4631      	mov	r1, r6
 8003b0e:	4682      	mov	sl, r0
 8003b10:	f000 fcb9 	bl	8004486 <__mcmp>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	dc03      	bgt.n	8003b20 <_dtoa_r+0xac0>
 8003b18:	d1e0      	bne.n	8003adc <_dtoa_r+0xa7c>
 8003b1a:	f019 0f01 	tst.w	r9, #1
 8003b1e:	d0dd      	beq.n	8003adc <_dtoa_r+0xa7c>
 8003b20:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003b24:	d1d8      	bne.n	8003ad8 <_dtoa_r+0xa78>
 8003b26:	2339      	movs	r3, #57	; 0x39
 8003b28:	f888 3000 	strb.w	r3, [r8]
 8003b2c:	f108 0801 	add.w	r8, r8, #1
 8003b30:	4645      	mov	r5, r8
 8003b32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003b36:	2b39      	cmp	r3, #57	; 0x39
 8003b38:	f105 32ff 	add.w	r2, r5, #4294967295
 8003b3c:	d03b      	beq.n	8003bb6 <_dtoa_r+0xb56>
 8003b3e:	3301      	adds	r3, #1
 8003b40:	e040      	b.n	8003bc4 <_dtoa_r+0xb64>
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f108 0501 	add.w	r5, r8, #1
 8003b48:	dd05      	ble.n	8003b56 <_dtoa_r+0xaf6>
 8003b4a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003b4e:	d0ea      	beq.n	8003b26 <_dtoa_r+0xac6>
 8003b50:	f109 0901 	add.w	r9, r9, #1
 8003b54:	e7c4      	b.n	8003ae0 <_dtoa_r+0xa80>
 8003b56:	9b02      	ldr	r3, [sp, #8]
 8003b58:	9a04      	ldr	r2, [sp, #16]
 8003b5a:	f805 9c01 	strb.w	r9, [r5, #-1]
 8003b5e:	1aeb      	subs	r3, r5, r3
 8003b60:	4293      	cmp	r3, r2
 8003b62:	46a8      	mov	r8, r5
 8003b64:	f43f af4b 	beq.w	80039fe <_dtoa_r+0x99e>
 8003b68:	4651      	mov	r1, sl
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	220a      	movs	r2, #10
 8003b6e:	4620      	mov	r0, r4
 8003b70:	f000 facb 	bl	800410a <__multadd>
 8003b74:	9b03      	ldr	r3, [sp, #12]
 8003b76:	9903      	ldr	r1, [sp, #12]
 8003b78:	42bb      	cmp	r3, r7
 8003b7a:	4682      	mov	sl, r0
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	f04f 020a 	mov.w	r2, #10
 8003b84:	4620      	mov	r0, r4
 8003b86:	d104      	bne.n	8003b92 <_dtoa_r+0xb32>
 8003b88:	f000 fabf 	bl	800410a <__multadd>
 8003b8c:	9003      	str	r0, [sp, #12]
 8003b8e:	4607      	mov	r7, r0
 8003b90:	e776      	b.n	8003a80 <_dtoa_r+0xa20>
 8003b92:	f000 faba 	bl	800410a <__multadd>
 8003b96:	2300      	movs	r3, #0
 8003b98:	9003      	str	r0, [sp, #12]
 8003b9a:	220a      	movs	r2, #10
 8003b9c:	4639      	mov	r1, r7
 8003b9e:	4620      	mov	r0, r4
 8003ba0:	f000 fab3 	bl	800410a <__multadd>
 8003ba4:	e7f3      	b.n	8003b8e <_dtoa_r+0xb2e>
 8003ba6:	4651      	mov	r1, sl
 8003ba8:	2300      	movs	r3, #0
 8003baa:	220a      	movs	r2, #10
 8003bac:	4620      	mov	r0, r4
 8003bae:	f000 faac 	bl	800410a <__multadd>
 8003bb2:	4682      	mov	sl, r0
 8003bb4:	e70d      	b.n	80039d2 <_dtoa_r+0x972>
 8003bb6:	9b02      	ldr	r3, [sp, #8]
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d105      	bne.n	8003bc8 <_dtoa_r+0xb68>
 8003bbc:	9a02      	ldr	r2, [sp, #8]
 8003bbe:	f10b 0b01 	add.w	fp, fp, #1
 8003bc2:	2331      	movs	r3, #49	; 0x31
 8003bc4:	7013      	strb	r3, [r2, #0]
 8003bc6:	e6e2      	b.n	800398e <_dtoa_r+0x92e>
 8003bc8:	4615      	mov	r5, r2
 8003bca:	e7b2      	b.n	8003b32 <_dtoa_r+0xad2>
 8003bcc:	4b09      	ldr	r3, [pc, #36]	; (8003bf4 <_dtoa_r+0xb94>)
 8003bce:	f7ff baae 	b.w	800312e <_dtoa_r+0xce>
 8003bd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f47f aa88 	bne.w	80030ea <_dtoa_r+0x8a>
 8003bda:	4b07      	ldr	r3, [pc, #28]	; (8003bf8 <_dtoa_r+0xb98>)
 8003bdc:	f7ff baa7 	b.w	800312e <_dtoa_r+0xce>
 8003be0:	9b04      	ldr	r3, [sp, #16]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	f73f aef4 	bgt.w	80039d0 <_dtoa_r+0x970>
 8003be8:	9b07      	ldr	r3, [sp, #28]
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	f77f aef0 	ble.w	80039d0 <_dtoa_r+0x970>
 8003bf0:	e6b8      	b.n	8003964 <_dtoa_r+0x904>
 8003bf2:	bf00      	nop
 8003bf4:	08004db9 	.word	0x08004db9
 8003bf8:	08004ddb 	.word	0x08004ddb

08003bfc <_localeconv_r>:
 8003bfc:	4b04      	ldr	r3, [pc, #16]	; (8003c10 <_localeconv_r+0x14>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	6a18      	ldr	r0, [r3, #32]
 8003c02:	4b04      	ldr	r3, [pc, #16]	; (8003c14 <_localeconv_r+0x18>)
 8003c04:	2800      	cmp	r0, #0
 8003c06:	bf08      	it	eq
 8003c08:	4618      	moveq	r0, r3
 8003c0a:	30f0      	adds	r0, #240	; 0xf0
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	2000007c 	.word	0x2000007c
 8003c14:	20000580 	.word	0x20000580

08003c18 <malloc>:
 8003c18:	4b02      	ldr	r3, [pc, #8]	; (8003c24 <malloc+0xc>)
 8003c1a:	4601      	mov	r1, r0
 8003c1c:	6818      	ldr	r0, [r3, #0]
 8003c1e:	f000 b803 	b.w	8003c28 <_malloc_r>
 8003c22:	bf00      	nop
 8003c24:	2000007c 	.word	0x2000007c

08003c28 <_malloc_r>:
 8003c28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c2c:	f101 040b 	add.w	r4, r1, #11
 8003c30:	2c16      	cmp	r4, #22
 8003c32:	4681      	mov	r9, r0
 8003c34:	d907      	bls.n	8003c46 <_malloc_r+0x1e>
 8003c36:	f034 0407 	bics.w	r4, r4, #7
 8003c3a:	d505      	bpl.n	8003c48 <_malloc_r+0x20>
 8003c3c:	230c      	movs	r3, #12
 8003c3e:	f8c9 3000 	str.w	r3, [r9]
 8003c42:	2600      	movs	r6, #0
 8003c44:	e131      	b.n	8003eaa <_malloc_r+0x282>
 8003c46:	2410      	movs	r4, #16
 8003c48:	428c      	cmp	r4, r1
 8003c4a:	d3f7      	bcc.n	8003c3c <_malloc_r+0x14>
 8003c4c:	4648      	mov	r0, r9
 8003c4e:	f000 fa05 	bl	800405c <__malloc_lock>
 8003c52:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003c56:	4d9c      	ldr	r5, [pc, #624]	; (8003ec8 <_malloc_r+0x2a0>)
 8003c58:	d236      	bcs.n	8003cc8 <_malloc_r+0xa0>
 8003c5a:	f104 0208 	add.w	r2, r4, #8
 8003c5e:	442a      	add	r2, r5
 8003c60:	f1a2 0108 	sub.w	r1, r2, #8
 8003c64:	6856      	ldr	r6, [r2, #4]
 8003c66:	428e      	cmp	r6, r1
 8003c68:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8003c6c:	d102      	bne.n	8003c74 <_malloc_r+0x4c>
 8003c6e:	68d6      	ldr	r6, [r2, #12]
 8003c70:	42b2      	cmp	r2, r6
 8003c72:	d010      	beq.n	8003c96 <_malloc_r+0x6e>
 8003c74:	6873      	ldr	r3, [r6, #4]
 8003c76:	68f2      	ldr	r2, [r6, #12]
 8003c78:	68b1      	ldr	r1, [r6, #8]
 8003c7a:	f023 0303 	bic.w	r3, r3, #3
 8003c7e:	60ca      	str	r2, [r1, #12]
 8003c80:	4433      	add	r3, r6
 8003c82:	6091      	str	r1, [r2, #8]
 8003c84:	685a      	ldr	r2, [r3, #4]
 8003c86:	f042 0201 	orr.w	r2, r2, #1
 8003c8a:	605a      	str	r2, [r3, #4]
 8003c8c:	4648      	mov	r0, r9
 8003c8e:	f000 f9eb 	bl	8004068 <__malloc_unlock>
 8003c92:	3608      	adds	r6, #8
 8003c94:	e109      	b.n	8003eaa <_malloc_r+0x282>
 8003c96:	3302      	adds	r3, #2
 8003c98:	4a8c      	ldr	r2, [pc, #560]	; (8003ecc <_malloc_r+0x2a4>)
 8003c9a:	692e      	ldr	r6, [r5, #16]
 8003c9c:	4296      	cmp	r6, r2
 8003c9e:	4611      	mov	r1, r2
 8003ca0:	d06d      	beq.n	8003d7e <_malloc_r+0x156>
 8003ca2:	6870      	ldr	r0, [r6, #4]
 8003ca4:	f020 0003 	bic.w	r0, r0, #3
 8003ca8:	1b07      	subs	r7, r0, r4
 8003caa:	2f0f      	cmp	r7, #15
 8003cac:	dd47      	ble.n	8003d3e <_malloc_r+0x116>
 8003cae:	1933      	adds	r3, r6, r4
 8003cb0:	f044 0401 	orr.w	r4, r4, #1
 8003cb4:	6074      	str	r4, [r6, #4]
 8003cb6:	616b      	str	r3, [r5, #20]
 8003cb8:	612b      	str	r3, [r5, #16]
 8003cba:	60da      	str	r2, [r3, #12]
 8003cbc:	609a      	str	r2, [r3, #8]
 8003cbe:	f047 0201 	orr.w	r2, r7, #1
 8003cc2:	605a      	str	r2, [r3, #4]
 8003cc4:	5037      	str	r7, [r6, r0]
 8003cc6:	e7e1      	b.n	8003c8c <_malloc_r+0x64>
 8003cc8:	0a63      	lsrs	r3, r4, #9
 8003cca:	d02a      	beq.n	8003d22 <_malloc_r+0xfa>
 8003ccc:	2b04      	cmp	r3, #4
 8003cce:	d812      	bhi.n	8003cf6 <_malloc_r+0xce>
 8003cd0:	09a3      	lsrs	r3, r4, #6
 8003cd2:	3338      	adds	r3, #56	; 0x38
 8003cd4:	1c5a      	adds	r2, r3, #1
 8003cd6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8003cda:	f1a2 0008 	sub.w	r0, r2, #8
 8003cde:	6856      	ldr	r6, [r2, #4]
 8003ce0:	4286      	cmp	r6, r0
 8003ce2:	d006      	beq.n	8003cf2 <_malloc_r+0xca>
 8003ce4:	6872      	ldr	r2, [r6, #4]
 8003ce6:	f022 0203 	bic.w	r2, r2, #3
 8003cea:	1b11      	subs	r1, r2, r4
 8003cec:	290f      	cmp	r1, #15
 8003cee:	dd1c      	ble.n	8003d2a <_malloc_r+0x102>
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	e7d0      	b.n	8003c98 <_malloc_r+0x70>
 8003cf6:	2b14      	cmp	r3, #20
 8003cf8:	d801      	bhi.n	8003cfe <_malloc_r+0xd6>
 8003cfa:	335b      	adds	r3, #91	; 0x5b
 8003cfc:	e7ea      	b.n	8003cd4 <_malloc_r+0xac>
 8003cfe:	2b54      	cmp	r3, #84	; 0x54
 8003d00:	d802      	bhi.n	8003d08 <_malloc_r+0xe0>
 8003d02:	0b23      	lsrs	r3, r4, #12
 8003d04:	336e      	adds	r3, #110	; 0x6e
 8003d06:	e7e5      	b.n	8003cd4 <_malloc_r+0xac>
 8003d08:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003d0c:	d802      	bhi.n	8003d14 <_malloc_r+0xec>
 8003d0e:	0be3      	lsrs	r3, r4, #15
 8003d10:	3377      	adds	r3, #119	; 0x77
 8003d12:	e7df      	b.n	8003cd4 <_malloc_r+0xac>
 8003d14:	f240 5254 	movw	r2, #1364	; 0x554
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d804      	bhi.n	8003d26 <_malloc_r+0xfe>
 8003d1c:	0ca3      	lsrs	r3, r4, #18
 8003d1e:	337c      	adds	r3, #124	; 0x7c
 8003d20:	e7d8      	b.n	8003cd4 <_malloc_r+0xac>
 8003d22:	233f      	movs	r3, #63	; 0x3f
 8003d24:	e7d6      	b.n	8003cd4 <_malloc_r+0xac>
 8003d26:	237e      	movs	r3, #126	; 0x7e
 8003d28:	e7d4      	b.n	8003cd4 <_malloc_r+0xac>
 8003d2a:	2900      	cmp	r1, #0
 8003d2c:	68f1      	ldr	r1, [r6, #12]
 8003d2e:	db04      	blt.n	8003d3a <_malloc_r+0x112>
 8003d30:	68b3      	ldr	r3, [r6, #8]
 8003d32:	60d9      	str	r1, [r3, #12]
 8003d34:	608b      	str	r3, [r1, #8]
 8003d36:	18b3      	adds	r3, r6, r2
 8003d38:	e7a4      	b.n	8003c84 <_malloc_r+0x5c>
 8003d3a:	460e      	mov	r6, r1
 8003d3c:	e7d0      	b.n	8003ce0 <_malloc_r+0xb8>
 8003d3e:	2f00      	cmp	r7, #0
 8003d40:	616a      	str	r2, [r5, #20]
 8003d42:	612a      	str	r2, [r5, #16]
 8003d44:	db05      	blt.n	8003d52 <_malloc_r+0x12a>
 8003d46:	4430      	add	r0, r6
 8003d48:	6843      	ldr	r3, [r0, #4]
 8003d4a:	f043 0301 	orr.w	r3, r3, #1
 8003d4e:	6043      	str	r3, [r0, #4]
 8003d50:	e79c      	b.n	8003c8c <_malloc_r+0x64>
 8003d52:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003d56:	d244      	bcs.n	8003de2 <_malloc_r+0x1ba>
 8003d58:	08c0      	lsrs	r0, r0, #3
 8003d5a:	1087      	asrs	r7, r0, #2
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	fa02 f707 	lsl.w	r7, r2, r7
 8003d62:	686a      	ldr	r2, [r5, #4]
 8003d64:	3001      	adds	r0, #1
 8003d66:	433a      	orrs	r2, r7
 8003d68:	606a      	str	r2, [r5, #4]
 8003d6a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8003d6e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8003d72:	60b7      	str	r7, [r6, #8]
 8003d74:	3a08      	subs	r2, #8
 8003d76:	60f2      	str	r2, [r6, #12]
 8003d78:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8003d7c:	60fe      	str	r6, [r7, #12]
 8003d7e:	2001      	movs	r0, #1
 8003d80:	109a      	asrs	r2, r3, #2
 8003d82:	fa00 f202 	lsl.w	r2, r0, r2
 8003d86:	6868      	ldr	r0, [r5, #4]
 8003d88:	4282      	cmp	r2, r0
 8003d8a:	f200 80a1 	bhi.w	8003ed0 <_malloc_r+0x2a8>
 8003d8e:	4202      	tst	r2, r0
 8003d90:	d106      	bne.n	8003da0 <_malloc_r+0x178>
 8003d92:	f023 0303 	bic.w	r3, r3, #3
 8003d96:	0052      	lsls	r2, r2, #1
 8003d98:	4202      	tst	r2, r0
 8003d9a:	f103 0304 	add.w	r3, r3, #4
 8003d9e:	d0fa      	beq.n	8003d96 <_malloc_r+0x16e>
 8003da0:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8003da4:	46e0      	mov	r8, ip
 8003da6:	469e      	mov	lr, r3
 8003da8:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8003dac:	4546      	cmp	r6, r8
 8003dae:	d153      	bne.n	8003e58 <_malloc_r+0x230>
 8003db0:	f10e 0e01 	add.w	lr, lr, #1
 8003db4:	f01e 0f03 	tst.w	lr, #3
 8003db8:	f108 0808 	add.w	r8, r8, #8
 8003dbc:	d1f4      	bne.n	8003da8 <_malloc_r+0x180>
 8003dbe:	0798      	lsls	r0, r3, #30
 8003dc0:	d179      	bne.n	8003eb6 <_malloc_r+0x28e>
 8003dc2:	686b      	ldr	r3, [r5, #4]
 8003dc4:	ea23 0302 	bic.w	r3, r3, r2
 8003dc8:	606b      	str	r3, [r5, #4]
 8003dca:	6868      	ldr	r0, [r5, #4]
 8003dcc:	0052      	lsls	r2, r2, #1
 8003dce:	4282      	cmp	r2, r0
 8003dd0:	d87e      	bhi.n	8003ed0 <_malloc_r+0x2a8>
 8003dd2:	2a00      	cmp	r2, #0
 8003dd4:	d07c      	beq.n	8003ed0 <_malloc_r+0x2a8>
 8003dd6:	4673      	mov	r3, lr
 8003dd8:	4202      	tst	r2, r0
 8003dda:	d1e1      	bne.n	8003da0 <_malloc_r+0x178>
 8003ddc:	3304      	adds	r3, #4
 8003dde:	0052      	lsls	r2, r2, #1
 8003de0:	e7fa      	b.n	8003dd8 <_malloc_r+0x1b0>
 8003de2:	0a42      	lsrs	r2, r0, #9
 8003de4:	2a04      	cmp	r2, #4
 8003de6:	d815      	bhi.n	8003e14 <_malloc_r+0x1ec>
 8003de8:	0982      	lsrs	r2, r0, #6
 8003dea:	3238      	adds	r2, #56	; 0x38
 8003dec:	1c57      	adds	r7, r2, #1
 8003dee:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8003df2:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8003df6:	45be      	cmp	lr, r7
 8003df8:	d126      	bne.n	8003e48 <_malloc_r+0x220>
 8003dfa:	2001      	movs	r0, #1
 8003dfc:	1092      	asrs	r2, r2, #2
 8003dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8003e02:	6868      	ldr	r0, [r5, #4]
 8003e04:	4310      	orrs	r0, r2
 8003e06:	6068      	str	r0, [r5, #4]
 8003e08:	f8c6 e00c 	str.w	lr, [r6, #12]
 8003e0c:	60b7      	str	r7, [r6, #8]
 8003e0e:	f8ce 6008 	str.w	r6, [lr, #8]
 8003e12:	e7b3      	b.n	8003d7c <_malloc_r+0x154>
 8003e14:	2a14      	cmp	r2, #20
 8003e16:	d801      	bhi.n	8003e1c <_malloc_r+0x1f4>
 8003e18:	325b      	adds	r2, #91	; 0x5b
 8003e1a:	e7e7      	b.n	8003dec <_malloc_r+0x1c4>
 8003e1c:	2a54      	cmp	r2, #84	; 0x54
 8003e1e:	d802      	bhi.n	8003e26 <_malloc_r+0x1fe>
 8003e20:	0b02      	lsrs	r2, r0, #12
 8003e22:	326e      	adds	r2, #110	; 0x6e
 8003e24:	e7e2      	b.n	8003dec <_malloc_r+0x1c4>
 8003e26:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003e2a:	d802      	bhi.n	8003e32 <_malloc_r+0x20a>
 8003e2c:	0bc2      	lsrs	r2, r0, #15
 8003e2e:	3277      	adds	r2, #119	; 0x77
 8003e30:	e7dc      	b.n	8003dec <_malloc_r+0x1c4>
 8003e32:	f240 5754 	movw	r7, #1364	; 0x554
 8003e36:	42ba      	cmp	r2, r7
 8003e38:	bf9a      	itte	ls
 8003e3a:	0c82      	lsrls	r2, r0, #18
 8003e3c:	327c      	addls	r2, #124	; 0x7c
 8003e3e:	227e      	movhi	r2, #126	; 0x7e
 8003e40:	e7d4      	b.n	8003dec <_malloc_r+0x1c4>
 8003e42:	68bf      	ldr	r7, [r7, #8]
 8003e44:	45be      	cmp	lr, r7
 8003e46:	d004      	beq.n	8003e52 <_malloc_r+0x22a>
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	f022 0203 	bic.w	r2, r2, #3
 8003e4e:	4290      	cmp	r0, r2
 8003e50:	d3f7      	bcc.n	8003e42 <_malloc_r+0x21a>
 8003e52:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8003e56:	e7d7      	b.n	8003e08 <_malloc_r+0x1e0>
 8003e58:	6870      	ldr	r0, [r6, #4]
 8003e5a:	68f7      	ldr	r7, [r6, #12]
 8003e5c:	f020 0003 	bic.w	r0, r0, #3
 8003e60:	eba0 0a04 	sub.w	sl, r0, r4
 8003e64:	f1ba 0f0f 	cmp.w	sl, #15
 8003e68:	dd10      	ble.n	8003e8c <_malloc_r+0x264>
 8003e6a:	68b2      	ldr	r2, [r6, #8]
 8003e6c:	1933      	adds	r3, r6, r4
 8003e6e:	f044 0401 	orr.w	r4, r4, #1
 8003e72:	6074      	str	r4, [r6, #4]
 8003e74:	60d7      	str	r7, [r2, #12]
 8003e76:	60ba      	str	r2, [r7, #8]
 8003e78:	f04a 0201 	orr.w	r2, sl, #1
 8003e7c:	616b      	str	r3, [r5, #20]
 8003e7e:	612b      	str	r3, [r5, #16]
 8003e80:	60d9      	str	r1, [r3, #12]
 8003e82:	6099      	str	r1, [r3, #8]
 8003e84:	605a      	str	r2, [r3, #4]
 8003e86:	f846 a000 	str.w	sl, [r6, r0]
 8003e8a:	e6ff      	b.n	8003c8c <_malloc_r+0x64>
 8003e8c:	f1ba 0f00 	cmp.w	sl, #0
 8003e90:	db0f      	blt.n	8003eb2 <_malloc_r+0x28a>
 8003e92:	4430      	add	r0, r6
 8003e94:	6843      	ldr	r3, [r0, #4]
 8003e96:	f043 0301 	orr.w	r3, r3, #1
 8003e9a:	6043      	str	r3, [r0, #4]
 8003e9c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8003ea0:	4648      	mov	r0, r9
 8003ea2:	60df      	str	r7, [r3, #12]
 8003ea4:	60bb      	str	r3, [r7, #8]
 8003ea6:	f000 f8df 	bl	8004068 <__malloc_unlock>
 8003eaa:	4630      	mov	r0, r6
 8003eac:	b003      	add	sp, #12
 8003eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eb2:	463e      	mov	r6, r7
 8003eb4:	e77a      	b.n	8003dac <_malloc_r+0x184>
 8003eb6:	f85c 0908 	ldr.w	r0, [ip], #-8
 8003eba:	4584      	cmp	ip, r0
 8003ebc:	f103 33ff 	add.w	r3, r3, #4294967295
 8003ec0:	f43f af7d 	beq.w	8003dbe <_malloc_r+0x196>
 8003ec4:	e781      	b.n	8003dca <_malloc_r+0x1a2>
 8003ec6:	bf00      	nop
 8003ec8:	20000170 	.word	0x20000170
 8003ecc:	20000178 	.word	0x20000178
 8003ed0:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8003ed4:	f8db 6004 	ldr.w	r6, [fp, #4]
 8003ed8:	f026 0603 	bic.w	r6, r6, #3
 8003edc:	42b4      	cmp	r4, r6
 8003ede:	d803      	bhi.n	8003ee8 <_malloc_r+0x2c0>
 8003ee0:	1b33      	subs	r3, r6, r4
 8003ee2:	2b0f      	cmp	r3, #15
 8003ee4:	f300 8096 	bgt.w	8004014 <_malloc_r+0x3ec>
 8003ee8:	4a4f      	ldr	r2, [pc, #316]	; (8004028 <_malloc_r+0x400>)
 8003eea:	6817      	ldr	r7, [r2, #0]
 8003eec:	4a4f      	ldr	r2, [pc, #316]	; (800402c <_malloc_r+0x404>)
 8003eee:	6811      	ldr	r1, [r2, #0]
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	3101      	adds	r1, #1
 8003ef4:	eb0b 0306 	add.w	r3, fp, r6
 8003ef8:	4427      	add	r7, r4
 8003efa:	d005      	beq.n	8003f08 <_malloc_r+0x2e0>
 8003efc:	494c      	ldr	r1, [pc, #304]	; (8004030 <_malloc_r+0x408>)
 8003efe:	3901      	subs	r1, #1
 8003f00:	440f      	add	r7, r1
 8003f02:	3101      	adds	r1, #1
 8003f04:	4249      	negs	r1, r1
 8003f06:	400f      	ands	r7, r1
 8003f08:	4639      	mov	r1, r7
 8003f0a:	4648      	mov	r0, r9
 8003f0c:	9201      	str	r2, [sp, #4]
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	f000 fb80 	bl	8004614 <_sbrk_r>
 8003f14:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003f18:	4680      	mov	r8, r0
 8003f1a:	d056      	beq.n	8003fca <_malloc_r+0x3a2>
 8003f1c:	9b00      	ldr	r3, [sp, #0]
 8003f1e:	9a01      	ldr	r2, [sp, #4]
 8003f20:	4283      	cmp	r3, r0
 8003f22:	d901      	bls.n	8003f28 <_malloc_r+0x300>
 8003f24:	45ab      	cmp	fp, r5
 8003f26:	d150      	bne.n	8003fca <_malloc_r+0x3a2>
 8003f28:	4842      	ldr	r0, [pc, #264]	; (8004034 <_malloc_r+0x40c>)
 8003f2a:	6801      	ldr	r1, [r0, #0]
 8003f2c:	4543      	cmp	r3, r8
 8003f2e:	eb07 0e01 	add.w	lr, r7, r1
 8003f32:	f8c0 e000 	str.w	lr, [r0]
 8003f36:	4940      	ldr	r1, [pc, #256]	; (8004038 <_malloc_r+0x410>)
 8003f38:	4682      	mov	sl, r0
 8003f3a:	d113      	bne.n	8003f64 <_malloc_r+0x33c>
 8003f3c:	420b      	tst	r3, r1
 8003f3e:	d111      	bne.n	8003f64 <_malloc_r+0x33c>
 8003f40:	68ab      	ldr	r3, [r5, #8]
 8003f42:	443e      	add	r6, r7
 8003f44:	f046 0601 	orr.w	r6, r6, #1
 8003f48:	605e      	str	r6, [r3, #4]
 8003f4a:	4a3c      	ldr	r2, [pc, #240]	; (800403c <_malloc_r+0x414>)
 8003f4c:	f8da 3000 	ldr.w	r3, [sl]
 8003f50:	6811      	ldr	r1, [r2, #0]
 8003f52:	428b      	cmp	r3, r1
 8003f54:	bf88      	it	hi
 8003f56:	6013      	strhi	r3, [r2, #0]
 8003f58:	4a39      	ldr	r2, [pc, #228]	; (8004040 <_malloc_r+0x418>)
 8003f5a:	6811      	ldr	r1, [r2, #0]
 8003f5c:	428b      	cmp	r3, r1
 8003f5e:	bf88      	it	hi
 8003f60:	6013      	strhi	r3, [r2, #0]
 8003f62:	e032      	b.n	8003fca <_malloc_r+0x3a2>
 8003f64:	6810      	ldr	r0, [r2, #0]
 8003f66:	3001      	adds	r0, #1
 8003f68:	bf1b      	ittet	ne
 8003f6a:	eba8 0303 	subne.w	r3, r8, r3
 8003f6e:	4473      	addne	r3, lr
 8003f70:	f8c2 8000 	streq.w	r8, [r2]
 8003f74:	f8ca 3000 	strne.w	r3, [sl]
 8003f78:	f018 0007 	ands.w	r0, r8, #7
 8003f7c:	bf1c      	itt	ne
 8003f7e:	f1c0 0008 	rsbne	r0, r0, #8
 8003f82:	4480      	addne	r8, r0
 8003f84:	4b2a      	ldr	r3, [pc, #168]	; (8004030 <_malloc_r+0x408>)
 8003f86:	4447      	add	r7, r8
 8003f88:	4418      	add	r0, r3
 8003f8a:	400f      	ands	r7, r1
 8003f8c:	1bc7      	subs	r7, r0, r7
 8003f8e:	4639      	mov	r1, r7
 8003f90:	4648      	mov	r0, r9
 8003f92:	f000 fb3f 	bl	8004614 <_sbrk_r>
 8003f96:	1c43      	adds	r3, r0, #1
 8003f98:	bf08      	it	eq
 8003f9a:	4640      	moveq	r0, r8
 8003f9c:	f8da 3000 	ldr.w	r3, [sl]
 8003fa0:	f8c5 8008 	str.w	r8, [r5, #8]
 8003fa4:	bf08      	it	eq
 8003fa6:	2700      	moveq	r7, #0
 8003fa8:	eba0 0008 	sub.w	r0, r0, r8
 8003fac:	443b      	add	r3, r7
 8003fae:	4407      	add	r7, r0
 8003fb0:	f047 0701 	orr.w	r7, r7, #1
 8003fb4:	45ab      	cmp	fp, r5
 8003fb6:	f8ca 3000 	str.w	r3, [sl]
 8003fba:	f8c8 7004 	str.w	r7, [r8, #4]
 8003fbe:	d0c4      	beq.n	8003f4a <_malloc_r+0x322>
 8003fc0:	2e0f      	cmp	r6, #15
 8003fc2:	d810      	bhi.n	8003fe6 <_malloc_r+0x3be>
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	f8c8 3004 	str.w	r3, [r8, #4]
 8003fca:	68ab      	ldr	r3, [r5, #8]
 8003fcc:	685a      	ldr	r2, [r3, #4]
 8003fce:	f022 0203 	bic.w	r2, r2, #3
 8003fd2:	4294      	cmp	r4, r2
 8003fd4:	eba2 0304 	sub.w	r3, r2, r4
 8003fd8:	d801      	bhi.n	8003fde <_malloc_r+0x3b6>
 8003fda:	2b0f      	cmp	r3, #15
 8003fdc:	dc1a      	bgt.n	8004014 <_malloc_r+0x3ec>
 8003fde:	4648      	mov	r0, r9
 8003fe0:	f000 f842 	bl	8004068 <__malloc_unlock>
 8003fe4:	e62d      	b.n	8003c42 <_malloc_r+0x1a>
 8003fe6:	f8db 3004 	ldr.w	r3, [fp, #4]
 8003fea:	3e0c      	subs	r6, #12
 8003fec:	f026 0607 	bic.w	r6, r6, #7
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	4333      	orrs	r3, r6
 8003ff6:	f8cb 3004 	str.w	r3, [fp, #4]
 8003ffa:	eb0b 0306 	add.w	r3, fp, r6
 8003ffe:	2205      	movs	r2, #5
 8004000:	2e0f      	cmp	r6, #15
 8004002:	605a      	str	r2, [r3, #4]
 8004004:	609a      	str	r2, [r3, #8]
 8004006:	d9a0      	bls.n	8003f4a <_malloc_r+0x322>
 8004008:	f10b 0108 	add.w	r1, fp, #8
 800400c:	4648      	mov	r0, r9
 800400e:	f000 fc0f 	bl	8004830 <_free_r>
 8004012:	e79a      	b.n	8003f4a <_malloc_r+0x322>
 8004014:	68ae      	ldr	r6, [r5, #8]
 8004016:	f044 0201 	orr.w	r2, r4, #1
 800401a:	4434      	add	r4, r6
 800401c:	f043 0301 	orr.w	r3, r3, #1
 8004020:	6072      	str	r2, [r6, #4]
 8004022:	60ac      	str	r4, [r5, #8]
 8004024:	6063      	str	r3, [r4, #4]
 8004026:	e631      	b.n	8003c8c <_malloc_r+0x64>
 8004028:	2000073c 	.word	0x2000073c
 800402c:	20000578 	.word	0x20000578
 8004030:	00000080 	.word	0x00000080
 8004034:	2000070c 	.word	0x2000070c
 8004038:	0000007f 	.word	0x0000007f
 800403c:	20000734 	.word	0x20000734
 8004040:	20000738 	.word	0x20000738

08004044 <memcpy>:
 8004044:	b510      	push	{r4, lr}
 8004046:	1e43      	subs	r3, r0, #1
 8004048:	440a      	add	r2, r1
 800404a:	4291      	cmp	r1, r2
 800404c:	d100      	bne.n	8004050 <memcpy+0xc>
 800404e:	bd10      	pop	{r4, pc}
 8004050:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004054:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004058:	e7f7      	b.n	800404a <memcpy+0x6>
	...

0800405c <__malloc_lock>:
 800405c:	4801      	ldr	r0, [pc, #4]	; (8004064 <__malloc_lock+0x8>)
 800405e:	f000 bca3 	b.w	80049a8 <__retarget_lock_acquire_recursive>
 8004062:	bf00      	nop
 8004064:	20000750 	.word	0x20000750

08004068 <__malloc_unlock>:
 8004068:	4801      	ldr	r0, [pc, #4]	; (8004070 <__malloc_unlock+0x8>)
 800406a:	f000 bc9e 	b.w	80049aa <__retarget_lock_release_recursive>
 800406e:	bf00      	nop
 8004070:	20000750 	.word	0x20000750

08004074 <_Balloc>:
 8004074:	b570      	push	{r4, r5, r6, lr}
 8004076:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004078:	4604      	mov	r4, r0
 800407a:	460e      	mov	r6, r1
 800407c:	b93d      	cbnz	r5, 800408e <_Balloc+0x1a>
 800407e:	2010      	movs	r0, #16
 8004080:	f7ff fdca 	bl	8003c18 <malloc>
 8004084:	6260      	str	r0, [r4, #36]	; 0x24
 8004086:	6045      	str	r5, [r0, #4]
 8004088:	6085      	str	r5, [r0, #8]
 800408a:	6005      	str	r5, [r0, #0]
 800408c:	60c5      	str	r5, [r0, #12]
 800408e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004090:	68eb      	ldr	r3, [r5, #12]
 8004092:	b183      	cbz	r3, 80040b6 <_Balloc+0x42>
 8004094:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800409c:	b9b8      	cbnz	r0, 80040ce <_Balloc+0x5a>
 800409e:	2101      	movs	r1, #1
 80040a0:	fa01 f506 	lsl.w	r5, r1, r6
 80040a4:	1d6a      	adds	r2, r5, #5
 80040a6:	0092      	lsls	r2, r2, #2
 80040a8:	4620      	mov	r0, r4
 80040aa:	f000 fb3d 	bl	8004728 <_calloc_r>
 80040ae:	b160      	cbz	r0, 80040ca <_Balloc+0x56>
 80040b0:	6046      	str	r6, [r0, #4]
 80040b2:	6085      	str	r5, [r0, #8]
 80040b4:	e00e      	b.n	80040d4 <_Balloc+0x60>
 80040b6:	2221      	movs	r2, #33	; 0x21
 80040b8:	2104      	movs	r1, #4
 80040ba:	4620      	mov	r0, r4
 80040bc:	f000 fb34 	bl	8004728 <_calloc_r>
 80040c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040c2:	60e8      	str	r0, [r5, #12]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1e4      	bne.n	8004094 <_Balloc+0x20>
 80040ca:	2000      	movs	r0, #0
 80040cc:	bd70      	pop	{r4, r5, r6, pc}
 80040ce:	6802      	ldr	r2, [r0, #0]
 80040d0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80040d4:	2300      	movs	r3, #0
 80040d6:	6103      	str	r3, [r0, #16]
 80040d8:	60c3      	str	r3, [r0, #12]
 80040da:	bd70      	pop	{r4, r5, r6, pc}

080040dc <_Bfree>:
 80040dc:	b570      	push	{r4, r5, r6, lr}
 80040de:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80040e0:	4606      	mov	r6, r0
 80040e2:	460d      	mov	r5, r1
 80040e4:	b93c      	cbnz	r4, 80040f6 <_Bfree+0x1a>
 80040e6:	2010      	movs	r0, #16
 80040e8:	f7ff fd96 	bl	8003c18 <malloc>
 80040ec:	6270      	str	r0, [r6, #36]	; 0x24
 80040ee:	6044      	str	r4, [r0, #4]
 80040f0:	6084      	str	r4, [r0, #8]
 80040f2:	6004      	str	r4, [r0, #0]
 80040f4:	60c4      	str	r4, [r0, #12]
 80040f6:	b13d      	cbz	r5, 8004108 <_Bfree+0x2c>
 80040f8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80040fa:	686a      	ldr	r2, [r5, #4]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004102:	6029      	str	r1, [r5, #0]
 8004104:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004108:	bd70      	pop	{r4, r5, r6, pc}

0800410a <__multadd>:
 800410a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800410e:	690d      	ldr	r5, [r1, #16]
 8004110:	461f      	mov	r7, r3
 8004112:	4606      	mov	r6, r0
 8004114:	460c      	mov	r4, r1
 8004116:	f101 0e14 	add.w	lr, r1, #20
 800411a:	2300      	movs	r3, #0
 800411c:	f8de 0000 	ldr.w	r0, [lr]
 8004120:	b281      	uxth	r1, r0
 8004122:	fb02 7101 	mla	r1, r2, r1, r7
 8004126:	0c0f      	lsrs	r7, r1, #16
 8004128:	0c00      	lsrs	r0, r0, #16
 800412a:	fb02 7000 	mla	r0, r2, r0, r7
 800412e:	b289      	uxth	r1, r1
 8004130:	3301      	adds	r3, #1
 8004132:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004136:	429d      	cmp	r5, r3
 8004138:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800413c:	f84e 1b04 	str.w	r1, [lr], #4
 8004140:	dcec      	bgt.n	800411c <__multadd+0x12>
 8004142:	b1d7      	cbz	r7, 800417a <__multadd+0x70>
 8004144:	68a3      	ldr	r3, [r4, #8]
 8004146:	429d      	cmp	r5, r3
 8004148:	db12      	blt.n	8004170 <__multadd+0x66>
 800414a:	6861      	ldr	r1, [r4, #4]
 800414c:	4630      	mov	r0, r6
 800414e:	3101      	adds	r1, #1
 8004150:	f7ff ff90 	bl	8004074 <_Balloc>
 8004154:	6922      	ldr	r2, [r4, #16]
 8004156:	3202      	adds	r2, #2
 8004158:	f104 010c 	add.w	r1, r4, #12
 800415c:	4680      	mov	r8, r0
 800415e:	0092      	lsls	r2, r2, #2
 8004160:	300c      	adds	r0, #12
 8004162:	f7ff ff6f 	bl	8004044 <memcpy>
 8004166:	4621      	mov	r1, r4
 8004168:	4630      	mov	r0, r6
 800416a:	f7ff ffb7 	bl	80040dc <_Bfree>
 800416e:	4644      	mov	r4, r8
 8004170:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004174:	3501      	adds	r5, #1
 8004176:	615f      	str	r7, [r3, #20]
 8004178:	6125      	str	r5, [r4, #16]
 800417a:	4620      	mov	r0, r4
 800417c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004180 <__hi0bits>:
 8004180:	0c02      	lsrs	r2, r0, #16
 8004182:	0412      	lsls	r2, r2, #16
 8004184:	4603      	mov	r3, r0
 8004186:	b9b2      	cbnz	r2, 80041b6 <__hi0bits+0x36>
 8004188:	0403      	lsls	r3, r0, #16
 800418a:	2010      	movs	r0, #16
 800418c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004190:	bf04      	itt	eq
 8004192:	021b      	lsleq	r3, r3, #8
 8004194:	3008      	addeq	r0, #8
 8004196:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800419a:	bf04      	itt	eq
 800419c:	011b      	lsleq	r3, r3, #4
 800419e:	3004      	addeq	r0, #4
 80041a0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80041a4:	bf04      	itt	eq
 80041a6:	009b      	lsleq	r3, r3, #2
 80041a8:	3002      	addeq	r0, #2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	db06      	blt.n	80041bc <__hi0bits+0x3c>
 80041ae:	005b      	lsls	r3, r3, #1
 80041b0:	d503      	bpl.n	80041ba <__hi0bits+0x3a>
 80041b2:	3001      	adds	r0, #1
 80041b4:	4770      	bx	lr
 80041b6:	2000      	movs	r0, #0
 80041b8:	e7e8      	b.n	800418c <__hi0bits+0xc>
 80041ba:	2020      	movs	r0, #32
 80041bc:	4770      	bx	lr

080041be <__lo0bits>:
 80041be:	6803      	ldr	r3, [r0, #0]
 80041c0:	f013 0207 	ands.w	r2, r3, #7
 80041c4:	4601      	mov	r1, r0
 80041c6:	d00b      	beq.n	80041e0 <__lo0bits+0x22>
 80041c8:	07da      	lsls	r2, r3, #31
 80041ca:	d423      	bmi.n	8004214 <__lo0bits+0x56>
 80041cc:	0798      	lsls	r0, r3, #30
 80041ce:	bf49      	itett	mi
 80041d0:	085b      	lsrmi	r3, r3, #1
 80041d2:	089b      	lsrpl	r3, r3, #2
 80041d4:	2001      	movmi	r0, #1
 80041d6:	600b      	strmi	r3, [r1, #0]
 80041d8:	bf5c      	itt	pl
 80041da:	600b      	strpl	r3, [r1, #0]
 80041dc:	2002      	movpl	r0, #2
 80041de:	4770      	bx	lr
 80041e0:	b298      	uxth	r0, r3
 80041e2:	b9a8      	cbnz	r0, 8004210 <__lo0bits+0x52>
 80041e4:	0c1b      	lsrs	r3, r3, #16
 80041e6:	2010      	movs	r0, #16
 80041e8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80041ec:	bf04      	itt	eq
 80041ee:	0a1b      	lsreq	r3, r3, #8
 80041f0:	3008      	addeq	r0, #8
 80041f2:	071a      	lsls	r2, r3, #28
 80041f4:	bf04      	itt	eq
 80041f6:	091b      	lsreq	r3, r3, #4
 80041f8:	3004      	addeq	r0, #4
 80041fa:	079a      	lsls	r2, r3, #30
 80041fc:	bf04      	itt	eq
 80041fe:	089b      	lsreq	r3, r3, #2
 8004200:	3002      	addeq	r0, #2
 8004202:	07da      	lsls	r2, r3, #31
 8004204:	d402      	bmi.n	800420c <__lo0bits+0x4e>
 8004206:	085b      	lsrs	r3, r3, #1
 8004208:	d006      	beq.n	8004218 <__lo0bits+0x5a>
 800420a:	3001      	adds	r0, #1
 800420c:	600b      	str	r3, [r1, #0]
 800420e:	4770      	bx	lr
 8004210:	4610      	mov	r0, r2
 8004212:	e7e9      	b.n	80041e8 <__lo0bits+0x2a>
 8004214:	2000      	movs	r0, #0
 8004216:	4770      	bx	lr
 8004218:	2020      	movs	r0, #32
 800421a:	4770      	bx	lr

0800421c <__i2b>:
 800421c:	b510      	push	{r4, lr}
 800421e:	460c      	mov	r4, r1
 8004220:	2101      	movs	r1, #1
 8004222:	f7ff ff27 	bl	8004074 <_Balloc>
 8004226:	2201      	movs	r2, #1
 8004228:	6144      	str	r4, [r0, #20]
 800422a:	6102      	str	r2, [r0, #16]
 800422c:	bd10      	pop	{r4, pc}

0800422e <__multiply>:
 800422e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004232:	4614      	mov	r4, r2
 8004234:	690a      	ldr	r2, [r1, #16]
 8004236:	6923      	ldr	r3, [r4, #16]
 8004238:	429a      	cmp	r2, r3
 800423a:	bfb8      	it	lt
 800423c:	460b      	movlt	r3, r1
 800423e:	4689      	mov	r9, r1
 8004240:	bfbc      	itt	lt
 8004242:	46a1      	movlt	r9, r4
 8004244:	461c      	movlt	r4, r3
 8004246:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800424a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800424e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8004252:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004256:	eb07 060a 	add.w	r6, r7, sl
 800425a:	429e      	cmp	r6, r3
 800425c:	bfc8      	it	gt
 800425e:	3101      	addgt	r1, #1
 8004260:	f7ff ff08 	bl	8004074 <_Balloc>
 8004264:	f100 0514 	add.w	r5, r0, #20
 8004268:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800426c:	462b      	mov	r3, r5
 800426e:	2200      	movs	r2, #0
 8004270:	4543      	cmp	r3, r8
 8004272:	d316      	bcc.n	80042a2 <__multiply+0x74>
 8004274:	f104 0214 	add.w	r2, r4, #20
 8004278:	f109 0114 	add.w	r1, r9, #20
 800427c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8004280:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004284:	9301      	str	r3, [sp, #4]
 8004286:	9c01      	ldr	r4, [sp, #4]
 8004288:	4294      	cmp	r4, r2
 800428a:	4613      	mov	r3, r2
 800428c:	d80c      	bhi.n	80042a8 <__multiply+0x7a>
 800428e:	2e00      	cmp	r6, #0
 8004290:	dd03      	ble.n	800429a <__multiply+0x6c>
 8004292:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004296:	2b00      	cmp	r3, #0
 8004298:	d054      	beq.n	8004344 <__multiply+0x116>
 800429a:	6106      	str	r6, [r0, #16]
 800429c:	b003      	add	sp, #12
 800429e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042a2:	f843 2b04 	str.w	r2, [r3], #4
 80042a6:	e7e3      	b.n	8004270 <__multiply+0x42>
 80042a8:	f8b3 a000 	ldrh.w	sl, [r3]
 80042ac:	3204      	adds	r2, #4
 80042ae:	f1ba 0f00 	cmp.w	sl, #0
 80042b2:	d020      	beq.n	80042f6 <__multiply+0xc8>
 80042b4:	46ae      	mov	lr, r5
 80042b6:	4689      	mov	r9, r1
 80042b8:	f04f 0c00 	mov.w	ip, #0
 80042bc:	f859 4b04 	ldr.w	r4, [r9], #4
 80042c0:	f8be b000 	ldrh.w	fp, [lr]
 80042c4:	b2a3      	uxth	r3, r4
 80042c6:	fb0a b303 	mla	r3, sl, r3, fp
 80042ca:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80042ce:	f8de 4000 	ldr.w	r4, [lr]
 80042d2:	4463      	add	r3, ip
 80042d4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80042d8:	fb0a c40b 	mla	r4, sl, fp, ip
 80042dc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80042e6:	454f      	cmp	r7, r9
 80042e8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80042ec:	f84e 3b04 	str.w	r3, [lr], #4
 80042f0:	d8e4      	bhi.n	80042bc <__multiply+0x8e>
 80042f2:	f8ce c000 	str.w	ip, [lr]
 80042f6:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80042fa:	f1b9 0f00 	cmp.w	r9, #0
 80042fe:	d01f      	beq.n	8004340 <__multiply+0x112>
 8004300:	682b      	ldr	r3, [r5, #0]
 8004302:	46ae      	mov	lr, r5
 8004304:	468c      	mov	ip, r1
 8004306:	f04f 0a00 	mov.w	sl, #0
 800430a:	f8bc 4000 	ldrh.w	r4, [ip]
 800430e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004312:	fb09 b404 	mla	r4, r9, r4, fp
 8004316:	44a2      	add	sl, r4
 8004318:	b29b      	uxth	r3, r3
 800431a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800431e:	f84e 3b04 	str.w	r3, [lr], #4
 8004322:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004326:	f8be 4000 	ldrh.w	r4, [lr]
 800432a:	0c1b      	lsrs	r3, r3, #16
 800432c:	fb09 4303 	mla	r3, r9, r3, r4
 8004330:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8004334:	4567      	cmp	r7, ip
 8004336:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800433a:	d8e6      	bhi.n	800430a <__multiply+0xdc>
 800433c:	f8ce 3000 	str.w	r3, [lr]
 8004340:	3504      	adds	r5, #4
 8004342:	e7a0      	b.n	8004286 <__multiply+0x58>
 8004344:	3e01      	subs	r6, #1
 8004346:	e7a2      	b.n	800428e <__multiply+0x60>

08004348 <__pow5mult>:
 8004348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800434c:	4615      	mov	r5, r2
 800434e:	f012 0203 	ands.w	r2, r2, #3
 8004352:	4606      	mov	r6, r0
 8004354:	460f      	mov	r7, r1
 8004356:	d007      	beq.n	8004368 <__pow5mult+0x20>
 8004358:	3a01      	subs	r2, #1
 800435a:	4c21      	ldr	r4, [pc, #132]	; (80043e0 <__pow5mult+0x98>)
 800435c:	2300      	movs	r3, #0
 800435e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004362:	f7ff fed2 	bl	800410a <__multadd>
 8004366:	4607      	mov	r7, r0
 8004368:	10ad      	asrs	r5, r5, #2
 800436a:	d035      	beq.n	80043d8 <__pow5mult+0x90>
 800436c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800436e:	b93c      	cbnz	r4, 8004380 <__pow5mult+0x38>
 8004370:	2010      	movs	r0, #16
 8004372:	f7ff fc51 	bl	8003c18 <malloc>
 8004376:	6270      	str	r0, [r6, #36]	; 0x24
 8004378:	6044      	str	r4, [r0, #4]
 800437a:	6084      	str	r4, [r0, #8]
 800437c:	6004      	str	r4, [r0, #0]
 800437e:	60c4      	str	r4, [r0, #12]
 8004380:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004384:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004388:	b94c      	cbnz	r4, 800439e <__pow5mult+0x56>
 800438a:	f240 2171 	movw	r1, #625	; 0x271
 800438e:	4630      	mov	r0, r6
 8004390:	f7ff ff44 	bl	800421c <__i2b>
 8004394:	2300      	movs	r3, #0
 8004396:	f8c8 0008 	str.w	r0, [r8, #8]
 800439a:	4604      	mov	r4, r0
 800439c:	6003      	str	r3, [r0, #0]
 800439e:	f04f 0800 	mov.w	r8, #0
 80043a2:	07eb      	lsls	r3, r5, #31
 80043a4:	d50a      	bpl.n	80043bc <__pow5mult+0x74>
 80043a6:	4639      	mov	r1, r7
 80043a8:	4622      	mov	r2, r4
 80043aa:	4630      	mov	r0, r6
 80043ac:	f7ff ff3f 	bl	800422e <__multiply>
 80043b0:	4639      	mov	r1, r7
 80043b2:	4681      	mov	r9, r0
 80043b4:	4630      	mov	r0, r6
 80043b6:	f7ff fe91 	bl	80040dc <_Bfree>
 80043ba:	464f      	mov	r7, r9
 80043bc:	106d      	asrs	r5, r5, #1
 80043be:	d00b      	beq.n	80043d8 <__pow5mult+0x90>
 80043c0:	6820      	ldr	r0, [r4, #0]
 80043c2:	b938      	cbnz	r0, 80043d4 <__pow5mult+0x8c>
 80043c4:	4622      	mov	r2, r4
 80043c6:	4621      	mov	r1, r4
 80043c8:	4630      	mov	r0, r6
 80043ca:	f7ff ff30 	bl	800422e <__multiply>
 80043ce:	6020      	str	r0, [r4, #0]
 80043d0:	f8c0 8000 	str.w	r8, [r0]
 80043d4:	4604      	mov	r4, r0
 80043d6:	e7e4      	b.n	80043a2 <__pow5mult+0x5a>
 80043d8:	4638      	mov	r0, r7
 80043da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043de:	bf00      	nop
 80043e0:	08004ed8 	.word	0x08004ed8

080043e4 <__lshift>:
 80043e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043e8:	460c      	mov	r4, r1
 80043ea:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80043ee:	6923      	ldr	r3, [r4, #16]
 80043f0:	6849      	ldr	r1, [r1, #4]
 80043f2:	eb0a 0903 	add.w	r9, sl, r3
 80043f6:	68a3      	ldr	r3, [r4, #8]
 80043f8:	4607      	mov	r7, r0
 80043fa:	4616      	mov	r6, r2
 80043fc:	f109 0501 	add.w	r5, r9, #1
 8004400:	42ab      	cmp	r3, r5
 8004402:	db31      	blt.n	8004468 <__lshift+0x84>
 8004404:	4638      	mov	r0, r7
 8004406:	f7ff fe35 	bl	8004074 <_Balloc>
 800440a:	2200      	movs	r2, #0
 800440c:	4680      	mov	r8, r0
 800440e:	f100 0314 	add.w	r3, r0, #20
 8004412:	4611      	mov	r1, r2
 8004414:	4552      	cmp	r2, sl
 8004416:	db2a      	blt.n	800446e <__lshift+0x8a>
 8004418:	6920      	ldr	r0, [r4, #16]
 800441a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800441e:	f104 0114 	add.w	r1, r4, #20
 8004422:	f016 021f 	ands.w	r2, r6, #31
 8004426:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800442a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800442e:	d022      	beq.n	8004476 <__lshift+0x92>
 8004430:	f1c2 0c20 	rsb	ip, r2, #32
 8004434:	2000      	movs	r0, #0
 8004436:	680e      	ldr	r6, [r1, #0]
 8004438:	4096      	lsls	r6, r2
 800443a:	4330      	orrs	r0, r6
 800443c:	f843 0b04 	str.w	r0, [r3], #4
 8004440:	f851 0b04 	ldr.w	r0, [r1], #4
 8004444:	458e      	cmp	lr, r1
 8004446:	fa20 f00c 	lsr.w	r0, r0, ip
 800444a:	d8f4      	bhi.n	8004436 <__lshift+0x52>
 800444c:	6018      	str	r0, [r3, #0]
 800444e:	b108      	cbz	r0, 8004454 <__lshift+0x70>
 8004450:	f109 0502 	add.w	r5, r9, #2
 8004454:	3d01      	subs	r5, #1
 8004456:	4638      	mov	r0, r7
 8004458:	f8c8 5010 	str.w	r5, [r8, #16]
 800445c:	4621      	mov	r1, r4
 800445e:	f7ff fe3d 	bl	80040dc <_Bfree>
 8004462:	4640      	mov	r0, r8
 8004464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004468:	3101      	adds	r1, #1
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	e7c8      	b.n	8004400 <__lshift+0x1c>
 800446e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004472:	3201      	adds	r2, #1
 8004474:	e7ce      	b.n	8004414 <__lshift+0x30>
 8004476:	3b04      	subs	r3, #4
 8004478:	f851 2b04 	ldr.w	r2, [r1], #4
 800447c:	f843 2f04 	str.w	r2, [r3, #4]!
 8004480:	458e      	cmp	lr, r1
 8004482:	d8f9      	bhi.n	8004478 <__lshift+0x94>
 8004484:	e7e6      	b.n	8004454 <__lshift+0x70>

08004486 <__mcmp>:
 8004486:	6903      	ldr	r3, [r0, #16]
 8004488:	690a      	ldr	r2, [r1, #16]
 800448a:	1a9b      	subs	r3, r3, r2
 800448c:	b530      	push	{r4, r5, lr}
 800448e:	d10c      	bne.n	80044aa <__mcmp+0x24>
 8004490:	0092      	lsls	r2, r2, #2
 8004492:	3014      	adds	r0, #20
 8004494:	3114      	adds	r1, #20
 8004496:	1884      	adds	r4, r0, r2
 8004498:	4411      	add	r1, r2
 800449a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800449e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80044a2:	4295      	cmp	r5, r2
 80044a4:	d003      	beq.n	80044ae <__mcmp+0x28>
 80044a6:	d305      	bcc.n	80044b4 <__mcmp+0x2e>
 80044a8:	2301      	movs	r3, #1
 80044aa:	4618      	mov	r0, r3
 80044ac:	bd30      	pop	{r4, r5, pc}
 80044ae:	42a0      	cmp	r0, r4
 80044b0:	d3f3      	bcc.n	800449a <__mcmp+0x14>
 80044b2:	e7fa      	b.n	80044aa <__mcmp+0x24>
 80044b4:	f04f 33ff 	mov.w	r3, #4294967295
 80044b8:	e7f7      	b.n	80044aa <__mcmp+0x24>

080044ba <__mdiff>:
 80044ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044be:	460d      	mov	r5, r1
 80044c0:	4607      	mov	r7, r0
 80044c2:	4611      	mov	r1, r2
 80044c4:	4628      	mov	r0, r5
 80044c6:	4614      	mov	r4, r2
 80044c8:	f7ff ffdd 	bl	8004486 <__mcmp>
 80044cc:	1e06      	subs	r6, r0, #0
 80044ce:	d108      	bne.n	80044e2 <__mdiff+0x28>
 80044d0:	4631      	mov	r1, r6
 80044d2:	4638      	mov	r0, r7
 80044d4:	f7ff fdce 	bl	8004074 <_Balloc>
 80044d8:	2301      	movs	r3, #1
 80044da:	6103      	str	r3, [r0, #16]
 80044dc:	6146      	str	r6, [r0, #20]
 80044de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044e2:	bfa4      	itt	ge
 80044e4:	4623      	movge	r3, r4
 80044e6:	462c      	movge	r4, r5
 80044e8:	4638      	mov	r0, r7
 80044ea:	6861      	ldr	r1, [r4, #4]
 80044ec:	bfa6      	itte	ge
 80044ee:	461d      	movge	r5, r3
 80044f0:	2600      	movge	r6, #0
 80044f2:	2601      	movlt	r6, #1
 80044f4:	f7ff fdbe 	bl	8004074 <_Balloc>
 80044f8:	692b      	ldr	r3, [r5, #16]
 80044fa:	60c6      	str	r6, [r0, #12]
 80044fc:	6926      	ldr	r6, [r4, #16]
 80044fe:	f105 0914 	add.w	r9, r5, #20
 8004502:	f104 0214 	add.w	r2, r4, #20
 8004506:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800450a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800450e:	f100 0514 	add.w	r5, r0, #20
 8004512:	f04f 0c00 	mov.w	ip, #0
 8004516:	f852 ab04 	ldr.w	sl, [r2], #4
 800451a:	f859 4b04 	ldr.w	r4, [r9], #4
 800451e:	fa1c f18a 	uxtah	r1, ip, sl
 8004522:	b2a3      	uxth	r3, r4
 8004524:	1ac9      	subs	r1, r1, r3
 8004526:	0c23      	lsrs	r3, r4, #16
 8004528:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800452c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004530:	b289      	uxth	r1, r1
 8004532:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004536:	45c8      	cmp	r8, r9
 8004538:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800453c:	4696      	mov	lr, r2
 800453e:	f845 3b04 	str.w	r3, [r5], #4
 8004542:	d8e8      	bhi.n	8004516 <__mdiff+0x5c>
 8004544:	45be      	cmp	lr, r7
 8004546:	d305      	bcc.n	8004554 <__mdiff+0x9a>
 8004548:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800454c:	b18b      	cbz	r3, 8004572 <__mdiff+0xb8>
 800454e:	6106      	str	r6, [r0, #16]
 8004550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004554:	f85e 1b04 	ldr.w	r1, [lr], #4
 8004558:	fa1c f381 	uxtah	r3, ip, r1
 800455c:	141a      	asrs	r2, r3, #16
 800455e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004562:	b29b      	uxth	r3, r3
 8004564:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004568:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800456c:	f845 3b04 	str.w	r3, [r5], #4
 8004570:	e7e8      	b.n	8004544 <__mdiff+0x8a>
 8004572:	3e01      	subs	r6, #1
 8004574:	e7e8      	b.n	8004548 <__mdiff+0x8e>

08004576 <__d2b>:
 8004576:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800457a:	460e      	mov	r6, r1
 800457c:	2101      	movs	r1, #1
 800457e:	ec59 8b10 	vmov	r8, r9, d0
 8004582:	4615      	mov	r5, r2
 8004584:	f7ff fd76 	bl	8004074 <_Balloc>
 8004588:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800458c:	4607      	mov	r7, r0
 800458e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004592:	bb34      	cbnz	r4, 80045e2 <__d2b+0x6c>
 8004594:	9301      	str	r3, [sp, #4]
 8004596:	f1b8 0f00 	cmp.w	r8, #0
 800459a:	d027      	beq.n	80045ec <__d2b+0x76>
 800459c:	a802      	add	r0, sp, #8
 800459e:	f840 8d08 	str.w	r8, [r0, #-8]!
 80045a2:	f7ff fe0c 	bl	80041be <__lo0bits>
 80045a6:	9900      	ldr	r1, [sp, #0]
 80045a8:	b1f0      	cbz	r0, 80045e8 <__d2b+0x72>
 80045aa:	9a01      	ldr	r2, [sp, #4]
 80045ac:	f1c0 0320 	rsb	r3, r0, #32
 80045b0:	fa02 f303 	lsl.w	r3, r2, r3
 80045b4:	430b      	orrs	r3, r1
 80045b6:	40c2      	lsrs	r2, r0
 80045b8:	617b      	str	r3, [r7, #20]
 80045ba:	9201      	str	r2, [sp, #4]
 80045bc:	9b01      	ldr	r3, [sp, #4]
 80045be:	61bb      	str	r3, [r7, #24]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	bf14      	ite	ne
 80045c4:	2102      	movne	r1, #2
 80045c6:	2101      	moveq	r1, #1
 80045c8:	6139      	str	r1, [r7, #16]
 80045ca:	b1c4      	cbz	r4, 80045fe <__d2b+0x88>
 80045cc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80045d0:	4404      	add	r4, r0
 80045d2:	6034      	str	r4, [r6, #0]
 80045d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80045d8:	6028      	str	r0, [r5, #0]
 80045da:	4638      	mov	r0, r7
 80045dc:	b003      	add	sp, #12
 80045de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80045e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045e6:	e7d5      	b.n	8004594 <__d2b+0x1e>
 80045e8:	6179      	str	r1, [r7, #20]
 80045ea:	e7e7      	b.n	80045bc <__d2b+0x46>
 80045ec:	a801      	add	r0, sp, #4
 80045ee:	f7ff fde6 	bl	80041be <__lo0bits>
 80045f2:	9b01      	ldr	r3, [sp, #4]
 80045f4:	617b      	str	r3, [r7, #20]
 80045f6:	2101      	movs	r1, #1
 80045f8:	6139      	str	r1, [r7, #16]
 80045fa:	3020      	adds	r0, #32
 80045fc:	e7e5      	b.n	80045ca <__d2b+0x54>
 80045fe:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004602:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004606:	6030      	str	r0, [r6, #0]
 8004608:	6918      	ldr	r0, [r3, #16]
 800460a:	f7ff fdb9 	bl	8004180 <__hi0bits>
 800460e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004612:	e7e1      	b.n	80045d8 <__d2b+0x62>

08004614 <_sbrk_r>:
 8004614:	b538      	push	{r3, r4, r5, lr}
 8004616:	4c06      	ldr	r4, [pc, #24]	; (8004630 <_sbrk_r+0x1c>)
 8004618:	2300      	movs	r3, #0
 800461a:	4605      	mov	r5, r0
 800461c:	4608      	mov	r0, r1
 800461e:	6023      	str	r3, [r4, #0]
 8004620:	f000 fb86 	bl	8004d30 <_sbrk>
 8004624:	1c43      	adds	r3, r0, #1
 8004626:	d102      	bne.n	800462e <_sbrk_r+0x1a>
 8004628:	6823      	ldr	r3, [r4, #0]
 800462a:	b103      	cbz	r3, 800462e <_sbrk_r+0x1a>
 800462c:	602b      	str	r3, [r5, #0]
 800462e:	bd38      	pop	{r3, r4, r5, pc}
 8004630:	20000758 	.word	0x20000758

08004634 <__ssprint_r>:
 8004634:	6893      	ldr	r3, [r2, #8]
 8004636:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800463a:	4681      	mov	r9, r0
 800463c:	460c      	mov	r4, r1
 800463e:	4617      	mov	r7, r2
 8004640:	2b00      	cmp	r3, #0
 8004642:	d060      	beq.n	8004706 <__ssprint_r+0xd2>
 8004644:	f04f 0b00 	mov.w	fp, #0
 8004648:	f8d2 a000 	ldr.w	sl, [r2]
 800464c:	465e      	mov	r6, fp
 800464e:	b356      	cbz	r6, 80046a6 <__ssprint_r+0x72>
 8004650:	68a3      	ldr	r3, [r4, #8]
 8004652:	429e      	cmp	r6, r3
 8004654:	d344      	bcc.n	80046e0 <__ssprint_r+0xac>
 8004656:	89a2      	ldrh	r2, [r4, #12]
 8004658:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800465c:	d03e      	beq.n	80046dc <__ssprint_r+0xa8>
 800465e:	6825      	ldr	r5, [r4, #0]
 8004660:	6921      	ldr	r1, [r4, #16]
 8004662:	eba5 0801 	sub.w	r8, r5, r1
 8004666:	6965      	ldr	r5, [r4, #20]
 8004668:	2302      	movs	r3, #2
 800466a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800466e:	fb95 f5f3 	sdiv	r5, r5, r3
 8004672:	f108 0301 	add.w	r3, r8, #1
 8004676:	4433      	add	r3, r6
 8004678:	429d      	cmp	r5, r3
 800467a:	bf38      	it	cc
 800467c:	461d      	movcc	r5, r3
 800467e:	0553      	lsls	r3, r2, #21
 8004680:	d546      	bpl.n	8004710 <__ssprint_r+0xdc>
 8004682:	4629      	mov	r1, r5
 8004684:	4648      	mov	r0, r9
 8004686:	f7ff facf 	bl	8003c28 <_malloc_r>
 800468a:	b998      	cbnz	r0, 80046b4 <__ssprint_r+0x80>
 800468c:	230c      	movs	r3, #12
 800468e:	f8c9 3000 	str.w	r3, [r9]
 8004692:	89a3      	ldrh	r3, [r4, #12]
 8004694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004698:	81a3      	strh	r3, [r4, #12]
 800469a:	2300      	movs	r3, #0
 800469c:	60bb      	str	r3, [r7, #8]
 800469e:	607b      	str	r3, [r7, #4]
 80046a0:	f04f 30ff 	mov.w	r0, #4294967295
 80046a4:	e031      	b.n	800470a <__ssprint_r+0xd6>
 80046a6:	f8da b000 	ldr.w	fp, [sl]
 80046aa:	f8da 6004 	ldr.w	r6, [sl, #4]
 80046ae:	f10a 0a08 	add.w	sl, sl, #8
 80046b2:	e7cc      	b.n	800464e <__ssprint_r+0x1a>
 80046b4:	4642      	mov	r2, r8
 80046b6:	6921      	ldr	r1, [r4, #16]
 80046b8:	9001      	str	r0, [sp, #4]
 80046ba:	f7ff fcc3 	bl	8004044 <memcpy>
 80046be:	89a2      	ldrh	r2, [r4, #12]
 80046c0:	9b01      	ldr	r3, [sp, #4]
 80046c2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80046c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80046ca:	81a2      	strh	r2, [r4, #12]
 80046cc:	6123      	str	r3, [r4, #16]
 80046ce:	6165      	str	r5, [r4, #20]
 80046d0:	4443      	add	r3, r8
 80046d2:	eba5 0508 	sub.w	r5, r5, r8
 80046d6:	6023      	str	r3, [r4, #0]
 80046d8:	60a5      	str	r5, [r4, #8]
 80046da:	4633      	mov	r3, r6
 80046dc:	429e      	cmp	r6, r3
 80046de:	d200      	bcs.n	80046e2 <__ssprint_r+0xae>
 80046e0:	4633      	mov	r3, r6
 80046e2:	461a      	mov	r2, r3
 80046e4:	4659      	mov	r1, fp
 80046e6:	6820      	ldr	r0, [r4, #0]
 80046e8:	9301      	str	r3, [sp, #4]
 80046ea:	f000 f971 	bl	80049d0 <memmove>
 80046ee:	68a2      	ldr	r2, [r4, #8]
 80046f0:	9b01      	ldr	r3, [sp, #4]
 80046f2:	1ad2      	subs	r2, r2, r3
 80046f4:	60a2      	str	r2, [r4, #8]
 80046f6:	6822      	ldr	r2, [r4, #0]
 80046f8:	4413      	add	r3, r2
 80046fa:	6023      	str	r3, [r4, #0]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	1b9e      	subs	r6, r3, r6
 8004700:	60be      	str	r6, [r7, #8]
 8004702:	2e00      	cmp	r6, #0
 8004704:	d1cf      	bne.n	80046a6 <__ssprint_r+0x72>
 8004706:	2000      	movs	r0, #0
 8004708:	6078      	str	r0, [r7, #4]
 800470a:	b003      	add	sp, #12
 800470c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004710:	462a      	mov	r2, r5
 8004712:	4648      	mov	r0, r9
 8004714:	f000 f97e 	bl	8004a14 <_realloc_r>
 8004718:	4603      	mov	r3, r0
 800471a:	2800      	cmp	r0, #0
 800471c:	d1d6      	bne.n	80046cc <__ssprint_r+0x98>
 800471e:	6921      	ldr	r1, [r4, #16]
 8004720:	4648      	mov	r0, r9
 8004722:	f000 f885 	bl	8004830 <_free_r>
 8004726:	e7b1      	b.n	800468c <__ssprint_r+0x58>

08004728 <_calloc_r>:
 8004728:	b510      	push	{r4, lr}
 800472a:	4351      	muls	r1, r2
 800472c:	f7ff fa7c 	bl	8003c28 <_malloc_r>
 8004730:	4604      	mov	r4, r0
 8004732:	b198      	cbz	r0, 800475c <_calloc_r+0x34>
 8004734:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8004738:	f022 0203 	bic.w	r2, r2, #3
 800473c:	3a04      	subs	r2, #4
 800473e:	2a24      	cmp	r2, #36	; 0x24
 8004740:	d81b      	bhi.n	800477a <_calloc_r+0x52>
 8004742:	2a13      	cmp	r2, #19
 8004744:	d917      	bls.n	8004776 <_calloc_r+0x4e>
 8004746:	2100      	movs	r1, #0
 8004748:	2a1b      	cmp	r2, #27
 800474a:	6001      	str	r1, [r0, #0]
 800474c:	6041      	str	r1, [r0, #4]
 800474e:	d807      	bhi.n	8004760 <_calloc_r+0x38>
 8004750:	f100 0308 	add.w	r3, r0, #8
 8004754:	2200      	movs	r2, #0
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	605a      	str	r2, [r3, #4]
 800475a:	609a      	str	r2, [r3, #8]
 800475c:	4620      	mov	r0, r4
 800475e:	bd10      	pop	{r4, pc}
 8004760:	2a24      	cmp	r2, #36	; 0x24
 8004762:	6081      	str	r1, [r0, #8]
 8004764:	60c1      	str	r1, [r0, #12]
 8004766:	bf11      	iteee	ne
 8004768:	f100 0310 	addne.w	r3, r0, #16
 800476c:	6101      	streq	r1, [r0, #16]
 800476e:	f100 0318 	addeq.w	r3, r0, #24
 8004772:	6141      	streq	r1, [r0, #20]
 8004774:	e7ee      	b.n	8004754 <_calloc_r+0x2c>
 8004776:	4603      	mov	r3, r0
 8004778:	e7ec      	b.n	8004754 <_calloc_r+0x2c>
 800477a:	2100      	movs	r1, #0
 800477c:	f000 f942 	bl	8004a04 <memset>
 8004780:	e7ec      	b.n	800475c <_calloc_r+0x34>
	...

08004784 <_malloc_trim_r>:
 8004784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004788:	4f25      	ldr	r7, [pc, #148]	; (8004820 <_malloc_trim_r+0x9c>)
 800478a:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800482c <_malloc_trim_r+0xa8>
 800478e:	4689      	mov	r9, r1
 8004790:	4606      	mov	r6, r0
 8004792:	f7ff fc63 	bl	800405c <__malloc_lock>
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	685d      	ldr	r5, [r3, #4]
 800479a:	f1a8 0411 	sub.w	r4, r8, #17
 800479e:	f025 0503 	bic.w	r5, r5, #3
 80047a2:	eba4 0409 	sub.w	r4, r4, r9
 80047a6:	442c      	add	r4, r5
 80047a8:	fbb4 f4f8 	udiv	r4, r4, r8
 80047ac:	3c01      	subs	r4, #1
 80047ae:	fb08 f404 	mul.w	r4, r8, r4
 80047b2:	4544      	cmp	r4, r8
 80047b4:	da05      	bge.n	80047c2 <_malloc_trim_r+0x3e>
 80047b6:	4630      	mov	r0, r6
 80047b8:	f7ff fc56 	bl	8004068 <__malloc_unlock>
 80047bc:	2000      	movs	r0, #0
 80047be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047c2:	2100      	movs	r1, #0
 80047c4:	4630      	mov	r0, r6
 80047c6:	f7ff ff25 	bl	8004614 <_sbrk_r>
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	442b      	add	r3, r5
 80047ce:	4298      	cmp	r0, r3
 80047d0:	d1f1      	bne.n	80047b6 <_malloc_trim_r+0x32>
 80047d2:	4261      	negs	r1, r4
 80047d4:	4630      	mov	r0, r6
 80047d6:	f7ff ff1d 	bl	8004614 <_sbrk_r>
 80047da:	3001      	adds	r0, #1
 80047dc:	d110      	bne.n	8004800 <_malloc_trim_r+0x7c>
 80047de:	2100      	movs	r1, #0
 80047e0:	4630      	mov	r0, r6
 80047e2:	f7ff ff17 	bl	8004614 <_sbrk_r>
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	1a83      	subs	r3, r0, r2
 80047ea:	2b0f      	cmp	r3, #15
 80047ec:	dde3      	ble.n	80047b6 <_malloc_trim_r+0x32>
 80047ee:	490d      	ldr	r1, [pc, #52]	; (8004824 <_malloc_trim_r+0xa0>)
 80047f0:	6809      	ldr	r1, [r1, #0]
 80047f2:	1a40      	subs	r0, r0, r1
 80047f4:	490c      	ldr	r1, [pc, #48]	; (8004828 <_malloc_trim_r+0xa4>)
 80047f6:	f043 0301 	orr.w	r3, r3, #1
 80047fa:	6008      	str	r0, [r1, #0]
 80047fc:	6053      	str	r3, [r2, #4]
 80047fe:	e7da      	b.n	80047b6 <_malloc_trim_r+0x32>
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	4a09      	ldr	r2, [pc, #36]	; (8004828 <_malloc_trim_r+0xa4>)
 8004804:	1b2d      	subs	r5, r5, r4
 8004806:	f045 0501 	orr.w	r5, r5, #1
 800480a:	605d      	str	r5, [r3, #4]
 800480c:	6813      	ldr	r3, [r2, #0]
 800480e:	4630      	mov	r0, r6
 8004810:	1b1c      	subs	r4, r3, r4
 8004812:	6014      	str	r4, [r2, #0]
 8004814:	f7ff fc28 	bl	8004068 <__malloc_unlock>
 8004818:	2001      	movs	r0, #1
 800481a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800481e:	bf00      	nop
 8004820:	20000170 	.word	0x20000170
 8004824:	20000578 	.word	0x20000578
 8004828:	2000070c 	.word	0x2000070c
 800482c:	00000080 	.word	0x00000080

08004830 <_free_r>:
 8004830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004834:	4604      	mov	r4, r0
 8004836:	4688      	mov	r8, r1
 8004838:	2900      	cmp	r1, #0
 800483a:	f000 80ab 	beq.w	8004994 <_free_r+0x164>
 800483e:	f7ff fc0d 	bl	800405c <__malloc_lock>
 8004842:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8004846:	4d54      	ldr	r5, [pc, #336]	; (8004998 <_free_r+0x168>)
 8004848:	f022 0001 	bic.w	r0, r2, #1
 800484c:	f1a8 0308 	sub.w	r3, r8, #8
 8004850:	181f      	adds	r7, r3, r0
 8004852:	68a9      	ldr	r1, [r5, #8]
 8004854:	687e      	ldr	r6, [r7, #4]
 8004856:	428f      	cmp	r7, r1
 8004858:	f026 0603 	bic.w	r6, r6, #3
 800485c:	f002 0201 	and.w	r2, r2, #1
 8004860:	d11b      	bne.n	800489a <_free_r+0x6a>
 8004862:	4430      	add	r0, r6
 8004864:	b93a      	cbnz	r2, 8004876 <_free_r+0x46>
 8004866:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800486a:	1a9b      	subs	r3, r3, r2
 800486c:	4410      	add	r0, r2
 800486e:	6899      	ldr	r1, [r3, #8]
 8004870:	68da      	ldr	r2, [r3, #12]
 8004872:	60ca      	str	r2, [r1, #12]
 8004874:	6091      	str	r1, [r2, #8]
 8004876:	f040 0201 	orr.w	r2, r0, #1
 800487a:	605a      	str	r2, [r3, #4]
 800487c:	60ab      	str	r3, [r5, #8]
 800487e:	4b47      	ldr	r3, [pc, #284]	; (800499c <_free_r+0x16c>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4298      	cmp	r0, r3
 8004884:	d304      	bcc.n	8004890 <_free_r+0x60>
 8004886:	4b46      	ldr	r3, [pc, #280]	; (80049a0 <_free_r+0x170>)
 8004888:	4620      	mov	r0, r4
 800488a:	6819      	ldr	r1, [r3, #0]
 800488c:	f7ff ff7a 	bl	8004784 <_malloc_trim_r>
 8004890:	4620      	mov	r0, r4
 8004892:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004896:	f7ff bbe7 	b.w	8004068 <__malloc_unlock>
 800489a:	607e      	str	r6, [r7, #4]
 800489c:	2a00      	cmp	r2, #0
 800489e:	d139      	bne.n	8004914 <_free_r+0xe4>
 80048a0:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80048a4:	1a5b      	subs	r3, r3, r1
 80048a6:	4408      	add	r0, r1
 80048a8:	6899      	ldr	r1, [r3, #8]
 80048aa:	f105 0e08 	add.w	lr, r5, #8
 80048ae:	4571      	cmp	r1, lr
 80048b0:	d032      	beq.n	8004918 <_free_r+0xe8>
 80048b2:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80048b6:	f8c1 e00c 	str.w	lr, [r1, #12]
 80048ba:	f8ce 1008 	str.w	r1, [lr, #8]
 80048be:	19b9      	adds	r1, r7, r6
 80048c0:	6849      	ldr	r1, [r1, #4]
 80048c2:	07c9      	lsls	r1, r1, #31
 80048c4:	d40a      	bmi.n	80048dc <_free_r+0xac>
 80048c6:	4430      	add	r0, r6
 80048c8:	68b9      	ldr	r1, [r7, #8]
 80048ca:	bb3a      	cbnz	r2, 800491c <_free_r+0xec>
 80048cc:	4e35      	ldr	r6, [pc, #212]	; (80049a4 <_free_r+0x174>)
 80048ce:	42b1      	cmp	r1, r6
 80048d0:	d124      	bne.n	800491c <_free_r+0xec>
 80048d2:	616b      	str	r3, [r5, #20]
 80048d4:	612b      	str	r3, [r5, #16]
 80048d6:	2201      	movs	r2, #1
 80048d8:	60d9      	str	r1, [r3, #12]
 80048da:	6099      	str	r1, [r3, #8]
 80048dc:	f040 0101 	orr.w	r1, r0, #1
 80048e0:	6059      	str	r1, [r3, #4]
 80048e2:	5018      	str	r0, [r3, r0]
 80048e4:	2a00      	cmp	r2, #0
 80048e6:	d1d3      	bne.n	8004890 <_free_r+0x60>
 80048e8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80048ec:	d21a      	bcs.n	8004924 <_free_r+0xf4>
 80048ee:	08c0      	lsrs	r0, r0, #3
 80048f0:	1081      	asrs	r1, r0, #2
 80048f2:	2201      	movs	r2, #1
 80048f4:	408a      	lsls	r2, r1
 80048f6:	6869      	ldr	r1, [r5, #4]
 80048f8:	3001      	adds	r0, #1
 80048fa:	430a      	orrs	r2, r1
 80048fc:	606a      	str	r2, [r5, #4]
 80048fe:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004902:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8004906:	6099      	str	r1, [r3, #8]
 8004908:	3a08      	subs	r2, #8
 800490a:	60da      	str	r2, [r3, #12]
 800490c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8004910:	60cb      	str	r3, [r1, #12]
 8004912:	e7bd      	b.n	8004890 <_free_r+0x60>
 8004914:	2200      	movs	r2, #0
 8004916:	e7d2      	b.n	80048be <_free_r+0x8e>
 8004918:	2201      	movs	r2, #1
 800491a:	e7d0      	b.n	80048be <_free_r+0x8e>
 800491c:	68fe      	ldr	r6, [r7, #12]
 800491e:	60ce      	str	r6, [r1, #12]
 8004920:	60b1      	str	r1, [r6, #8]
 8004922:	e7db      	b.n	80048dc <_free_r+0xac>
 8004924:	0a42      	lsrs	r2, r0, #9
 8004926:	2a04      	cmp	r2, #4
 8004928:	d813      	bhi.n	8004952 <_free_r+0x122>
 800492a:	0982      	lsrs	r2, r0, #6
 800492c:	3238      	adds	r2, #56	; 0x38
 800492e:	1c51      	adds	r1, r2, #1
 8004930:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8004934:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8004938:	428e      	cmp	r6, r1
 800493a:	d124      	bne.n	8004986 <_free_r+0x156>
 800493c:	2001      	movs	r0, #1
 800493e:	1092      	asrs	r2, r2, #2
 8004940:	fa00 f202 	lsl.w	r2, r0, r2
 8004944:	6868      	ldr	r0, [r5, #4]
 8004946:	4302      	orrs	r2, r0
 8004948:	606a      	str	r2, [r5, #4]
 800494a:	60de      	str	r6, [r3, #12]
 800494c:	6099      	str	r1, [r3, #8]
 800494e:	60b3      	str	r3, [r6, #8]
 8004950:	e7de      	b.n	8004910 <_free_r+0xe0>
 8004952:	2a14      	cmp	r2, #20
 8004954:	d801      	bhi.n	800495a <_free_r+0x12a>
 8004956:	325b      	adds	r2, #91	; 0x5b
 8004958:	e7e9      	b.n	800492e <_free_r+0xfe>
 800495a:	2a54      	cmp	r2, #84	; 0x54
 800495c:	d802      	bhi.n	8004964 <_free_r+0x134>
 800495e:	0b02      	lsrs	r2, r0, #12
 8004960:	326e      	adds	r2, #110	; 0x6e
 8004962:	e7e4      	b.n	800492e <_free_r+0xfe>
 8004964:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004968:	d802      	bhi.n	8004970 <_free_r+0x140>
 800496a:	0bc2      	lsrs	r2, r0, #15
 800496c:	3277      	adds	r2, #119	; 0x77
 800496e:	e7de      	b.n	800492e <_free_r+0xfe>
 8004970:	f240 5154 	movw	r1, #1364	; 0x554
 8004974:	428a      	cmp	r2, r1
 8004976:	bf9a      	itte	ls
 8004978:	0c82      	lsrls	r2, r0, #18
 800497a:	327c      	addls	r2, #124	; 0x7c
 800497c:	227e      	movhi	r2, #126	; 0x7e
 800497e:	e7d6      	b.n	800492e <_free_r+0xfe>
 8004980:	6889      	ldr	r1, [r1, #8]
 8004982:	428e      	cmp	r6, r1
 8004984:	d004      	beq.n	8004990 <_free_r+0x160>
 8004986:	684a      	ldr	r2, [r1, #4]
 8004988:	f022 0203 	bic.w	r2, r2, #3
 800498c:	4290      	cmp	r0, r2
 800498e:	d3f7      	bcc.n	8004980 <_free_r+0x150>
 8004990:	68ce      	ldr	r6, [r1, #12]
 8004992:	e7da      	b.n	800494a <_free_r+0x11a>
 8004994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004998:	20000170 	.word	0x20000170
 800499c:	2000057c 	.word	0x2000057c
 80049a0:	2000073c 	.word	0x2000073c
 80049a4:	20000178 	.word	0x20000178

080049a8 <__retarget_lock_acquire_recursive>:
 80049a8:	4770      	bx	lr

080049aa <__retarget_lock_release_recursive>:
 80049aa:	4770      	bx	lr

080049ac <__ascii_mbtowc>:
 80049ac:	b082      	sub	sp, #8
 80049ae:	b901      	cbnz	r1, 80049b2 <__ascii_mbtowc+0x6>
 80049b0:	a901      	add	r1, sp, #4
 80049b2:	b142      	cbz	r2, 80049c6 <__ascii_mbtowc+0x1a>
 80049b4:	b14b      	cbz	r3, 80049ca <__ascii_mbtowc+0x1e>
 80049b6:	7813      	ldrb	r3, [r2, #0]
 80049b8:	600b      	str	r3, [r1, #0]
 80049ba:	7812      	ldrb	r2, [r2, #0]
 80049bc:	1c10      	adds	r0, r2, #0
 80049be:	bf18      	it	ne
 80049c0:	2001      	movne	r0, #1
 80049c2:	b002      	add	sp, #8
 80049c4:	4770      	bx	lr
 80049c6:	4610      	mov	r0, r2
 80049c8:	e7fb      	b.n	80049c2 <__ascii_mbtowc+0x16>
 80049ca:	f06f 0001 	mvn.w	r0, #1
 80049ce:	e7f8      	b.n	80049c2 <__ascii_mbtowc+0x16>

080049d0 <memmove>:
 80049d0:	4288      	cmp	r0, r1
 80049d2:	b510      	push	{r4, lr}
 80049d4:	eb01 0302 	add.w	r3, r1, r2
 80049d8:	d803      	bhi.n	80049e2 <memmove+0x12>
 80049da:	1e42      	subs	r2, r0, #1
 80049dc:	4299      	cmp	r1, r3
 80049de:	d10c      	bne.n	80049fa <memmove+0x2a>
 80049e0:	bd10      	pop	{r4, pc}
 80049e2:	4298      	cmp	r0, r3
 80049e4:	d2f9      	bcs.n	80049da <memmove+0xa>
 80049e6:	1881      	adds	r1, r0, r2
 80049e8:	1ad2      	subs	r2, r2, r3
 80049ea:	42d3      	cmn	r3, r2
 80049ec:	d100      	bne.n	80049f0 <memmove+0x20>
 80049ee:	bd10      	pop	{r4, pc}
 80049f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049f4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80049f8:	e7f7      	b.n	80049ea <memmove+0x1a>
 80049fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049fe:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004a02:	e7eb      	b.n	80049dc <memmove+0xc>

08004a04 <memset>:
 8004a04:	4402      	add	r2, r0
 8004a06:	4603      	mov	r3, r0
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d100      	bne.n	8004a0e <memset+0xa>
 8004a0c:	4770      	bx	lr
 8004a0e:	f803 1b01 	strb.w	r1, [r3], #1
 8004a12:	e7f9      	b.n	8004a08 <memset+0x4>

08004a14 <_realloc_r>:
 8004a14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a18:	4682      	mov	sl, r0
 8004a1a:	460c      	mov	r4, r1
 8004a1c:	b929      	cbnz	r1, 8004a2a <_realloc_r+0x16>
 8004a1e:	4611      	mov	r1, r2
 8004a20:	b003      	add	sp, #12
 8004a22:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a26:	f7ff b8ff 	b.w	8003c28 <_malloc_r>
 8004a2a:	9201      	str	r2, [sp, #4]
 8004a2c:	f7ff fb16 	bl	800405c <__malloc_lock>
 8004a30:	9a01      	ldr	r2, [sp, #4]
 8004a32:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8004a36:	f102 080b 	add.w	r8, r2, #11
 8004a3a:	f1b8 0f16 	cmp.w	r8, #22
 8004a3e:	f1a4 0908 	sub.w	r9, r4, #8
 8004a42:	f025 0603 	bic.w	r6, r5, #3
 8004a46:	d90a      	bls.n	8004a5e <_realloc_r+0x4a>
 8004a48:	f038 0807 	bics.w	r8, r8, #7
 8004a4c:	d509      	bpl.n	8004a62 <_realloc_r+0x4e>
 8004a4e:	230c      	movs	r3, #12
 8004a50:	f8ca 3000 	str.w	r3, [sl]
 8004a54:	2700      	movs	r7, #0
 8004a56:	4638      	mov	r0, r7
 8004a58:	b003      	add	sp, #12
 8004a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a5e:	f04f 0810 	mov.w	r8, #16
 8004a62:	4590      	cmp	r8, r2
 8004a64:	d3f3      	bcc.n	8004a4e <_realloc_r+0x3a>
 8004a66:	45b0      	cmp	r8, r6
 8004a68:	f340 8145 	ble.w	8004cf6 <_realloc_r+0x2e2>
 8004a6c:	4ba8      	ldr	r3, [pc, #672]	; (8004d10 <_realloc_r+0x2fc>)
 8004a6e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8004a72:	eb09 0106 	add.w	r1, r9, r6
 8004a76:	4571      	cmp	r1, lr
 8004a78:	469b      	mov	fp, r3
 8004a7a:	684b      	ldr	r3, [r1, #4]
 8004a7c:	d005      	beq.n	8004a8a <_realloc_r+0x76>
 8004a7e:	f023 0001 	bic.w	r0, r3, #1
 8004a82:	4408      	add	r0, r1
 8004a84:	6840      	ldr	r0, [r0, #4]
 8004a86:	07c7      	lsls	r7, r0, #31
 8004a88:	d447      	bmi.n	8004b1a <_realloc_r+0x106>
 8004a8a:	f023 0303 	bic.w	r3, r3, #3
 8004a8e:	4571      	cmp	r1, lr
 8004a90:	eb06 0703 	add.w	r7, r6, r3
 8004a94:	d119      	bne.n	8004aca <_realloc_r+0xb6>
 8004a96:	f108 0010 	add.w	r0, r8, #16
 8004a9a:	4287      	cmp	r7, r0
 8004a9c:	db3f      	blt.n	8004b1e <_realloc_r+0x10a>
 8004a9e:	eb09 0308 	add.w	r3, r9, r8
 8004aa2:	eba7 0708 	sub.w	r7, r7, r8
 8004aa6:	f047 0701 	orr.w	r7, r7, #1
 8004aaa:	f8cb 3008 	str.w	r3, [fp, #8]
 8004aae:	605f      	str	r7, [r3, #4]
 8004ab0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004ab4:	f003 0301 	and.w	r3, r3, #1
 8004ab8:	ea43 0308 	orr.w	r3, r3, r8
 8004abc:	f844 3c04 	str.w	r3, [r4, #-4]
 8004ac0:	4650      	mov	r0, sl
 8004ac2:	f7ff fad1 	bl	8004068 <__malloc_unlock>
 8004ac6:	4627      	mov	r7, r4
 8004ac8:	e7c5      	b.n	8004a56 <_realloc_r+0x42>
 8004aca:	45b8      	cmp	r8, r7
 8004acc:	dc27      	bgt.n	8004b1e <_realloc_r+0x10a>
 8004ace:	68cb      	ldr	r3, [r1, #12]
 8004ad0:	688a      	ldr	r2, [r1, #8]
 8004ad2:	60d3      	str	r3, [r2, #12]
 8004ad4:	609a      	str	r2, [r3, #8]
 8004ad6:	eba7 0008 	sub.w	r0, r7, r8
 8004ada:	280f      	cmp	r0, #15
 8004adc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004ae0:	eb09 0207 	add.w	r2, r9, r7
 8004ae4:	f240 8109 	bls.w	8004cfa <_realloc_r+0x2e6>
 8004ae8:	eb09 0108 	add.w	r1, r9, r8
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	ea43 0308 	orr.w	r3, r3, r8
 8004af4:	f040 0001 	orr.w	r0, r0, #1
 8004af8:	f8c9 3004 	str.w	r3, [r9, #4]
 8004afc:	6048      	str	r0, [r1, #4]
 8004afe:	6853      	ldr	r3, [r2, #4]
 8004b00:	f043 0301 	orr.w	r3, r3, #1
 8004b04:	6053      	str	r3, [r2, #4]
 8004b06:	3108      	adds	r1, #8
 8004b08:	4650      	mov	r0, sl
 8004b0a:	f7ff fe91 	bl	8004830 <_free_r>
 8004b0e:	4650      	mov	r0, sl
 8004b10:	f7ff faaa 	bl	8004068 <__malloc_unlock>
 8004b14:	f109 0708 	add.w	r7, r9, #8
 8004b18:	e79d      	b.n	8004a56 <_realloc_r+0x42>
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	07e8      	lsls	r0, r5, #31
 8004b20:	f100 8084 	bmi.w	8004c2c <_realloc_r+0x218>
 8004b24:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8004b28:	eba9 0505 	sub.w	r5, r9, r5
 8004b2c:	6868      	ldr	r0, [r5, #4]
 8004b2e:	f020 0003 	bic.w	r0, r0, #3
 8004b32:	4430      	add	r0, r6
 8004b34:	2900      	cmp	r1, #0
 8004b36:	d076      	beq.n	8004c26 <_realloc_r+0x212>
 8004b38:	4571      	cmp	r1, lr
 8004b3a:	d150      	bne.n	8004bde <_realloc_r+0x1ca>
 8004b3c:	4403      	add	r3, r0
 8004b3e:	f108 0110 	add.w	r1, r8, #16
 8004b42:	428b      	cmp	r3, r1
 8004b44:	db6f      	blt.n	8004c26 <_realloc_r+0x212>
 8004b46:	462f      	mov	r7, r5
 8004b48:	68ea      	ldr	r2, [r5, #12]
 8004b4a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8004b4e:	60ca      	str	r2, [r1, #12]
 8004b50:	6091      	str	r1, [r2, #8]
 8004b52:	1f32      	subs	r2, r6, #4
 8004b54:	2a24      	cmp	r2, #36	; 0x24
 8004b56:	d83b      	bhi.n	8004bd0 <_realloc_r+0x1bc>
 8004b58:	2a13      	cmp	r2, #19
 8004b5a:	d936      	bls.n	8004bca <_realloc_r+0x1b6>
 8004b5c:	6821      	ldr	r1, [r4, #0]
 8004b5e:	60a9      	str	r1, [r5, #8]
 8004b60:	6861      	ldr	r1, [r4, #4]
 8004b62:	60e9      	str	r1, [r5, #12]
 8004b64:	2a1b      	cmp	r2, #27
 8004b66:	d81c      	bhi.n	8004ba2 <_realloc_r+0x18e>
 8004b68:	f105 0210 	add.w	r2, r5, #16
 8004b6c:	f104 0108 	add.w	r1, r4, #8
 8004b70:	6808      	ldr	r0, [r1, #0]
 8004b72:	6010      	str	r0, [r2, #0]
 8004b74:	6848      	ldr	r0, [r1, #4]
 8004b76:	6050      	str	r0, [r2, #4]
 8004b78:	6889      	ldr	r1, [r1, #8]
 8004b7a:	6091      	str	r1, [r2, #8]
 8004b7c:	eb05 0208 	add.w	r2, r5, r8
 8004b80:	eba3 0308 	sub.w	r3, r3, r8
 8004b84:	f043 0301 	orr.w	r3, r3, #1
 8004b88:	f8cb 2008 	str.w	r2, [fp, #8]
 8004b8c:	6053      	str	r3, [r2, #4]
 8004b8e:	686b      	ldr	r3, [r5, #4]
 8004b90:	f003 0301 	and.w	r3, r3, #1
 8004b94:	ea43 0308 	orr.w	r3, r3, r8
 8004b98:	606b      	str	r3, [r5, #4]
 8004b9a:	4650      	mov	r0, sl
 8004b9c:	f7ff fa64 	bl	8004068 <__malloc_unlock>
 8004ba0:	e759      	b.n	8004a56 <_realloc_r+0x42>
 8004ba2:	68a1      	ldr	r1, [r4, #8]
 8004ba4:	6129      	str	r1, [r5, #16]
 8004ba6:	68e1      	ldr	r1, [r4, #12]
 8004ba8:	6169      	str	r1, [r5, #20]
 8004baa:	2a24      	cmp	r2, #36	; 0x24
 8004bac:	bf01      	itttt	eq
 8004bae:	6922      	ldreq	r2, [r4, #16]
 8004bb0:	61aa      	streq	r2, [r5, #24]
 8004bb2:	6960      	ldreq	r0, [r4, #20]
 8004bb4:	61e8      	streq	r0, [r5, #28]
 8004bb6:	bf19      	ittee	ne
 8004bb8:	f105 0218 	addne.w	r2, r5, #24
 8004bbc:	f104 0110 	addne.w	r1, r4, #16
 8004bc0:	f105 0220 	addeq.w	r2, r5, #32
 8004bc4:	f104 0118 	addeq.w	r1, r4, #24
 8004bc8:	e7d2      	b.n	8004b70 <_realloc_r+0x15c>
 8004bca:	463a      	mov	r2, r7
 8004bcc:	4621      	mov	r1, r4
 8004bce:	e7cf      	b.n	8004b70 <_realloc_r+0x15c>
 8004bd0:	4621      	mov	r1, r4
 8004bd2:	4638      	mov	r0, r7
 8004bd4:	9301      	str	r3, [sp, #4]
 8004bd6:	f7ff fefb 	bl	80049d0 <memmove>
 8004bda:	9b01      	ldr	r3, [sp, #4]
 8004bdc:	e7ce      	b.n	8004b7c <_realloc_r+0x168>
 8004bde:	18c7      	adds	r7, r0, r3
 8004be0:	45b8      	cmp	r8, r7
 8004be2:	dc20      	bgt.n	8004c26 <_realloc_r+0x212>
 8004be4:	68cb      	ldr	r3, [r1, #12]
 8004be6:	688a      	ldr	r2, [r1, #8]
 8004be8:	60d3      	str	r3, [r2, #12]
 8004bea:	609a      	str	r2, [r3, #8]
 8004bec:	4628      	mov	r0, r5
 8004bee:	68eb      	ldr	r3, [r5, #12]
 8004bf0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8004bf4:	60d3      	str	r3, [r2, #12]
 8004bf6:	609a      	str	r2, [r3, #8]
 8004bf8:	1f32      	subs	r2, r6, #4
 8004bfa:	2a24      	cmp	r2, #36	; 0x24
 8004bfc:	d842      	bhi.n	8004c84 <_realloc_r+0x270>
 8004bfe:	2a13      	cmp	r2, #19
 8004c00:	d93e      	bls.n	8004c80 <_realloc_r+0x26c>
 8004c02:	6823      	ldr	r3, [r4, #0]
 8004c04:	60ab      	str	r3, [r5, #8]
 8004c06:	6863      	ldr	r3, [r4, #4]
 8004c08:	60eb      	str	r3, [r5, #12]
 8004c0a:	2a1b      	cmp	r2, #27
 8004c0c:	d824      	bhi.n	8004c58 <_realloc_r+0x244>
 8004c0e:	f105 0010 	add.w	r0, r5, #16
 8004c12:	f104 0308 	add.w	r3, r4, #8
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	6002      	str	r2, [r0, #0]
 8004c1a:	685a      	ldr	r2, [r3, #4]
 8004c1c:	6042      	str	r2, [r0, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	6083      	str	r3, [r0, #8]
 8004c22:	46a9      	mov	r9, r5
 8004c24:	e757      	b.n	8004ad6 <_realloc_r+0xc2>
 8004c26:	4580      	cmp	r8, r0
 8004c28:	4607      	mov	r7, r0
 8004c2a:	dddf      	ble.n	8004bec <_realloc_r+0x1d8>
 8004c2c:	4611      	mov	r1, r2
 8004c2e:	4650      	mov	r0, sl
 8004c30:	f7fe fffa 	bl	8003c28 <_malloc_r>
 8004c34:	4607      	mov	r7, r0
 8004c36:	2800      	cmp	r0, #0
 8004c38:	d0af      	beq.n	8004b9a <_realloc_r+0x186>
 8004c3a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004c3e:	f023 0301 	bic.w	r3, r3, #1
 8004c42:	f1a0 0208 	sub.w	r2, r0, #8
 8004c46:	444b      	add	r3, r9
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d11f      	bne.n	8004c8c <_realloc_r+0x278>
 8004c4c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8004c50:	f027 0703 	bic.w	r7, r7, #3
 8004c54:	4437      	add	r7, r6
 8004c56:	e73e      	b.n	8004ad6 <_realloc_r+0xc2>
 8004c58:	68a3      	ldr	r3, [r4, #8]
 8004c5a:	612b      	str	r3, [r5, #16]
 8004c5c:	68e3      	ldr	r3, [r4, #12]
 8004c5e:	616b      	str	r3, [r5, #20]
 8004c60:	2a24      	cmp	r2, #36	; 0x24
 8004c62:	bf01      	itttt	eq
 8004c64:	6923      	ldreq	r3, [r4, #16]
 8004c66:	61ab      	streq	r3, [r5, #24]
 8004c68:	6962      	ldreq	r2, [r4, #20]
 8004c6a:	61ea      	streq	r2, [r5, #28]
 8004c6c:	bf19      	ittee	ne
 8004c6e:	f105 0018 	addne.w	r0, r5, #24
 8004c72:	f104 0310 	addne.w	r3, r4, #16
 8004c76:	f105 0020 	addeq.w	r0, r5, #32
 8004c7a:	f104 0318 	addeq.w	r3, r4, #24
 8004c7e:	e7ca      	b.n	8004c16 <_realloc_r+0x202>
 8004c80:	4623      	mov	r3, r4
 8004c82:	e7c8      	b.n	8004c16 <_realloc_r+0x202>
 8004c84:	4621      	mov	r1, r4
 8004c86:	f7ff fea3 	bl	80049d0 <memmove>
 8004c8a:	e7ca      	b.n	8004c22 <_realloc_r+0x20e>
 8004c8c:	1f32      	subs	r2, r6, #4
 8004c8e:	2a24      	cmp	r2, #36	; 0x24
 8004c90:	d82d      	bhi.n	8004cee <_realloc_r+0x2da>
 8004c92:	2a13      	cmp	r2, #19
 8004c94:	d928      	bls.n	8004ce8 <_realloc_r+0x2d4>
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	6003      	str	r3, [r0, #0]
 8004c9a:	6863      	ldr	r3, [r4, #4]
 8004c9c:	6043      	str	r3, [r0, #4]
 8004c9e:	2a1b      	cmp	r2, #27
 8004ca0:	d80e      	bhi.n	8004cc0 <_realloc_r+0x2ac>
 8004ca2:	f100 0308 	add.w	r3, r0, #8
 8004ca6:	f104 0208 	add.w	r2, r4, #8
 8004caa:	6811      	ldr	r1, [r2, #0]
 8004cac:	6019      	str	r1, [r3, #0]
 8004cae:	6851      	ldr	r1, [r2, #4]
 8004cb0:	6059      	str	r1, [r3, #4]
 8004cb2:	6892      	ldr	r2, [r2, #8]
 8004cb4:	609a      	str	r2, [r3, #8]
 8004cb6:	4621      	mov	r1, r4
 8004cb8:	4650      	mov	r0, sl
 8004cba:	f7ff fdb9 	bl	8004830 <_free_r>
 8004cbe:	e76c      	b.n	8004b9a <_realloc_r+0x186>
 8004cc0:	68a3      	ldr	r3, [r4, #8]
 8004cc2:	6083      	str	r3, [r0, #8]
 8004cc4:	68e3      	ldr	r3, [r4, #12]
 8004cc6:	60c3      	str	r3, [r0, #12]
 8004cc8:	2a24      	cmp	r2, #36	; 0x24
 8004cca:	bf01      	itttt	eq
 8004ccc:	6923      	ldreq	r3, [r4, #16]
 8004cce:	6103      	streq	r3, [r0, #16]
 8004cd0:	6961      	ldreq	r1, [r4, #20]
 8004cd2:	6141      	streq	r1, [r0, #20]
 8004cd4:	bf19      	ittee	ne
 8004cd6:	f100 0310 	addne.w	r3, r0, #16
 8004cda:	f104 0210 	addne.w	r2, r4, #16
 8004cde:	f100 0318 	addeq.w	r3, r0, #24
 8004ce2:	f104 0218 	addeq.w	r2, r4, #24
 8004ce6:	e7e0      	b.n	8004caa <_realloc_r+0x296>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	4622      	mov	r2, r4
 8004cec:	e7dd      	b.n	8004caa <_realloc_r+0x296>
 8004cee:	4621      	mov	r1, r4
 8004cf0:	f7ff fe6e 	bl	80049d0 <memmove>
 8004cf4:	e7df      	b.n	8004cb6 <_realloc_r+0x2a2>
 8004cf6:	4637      	mov	r7, r6
 8004cf8:	e6ed      	b.n	8004ad6 <_realloc_r+0xc2>
 8004cfa:	f003 0301 	and.w	r3, r3, #1
 8004cfe:	431f      	orrs	r7, r3
 8004d00:	f8c9 7004 	str.w	r7, [r9, #4]
 8004d04:	6853      	ldr	r3, [r2, #4]
 8004d06:	f043 0301 	orr.w	r3, r3, #1
 8004d0a:	6053      	str	r3, [r2, #4]
 8004d0c:	e6ff      	b.n	8004b0e <_realloc_r+0xfa>
 8004d0e:	bf00      	nop
 8004d10:	20000170 	.word	0x20000170

08004d14 <__ascii_wctomb>:
 8004d14:	b149      	cbz	r1, 8004d2a <__ascii_wctomb+0x16>
 8004d16:	2aff      	cmp	r2, #255	; 0xff
 8004d18:	bf85      	ittet	hi
 8004d1a:	238a      	movhi	r3, #138	; 0x8a
 8004d1c:	6003      	strhi	r3, [r0, #0]
 8004d1e:	700a      	strbls	r2, [r1, #0]
 8004d20:	f04f 30ff 	movhi.w	r0, #4294967295
 8004d24:	bf98      	it	ls
 8004d26:	2001      	movls	r0, #1
 8004d28:	4770      	bx	lr
 8004d2a:	4608      	mov	r0, r1
 8004d2c:	4770      	bx	lr
	...

08004d30 <_sbrk>:
 8004d30:	4b04      	ldr	r3, [pc, #16]	; (8004d44 <_sbrk+0x14>)
 8004d32:	6819      	ldr	r1, [r3, #0]
 8004d34:	4602      	mov	r2, r0
 8004d36:	b909      	cbnz	r1, 8004d3c <_sbrk+0xc>
 8004d38:	4903      	ldr	r1, [pc, #12]	; (8004d48 <_sbrk+0x18>)
 8004d3a:	6019      	str	r1, [r3, #0]
 8004d3c:	6818      	ldr	r0, [r3, #0]
 8004d3e:	4402      	add	r2, r0
 8004d40:	601a      	str	r2, [r3, #0]
 8004d42:	4770      	bx	lr
 8004d44:	20000740 	.word	0x20000740
 8004d48:	2000075c 	.word	0x2000075c

08004d4c <_init>:
 8004d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d4e:	bf00      	nop
 8004d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d52:	bc08      	pop	{r3}
 8004d54:	469e      	mov	lr, r3
 8004d56:	4770      	bx	lr

08004d58 <_fini>:
 8004d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5a:	bf00      	nop
 8004d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d5e:	bc08      	pop	{r3}
 8004d60:	469e      	mov	lr, r3
 8004d62:	4770      	bx	lr
