#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55f73e8fa4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f73e9eb3d0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x55f73ea0f660_0 .net "bflag", 0 0, v0x55f73ea0e460_0;  1 drivers
v0x55f73ea0f720_0 .var "funct", 5 0;
v0x55f73ea0f7e0_0 .net "hi", 31 0, v0x55f73ea0e600_0;  1 drivers
v0x55f73ea0f880_0 .var "imm", 15 0;
v0x55f73ea0f940_0 .var "imm_instr", 31 0;
v0x55f73ea0fa20_0 .var "instword", 31 0;
v0x55f73ea0fae0_0 .net "lo", 31 0, v0x55f73ea0e7c0_0;  1 drivers
v0x55f73ea0fbb0_0 .var "opA", 31 0;
v0x55f73ea0fc50_0 .var "opB", 31 0;
v0x55f73ea0fd10_0 .var "opcode", 5 0;
v0x55f73ea0fdf0_0 .net "result", 31 0, v0x55f73ea0ed00_0;  1 drivers
v0x55f73ea0fee0_0 .var "rs", 4 0;
v0x55f73ea0ffa0_0 .var "rt", 4 0;
v0x55f73ea10080_0 .var "word", 31 6;
S_0x55f73e9d8bb0 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x55f73e9eb3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55f73e9f1410_0 .net *"_ivl_10", 15 0, L_0x55f73ea1ff60;  1 drivers
L_0x7f765902d018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73e9f1640_0 .net/2u *"_ivl_14", 15 0, L_0x7f765902d018;  1 drivers
v0x55f73e9f2d40_0 .net *"_ivl_17", 15 0, L_0x55f73ea30210;  1 drivers
v0x55f73e9f43d0_0 .net *"_ivl_5", 0 0, L_0x55f73ea1fb70;  1 drivers
v0x55f73e9f6a70_0 .net *"_ivl_6", 15 0, L_0x55f73ea1fca0;  1 drivers
v0x55f73e9f89d0_0 .net *"_ivl_9", 15 0, L_0x55f73ea1fec0;  1 drivers
v0x55f73ea0e380_0 .net "addr_rt", 4 0, L_0x55f73ea30540;  1 drivers
v0x55f73ea0e460_0 .var "b_flag", 0 0;
v0x55f73ea0e520_0 .net "funct", 5 0, L_0x55f73ea1fad0;  1 drivers
v0x55f73ea0e600_0 .var "hi", 31 0;
v0x55f73ea0e6e0_0 .net "instructionword", 31 0, v0x55f73ea0fa20_0;  1 drivers
v0x55f73ea0e7c0_0 .var "lo", 31 0;
v0x55f73ea0e8a0_0 .var "memaddroffset", 31 0;
v0x55f73ea0e980_0 .var "multresult", 63 0;
v0x55f73ea0ea60_0 .net "op1", 31 0, v0x55f73ea0fbb0_0;  1 drivers
v0x55f73ea0eb40_0 .net "op2", 31 0, v0x55f73ea0fc50_0;  1 drivers
v0x55f73ea0ec20_0 .net "opcode", 5 0, L_0x55f73ea1f9e0;  1 drivers
v0x55f73ea0ed00_0 .var "result", 31 0;
v0x55f73ea0ede0_0 .net "shamt", 4 0, L_0x55f73ea30440;  1 drivers
v0x55f73ea0eec0_0 .net/s "sign_op1", 31 0, v0x55f73ea0fbb0_0;  alias, 1 drivers
v0x55f73ea0ef80_0 .net/s "sign_op2", 31 0, v0x55f73ea0fc50_0;  alias, 1 drivers
v0x55f73ea0f020_0 .net "simmediatedata", 31 0, L_0x55f73ea20070;  1 drivers
v0x55f73ea0f0e0_0 .net "simmediatedatas", 31 0, L_0x55f73ea20070;  alias, 1 drivers
v0x55f73ea0f1a0_0 .net "uimmediatedata", 31 0, L_0x55f73ea30300;  1 drivers
v0x55f73ea0f260_0 .net "unsign_op1", 31 0, v0x55f73ea0fbb0_0;  alias, 1 drivers
v0x55f73ea0f320_0 .net "unsign_op2", 31 0, v0x55f73ea0fc50_0;  alias, 1 drivers
v0x55f73ea0f430_0 .var "unsigned_result", 31 0;
E_0x55f73e94b680/0 .event anyedge, v0x55f73ea0ec20_0, v0x55f73ea0e520_0, v0x55f73ea0eb40_0, v0x55f73ea0ede0_0;
E_0x55f73e94b680/1 .event anyedge, v0x55f73ea0ea60_0, v0x55f73ea0e980_0, v0x55f73ea0e380_0, v0x55f73ea0f020_0;
E_0x55f73e94b680/2 .event anyedge, v0x55f73ea0f1a0_0, v0x55f73ea0f430_0;
E_0x55f73e94b680 .event/or E_0x55f73e94b680/0, E_0x55f73e94b680/1, E_0x55f73e94b680/2;
L_0x55f73ea1f9e0 .part v0x55f73ea0fa20_0, 26, 6;
L_0x55f73ea1fad0 .part v0x55f73ea0fa20_0, 0, 6;
L_0x55f73ea1fb70 .part v0x55f73ea0fa20_0, 15, 1;
LS_0x55f73ea1fca0_0_0 .concat [ 1 1 1 1], L_0x55f73ea1fb70, L_0x55f73ea1fb70, L_0x55f73ea1fb70, L_0x55f73ea1fb70;
LS_0x55f73ea1fca0_0_4 .concat [ 1 1 1 1], L_0x55f73ea1fb70, L_0x55f73ea1fb70, L_0x55f73ea1fb70, L_0x55f73ea1fb70;
LS_0x55f73ea1fca0_0_8 .concat [ 1 1 1 1], L_0x55f73ea1fb70, L_0x55f73ea1fb70, L_0x55f73ea1fb70, L_0x55f73ea1fb70;
LS_0x55f73ea1fca0_0_12 .concat [ 1 1 1 1], L_0x55f73ea1fb70, L_0x55f73ea1fb70, L_0x55f73ea1fb70, L_0x55f73ea1fb70;
L_0x55f73ea1fca0 .concat [ 4 4 4 4], LS_0x55f73ea1fca0_0_0, LS_0x55f73ea1fca0_0_4, LS_0x55f73ea1fca0_0_8, LS_0x55f73ea1fca0_0_12;
L_0x55f73ea1fec0 .part v0x55f73ea0fa20_0, 0, 16;
L_0x55f73ea1ff60 .concat [ 16 0 0 0], L_0x55f73ea1fec0;
L_0x55f73ea20070 .concat [ 16 16 0 0], L_0x55f73ea1ff60, L_0x55f73ea1fca0;
L_0x55f73ea30210 .part v0x55f73ea0fa20_0, 0, 16;
L_0x55f73ea30300 .concat [ 16 16 0 0], L_0x55f73ea30210, L_0x7f765902d018;
L_0x55f73ea30440 .part v0x55f73ea0fa20_0, 6, 5;
L_0x55f73ea30540 .part v0x55f73ea0fa20_0, 16, 5;
S_0x55f73e9c5a60 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f7659076708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f73ea10160_0 .net "clk", 0 0, o0x7f7659076708;  0 drivers
o0x7f7659076738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f73ea10240_0 .net "data_address", 31 0, o0x7f7659076738;  0 drivers
o0x7f7659076768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f73ea10320_0 .net "data_read", 0 0, o0x7f7659076768;  0 drivers
v0x55f73ea103f0_0 .var "data_readdata", 31 0;
o0x7f76590767c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f73ea104d0_0 .net "data_write", 0 0, o0x7f76590767c8;  0 drivers
o0x7f76590767f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f73ea10590_0 .net "data_writedata", 31 0, o0x7f76590767f8;  0 drivers
S_0x55f73e9d83b0 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f7659076948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f73ea10730_0 .net "instr_address", 31 0, o0x7f7659076948;  0 drivers
v0x55f73ea10830_0 .var "instr_readdata", 31 0;
S_0x55f73e9d8780 .scope module, "jal_tb" "jal_tb" 7 1;
 .timescale 0 0;
v0x55f73ea1f000_0 .net "active", 0 0, L_0x55f73ea3a100;  1 drivers
v0x55f73ea1f0c0_0 .var "clk", 0 0;
v0x55f73ea1f160_0 .var "clk_enable", 0 0;
v0x55f73ea1f250_0 .net "data_address", 31 0, L_0x55f73ea37cd0;  1 drivers
v0x55f73ea1f2f0_0 .net "data_read", 0 0, L_0x55f73ea35850;  1 drivers
v0x55f73ea1f3e0_0 .var "data_readdata", 31 0;
v0x55f73ea1f4b0_0 .net "data_write", 0 0, L_0x55f73ea35670;  1 drivers
v0x55f73ea1f580_0 .net "data_writedata", 31 0, L_0x55f73ea379c0;  1 drivers
v0x55f73ea1f650_0 .net "instr_address", 31 0, L_0x55f73ea39030;  1 drivers
v0x55f73ea1f7b0_0 .var "instr_readdata", 31 0;
v0x55f73ea1f850_0 .net "register_v0", 31 0, L_0x55f73ea37950;  1 drivers
v0x55f73ea1f940_0 .var "reset", 0 0;
S_0x55f73e9eb000 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x55f73e9d8780;
 .timescale 0 0;
v0x55f73ea10a00_0 .var "b_imm", 17 0;
v0x55f73ea10b00_0 .var "b_offset", 31 0;
v0x55f73ea10be0_0 .var "curr_addr", 31 0;
v0x55f73ea10ca0_0 .var "i", 4 0;
v0x55f73ea10d80_0 .var "imm", 15 0;
v0x55f73ea10eb0_0 .var "imm_instr", 31 0;
v0x55f73ea10f90_0 .var "opcode", 5 0;
v0x55f73ea11070_0 .var "rs", 4 0;
v0x55f73ea11150_0 .var "rt", 4 0;
E_0x55f73e948990 .event posedge, v0x55f73ea133c0_0;
S_0x55f73ea112c0 .scope module, "dut" "mips_cpu_harvard" 7 180, 8 1 0, S_0x55f73e9d8780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55f73e9ab850 .functor OR 1, L_0x55f73ea30d00, L_0x55f73ea31040, C4<0>, C4<0>;
L_0x55f73e9f2c20 .functor BUFZ 1, L_0x55f73ea30850, C4<0>, C4<0>, C4<0>;
L_0x55f73e9f42b0 .functor BUFZ 1, L_0x55f73ea309f0, C4<0>, C4<0>, C4<0>;
L_0x55f73e9f6950 .functor BUFZ 1, L_0x55f73ea309f0, C4<0>, C4<0>, C4<0>;
L_0x55f73ea314f0 .functor AND 1, L_0x55f73ea30850, L_0x55f73ea31900, C4<1>, C4<1>;
L_0x55f73e9f88b0 .functor OR 1, L_0x55f73ea314f0, L_0x55f73ea31380, C4<0>, C4<0>;
L_0x55f73e9807d0 .functor OR 1, L_0x55f73e9f88b0, L_0x55f73ea31710, C4<0>, C4<0>;
L_0x55f73ea31ba0 .functor OR 1, L_0x55f73e9807d0, L_0x55f73ea33200, C4<0>, C4<0>;
L_0x55f73ea31cb0 .functor OR 1, L_0x55f73ea31ba0, L_0x55f73ea32a70, C4<0>, C4<0>;
L_0x55f73ea31d70 .functor BUFZ 1, L_0x55f73ea30b30, C4<0>, C4<0>, C4<0>;
L_0x55f73ea32960 .functor AND 1, L_0x55f73ea322c0, L_0x55f73ea32730, C4<1>, C4<1>;
L_0x55f73ea32a70 .functor OR 1, L_0x55f73ea31fc0, L_0x55f73ea32960, C4<0>, C4<0>;
L_0x55f73ea33200 .functor AND 1, L_0x55f73ea32d30, L_0x55f73ea32fe0, C4<1>, C4<1>;
L_0x55f73ea339b0 .functor OR 1, L_0x55f73ea33450, L_0x55f73ea33770, C4<0>, C4<0>;
L_0x55f73ea32bd0 .functor OR 1, L_0x55f73ea33f20, L_0x55f73ea34220, C4<0>, C4<0>;
L_0x55f73ea34100 .functor AND 1, L_0x55f73ea33c30, L_0x55f73ea32bd0, C4<1>, C4<1>;
L_0x55f73ea34a20 .functor OR 1, L_0x55f73ea346b0, L_0x55f73ea34930, C4<0>, C4<0>;
L_0x55f73ea34d20 .functor OR 1, L_0x55f73ea34a20, L_0x55f73ea34b30, C4<0>, C4<0>;
L_0x55f73ea34ed0 .functor AND 1, L_0x55f73ea30850, L_0x55f73ea34d20, C4<1>, C4<1>;
L_0x55f73ea35080 .functor AND 1, L_0x55f73ea30850, L_0x55f73ea34f90, C4<1>, C4<1>;
L_0x55f73ea355b0 .functor AND 1, L_0x55f73ea30850, L_0x55f73ea34e30, C4<1>, C4<1>;
L_0x55f73ea35850 .functor BUFZ 1, L_0x55f73e9f42b0, C4<0>, C4<0>, C4<0>;
L_0x55f73ea364e0 .functor AND 1, L_0x55f73ea3a100, L_0x55f73ea31cb0, C4<1>, C4<1>;
L_0x55f73ea365f0 .functor OR 1, L_0x55f73ea32a70, L_0x55f73ea33200, C4<0>, C4<0>;
L_0x55f73ea379c0 .functor BUFZ 32, L_0x55f73ea37840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f73ea37a80 .functor BUFZ 32, L_0x55f73ea367d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f73ea37bd0 .functor BUFZ 32, L_0x55f73ea37840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f73ea37cd0 .functor BUFZ 32, v0x55f73ea123f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f73ea38cd0 .functor AND 1, v0x55f73ea1f160_0, L_0x55f73ea34ed0, C4<1>, C4<1>;
L_0x55f73ea38d40 .functor AND 1, L_0x55f73ea38cd0, v0x55f73ea1c190_0, C4<1>, C4<1>;
L_0x55f73ea39030 .functor BUFZ 32, v0x55f73ea13480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f73ea3a100 .functor BUFZ 1, v0x55f73ea1c190_0, C4<0>, C4<0>, C4<0>;
L_0x55f73ea3a280 .functor AND 1, v0x55f73ea1f160_0, v0x55f73ea1c190_0, C4<1>, C4<1>;
v0x55f73ea16280_0 .net *"_ivl_100", 31 0, L_0x55f73ea32c40;  1 drivers
L_0x7f765902d4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea16380_0 .net *"_ivl_103", 25 0, L_0x7f765902d4e0;  1 drivers
L_0x7f765902d528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea16460_0 .net/2u *"_ivl_104", 31 0, L_0x7f765902d528;  1 drivers
v0x55f73ea16520_0 .net *"_ivl_106", 0 0, L_0x55f73ea32d30;  1 drivers
v0x55f73ea165e0_0 .net *"_ivl_109", 5 0, L_0x55f73ea32f40;  1 drivers
L_0x7f765902d570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55f73ea166c0_0 .net/2u *"_ivl_110", 5 0, L_0x7f765902d570;  1 drivers
v0x55f73ea167a0_0 .net *"_ivl_112", 0 0, L_0x55f73ea32fe0;  1 drivers
v0x55f73ea16860_0 .net *"_ivl_116", 31 0, L_0x55f73ea33360;  1 drivers
L_0x7f765902d5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea16940_0 .net *"_ivl_119", 25 0, L_0x7f765902d5b8;  1 drivers
L_0x7f765902d0f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55f73ea16a20_0 .net/2u *"_ivl_12", 5 0, L_0x7f765902d0f0;  1 drivers
L_0x7f765902d600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f73ea16b00_0 .net/2u *"_ivl_120", 31 0, L_0x7f765902d600;  1 drivers
v0x55f73ea16be0_0 .net *"_ivl_122", 0 0, L_0x55f73ea33450;  1 drivers
v0x55f73ea16ca0_0 .net *"_ivl_124", 31 0, L_0x55f73ea33680;  1 drivers
L_0x7f765902d648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea16d80_0 .net *"_ivl_127", 25 0, L_0x7f765902d648;  1 drivers
L_0x7f765902d690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f73ea16e60_0 .net/2u *"_ivl_128", 31 0, L_0x7f765902d690;  1 drivers
v0x55f73ea16f40_0 .net *"_ivl_130", 0 0, L_0x55f73ea33770;  1 drivers
v0x55f73ea17000_0 .net *"_ivl_134", 31 0, L_0x55f73ea33b40;  1 drivers
L_0x7f765902d6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea171f0_0 .net *"_ivl_137", 25 0, L_0x7f765902d6d8;  1 drivers
L_0x7f765902d720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea172d0_0 .net/2u *"_ivl_138", 31 0, L_0x7f765902d720;  1 drivers
v0x55f73ea173b0_0 .net *"_ivl_140", 0 0, L_0x55f73ea33c30;  1 drivers
v0x55f73ea17470_0 .net *"_ivl_143", 5 0, L_0x55f73ea33e80;  1 drivers
L_0x7f765902d768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55f73ea17550_0 .net/2u *"_ivl_144", 5 0, L_0x7f765902d768;  1 drivers
v0x55f73ea17630_0 .net *"_ivl_146", 0 0, L_0x55f73ea33f20;  1 drivers
v0x55f73ea176f0_0 .net *"_ivl_149", 5 0, L_0x55f73ea34180;  1 drivers
L_0x7f765902d7b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea177d0_0 .net/2u *"_ivl_150", 5 0, L_0x7f765902d7b0;  1 drivers
v0x55f73ea178b0_0 .net *"_ivl_152", 0 0, L_0x55f73ea34220;  1 drivers
v0x55f73ea17970_0 .net *"_ivl_155", 0 0, L_0x55f73ea32bd0;  1 drivers
v0x55f73ea17a30_0 .net *"_ivl_159", 1 0, L_0x55f73ea345c0;  1 drivers
L_0x7f765902d138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55f73ea17b10_0 .net/2u *"_ivl_16", 5 0, L_0x7f765902d138;  1 drivers
L_0x7f765902d7f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55f73ea17bf0_0 .net/2u *"_ivl_160", 1 0, L_0x7f765902d7f8;  1 drivers
v0x55f73ea17cd0_0 .net *"_ivl_162", 0 0, L_0x55f73ea346b0;  1 drivers
L_0x7f765902d840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55f73ea17d90_0 .net/2u *"_ivl_164", 5 0, L_0x7f765902d840;  1 drivers
v0x55f73ea17e70_0 .net *"_ivl_166", 0 0, L_0x55f73ea34930;  1 drivers
v0x55f73ea18140_0 .net *"_ivl_169", 0 0, L_0x55f73ea34a20;  1 drivers
L_0x7f765902d888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55f73ea18200_0 .net/2u *"_ivl_170", 5 0, L_0x7f765902d888;  1 drivers
v0x55f73ea182e0_0 .net *"_ivl_172", 0 0, L_0x55f73ea34b30;  1 drivers
v0x55f73ea183a0_0 .net *"_ivl_175", 0 0, L_0x55f73ea34d20;  1 drivers
L_0x7f765902d8d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea18460_0 .net/2u *"_ivl_178", 5 0, L_0x7f765902d8d0;  1 drivers
v0x55f73ea18540_0 .net *"_ivl_180", 0 0, L_0x55f73ea34f90;  1 drivers
L_0x7f765902d918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55f73ea18600_0 .net/2u *"_ivl_184", 5 0, L_0x7f765902d918;  1 drivers
v0x55f73ea186e0_0 .net *"_ivl_186", 0 0, L_0x55f73ea34e30;  1 drivers
L_0x7f765902d960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f73ea187a0_0 .net/2u *"_ivl_190", 0 0, L_0x7f765902d960;  1 drivers
v0x55f73ea18880_0 .net *"_ivl_20", 31 0, L_0x55f73ea30c10;  1 drivers
L_0x7f765902d9a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55f73ea18960_0 .net/2u *"_ivl_200", 4 0, L_0x7f765902d9a8;  1 drivers
v0x55f73ea18a40_0 .net *"_ivl_203", 4 0, L_0x55f73ea35d70;  1 drivers
v0x55f73ea18b20_0 .net *"_ivl_205", 4 0, L_0x55f73ea35f90;  1 drivers
v0x55f73ea18c00_0 .net *"_ivl_206", 4 0, L_0x55f73ea36030;  1 drivers
v0x55f73ea18ce0_0 .net *"_ivl_213", 0 0, L_0x55f73ea365f0;  1 drivers
L_0x7f765902d9f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f73ea18da0_0 .net/2u *"_ivl_214", 31 0, L_0x7f765902d9f0;  1 drivers
v0x55f73ea18e80_0 .net *"_ivl_216", 31 0, L_0x55f73ea36730;  1 drivers
v0x55f73ea18f60_0 .net *"_ivl_218", 31 0, L_0x55f73ea369e0;  1 drivers
v0x55f73ea19040_0 .net *"_ivl_220", 31 0, L_0x55f73ea36b70;  1 drivers
v0x55f73ea19120_0 .net *"_ivl_222", 31 0, L_0x55f73ea36eb0;  1 drivers
L_0x7f765902d180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea19200_0 .net *"_ivl_23", 25 0, L_0x7f765902d180;  1 drivers
v0x55f73ea192e0_0 .net *"_ivl_235", 0 0, L_0x55f73ea38cd0;  1 drivers
L_0x7f765902db10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f73ea193a0_0 .net/2u *"_ivl_238", 31 0, L_0x7f765902db10;  1 drivers
L_0x7f765902d1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f73ea19480_0 .net/2u *"_ivl_24", 31 0, L_0x7f765902d1c8;  1 drivers
v0x55f73ea19560_0 .net *"_ivl_243", 15 0, L_0x55f73ea39190;  1 drivers
v0x55f73ea19640_0 .net *"_ivl_244", 17 0, L_0x55f73ea39400;  1 drivers
L_0x7f765902db58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f73ea19720_0 .net *"_ivl_247", 1 0, L_0x7f765902db58;  1 drivers
v0x55f73ea19800_0 .net *"_ivl_250", 15 0, L_0x55f73ea39540;  1 drivers
L_0x7f765902dba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f73ea198e0_0 .net *"_ivl_252", 1 0, L_0x7f765902dba0;  1 drivers
v0x55f73ea199c0_0 .net *"_ivl_255", 0 0, L_0x55f73ea39950;  1 drivers
L_0x7f765902dbe8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f73ea19aa0_0 .net/2u *"_ivl_256", 13 0, L_0x7f765902dbe8;  1 drivers
L_0x7f765902dc30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea19b80_0 .net/2u *"_ivl_258", 13 0, L_0x7f765902dc30;  1 drivers
v0x55f73ea1a070_0 .net *"_ivl_26", 0 0, L_0x55f73ea30d00;  1 drivers
v0x55f73ea1a130_0 .net *"_ivl_260", 13 0, L_0x55f73ea39c30;  1 drivers
v0x55f73ea1a210_0 .net *"_ivl_28", 31 0, L_0x55f73ea30ec0;  1 drivers
L_0x7f765902d210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1a2f0_0 .net *"_ivl_31", 25 0, L_0x7f765902d210;  1 drivers
L_0x7f765902d258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1a3d0_0 .net/2u *"_ivl_32", 31 0, L_0x7f765902d258;  1 drivers
v0x55f73ea1a4b0_0 .net *"_ivl_34", 0 0, L_0x55f73ea31040;  1 drivers
v0x55f73ea1a570_0 .net *"_ivl_4", 31 0, L_0x55f73ea30720;  1 drivers
v0x55f73ea1a650_0 .net *"_ivl_45", 2 0, L_0x55f73ea312e0;  1 drivers
L_0x7f765902d2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1a730_0 .net/2u *"_ivl_46", 2 0, L_0x7f765902d2a0;  1 drivers
v0x55f73ea1a810_0 .net *"_ivl_51", 2 0, L_0x55f73ea31560;  1 drivers
L_0x7f765902d2e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1a8f0_0 .net/2u *"_ivl_52", 2 0, L_0x7f765902d2e8;  1 drivers
v0x55f73ea1a9d0_0 .net *"_ivl_57", 0 0, L_0x55f73ea31900;  1 drivers
v0x55f73ea1aa90_0 .net *"_ivl_59", 0 0, L_0x55f73ea314f0;  1 drivers
v0x55f73ea1ab50_0 .net *"_ivl_61", 0 0, L_0x55f73e9f88b0;  1 drivers
v0x55f73ea1ac10_0 .net *"_ivl_63", 0 0, L_0x55f73e9807d0;  1 drivers
v0x55f73ea1acd0_0 .net *"_ivl_65", 0 0, L_0x55f73ea31ba0;  1 drivers
L_0x7f765902d060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1ad90_0 .net *"_ivl_7", 25 0, L_0x7f765902d060;  1 drivers
v0x55f73ea1ae70_0 .net *"_ivl_70", 31 0, L_0x55f73ea31e90;  1 drivers
L_0x7f765902d330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1af50_0 .net *"_ivl_73", 25 0, L_0x7f765902d330;  1 drivers
L_0x7f765902d378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1b030_0 .net/2u *"_ivl_74", 31 0, L_0x7f765902d378;  1 drivers
v0x55f73ea1b110_0 .net *"_ivl_76", 0 0, L_0x55f73ea31fc0;  1 drivers
v0x55f73ea1b1d0_0 .net *"_ivl_78", 31 0, L_0x55f73ea32130;  1 drivers
L_0x7f765902d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1b2b0_0 .net/2u *"_ivl_8", 31 0, L_0x7f765902d0a8;  1 drivers
L_0x7f765902d3c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1b390_0 .net *"_ivl_81", 25 0, L_0x7f765902d3c0;  1 drivers
L_0x7f765902d408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1b470_0 .net/2u *"_ivl_82", 31 0, L_0x7f765902d408;  1 drivers
v0x55f73ea1b550_0 .net *"_ivl_84", 0 0, L_0x55f73ea322c0;  1 drivers
v0x55f73ea1b610_0 .net *"_ivl_87", 0 0, L_0x55f73ea32430;  1 drivers
v0x55f73ea1b6f0_0 .net *"_ivl_88", 31 0, L_0x55f73ea321d0;  1 drivers
L_0x7f765902d450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1b7d0_0 .net *"_ivl_91", 30 0, L_0x7f765902d450;  1 drivers
L_0x7f765902d498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f73ea1b8b0_0 .net/2u *"_ivl_92", 31 0, L_0x7f765902d498;  1 drivers
v0x55f73ea1b990_0 .net *"_ivl_94", 0 0, L_0x55f73ea32730;  1 drivers
v0x55f73ea1ba50_0 .net *"_ivl_97", 0 0, L_0x55f73ea32960;  1 drivers
v0x55f73ea1bb10_0 .net "active", 0 0, L_0x55f73ea3a100;  alias, 1 drivers
v0x55f73ea1bbd0_0 .net "alu_op1", 31 0, L_0x55f73ea37a80;  1 drivers
v0x55f73ea1bc90_0 .net "alu_op2", 31 0, L_0x55f73ea37bd0;  1 drivers
v0x55f73ea1bd50_0 .net "alui_instr", 0 0, L_0x55f73ea31380;  1 drivers
v0x55f73ea1be10_0 .net "b_flag", 0 0, v0x55f73ea11f20_0;  1 drivers
v0x55f73ea1beb0_0 .net "b_imm", 17 0, L_0x55f73ea39810;  1 drivers
v0x55f73ea1bf70_0 .net "b_offset", 31 0, L_0x55f73ea39dc0;  1 drivers
v0x55f73ea1c050_0 .net "clk", 0 0, v0x55f73ea1f0c0_0;  1 drivers
v0x55f73ea1c0f0_0 .net "clk_enable", 0 0, v0x55f73ea1f160_0;  1 drivers
v0x55f73ea1c190_0 .var "cpu_active", 0 0;
v0x55f73ea1c230_0 .net "curr_addr", 31 0, v0x55f73ea13480_0;  1 drivers
v0x55f73ea1c320_0 .net "curr_addr_p4", 31 0, L_0x55f73ea38f90;  1 drivers
v0x55f73ea1c3e0_0 .net "data_address", 31 0, L_0x55f73ea37cd0;  alias, 1 drivers
v0x55f73ea1c4c0_0 .net "data_read", 0 0, L_0x55f73ea35850;  alias, 1 drivers
v0x55f73ea1c580_0 .net "data_readdata", 31 0, v0x55f73ea1f3e0_0;  1 drivers
v0x55f73ea1c660_0 .net "data_write", 0 0, L_0x55f73ea35670;  alias, 1 drivers
v0x55f73ea1c720_0 .net "data_writedata", 31 0, L_0x55f73ea379c0;  alias, 1 drivers
v0x55f73ea1c800_0 .net "funct_code", 5 0, L_0x55f73ea30680;  1 drivers
v0x55f73ea1c8e0_0 .net "hi_out", 31 0, v0x55f73ea13b70_0;  1 drivers
v0x55f73ea1c9d0_0 .net "hl_reg_enable", 0 0, L_0x55f73ea38d40;  1 drivers
v0x55f73ea1ca70_0 .net "instr_address", 31 0, L_0x55f73ea39030;  alias, 1 drivers
v0x55f73ea1cb30_0 .net "instr_opcode", 5 0, L_0x55f73ea305e0;  1 drivers
v0x55f73ea1cc10_0 .net "instr_readdata", 31 0, v0x55f73ea1f7b0_0;  1 drivers
v0x55f73ea1ccd0_0 .net "j_imm", 0 0, L_0x55f73ea339b0;  1 drivers
v0x55f73ea1cd70_0 .net "j_reg", 0 0, L_0x55f73ea34100;  1 drivers
v0x55f73ea1ce30_0 .net "l_type", 0 0, L_0x55f73ea31710;  1 drivers
v0x55f73ea1cef0_0 .net "link_const", 0 0, L_0x55f73ea32a70;  1 drivers
v0x55f73ea1cfb0_0 .net "link_reg", 0 0, L_0x55f73ea33200;  1 drivers
v0x55f73ea1d070_0 .net "lo_out", 31 0, v0x55f73ea143c0_0;  1 drivers
v0x55f73ea1d160_0 .net "lw", 0 0, L_0x55f73ea309f0;  1 drivers
v0x55f73ea1d200_0 .net "mem_read", 0 0, L_0x55f73e9f42b0;  1 drivers
v0x55f73ea1d2c0_0 .net "mem_to_reg", 0 0, L_0x55f73e9f6950;  1 drivers
v0x55f73ea1db90_0 .net "mem_write", 0 0, L_0x55f73ea31d70;  1 drivers
v0x55f73ea1dc50_0 .net "memaddroffset", 31 0, v0x55f73ea123f0_0;  1 drivers
v0x55f73ea1dd40_0 .net "mfhi", 0 0, L_0x55f73ea35080;  1 drivers
v0x55f73ea1dde0_0 .net "mflo", 0 0, L_0x55f73ea355b0;  1 drivers
v0x55f73ea1dea0_0 .net "movefrom", 0 0, L_0x55f73e9ab850;  1 drivers
v0x55f73ea1df60_0 .net "muldiv", 0 0, L_0x55f73ea34ed0;  1 drivers
v0x55f73ea1e020_0 .var "next_instr_addr", 31 0;
v0x55f73ea1e110_0 .net "pc_enable", 0 0, L_0x55f73ea3a280;  1 drivers
v0x55f73ea1e1e0_0 .net "r_format", 0 0, L_0x55f73ea30850;  1 drivers
v0x55f73ea1e280_0 .net "reg_a_read_data", 31 0, L_0x55f73ea367d0;  1 drivers
v0x55f73ea1e350_0 .net "reg_a_read_index", 4 0, L_0x55f73ea35a20;  1 drivers
v0x55f73ea1e420_0 .net "reg_b_read_data", 31 0, L_0x55f73ea37840;  1 drivers
v0x55f73ea1e4f0_0 .net "reg_b_read_index", 4 0, L_0x55f73ea35c80;  1 drivers
v0x55f73ea1e5c0_0 .net "reg_dst", 0 0, L_0x55f73e9f2c20;  1 drivers
v0x55f73ea1e660_0 .net "reg_write", 0 0, L_0x55f73ea31cb0;  1 drivers
v0x55f73ea1e720_0 .net "reg_write_data", 31 0, L_0x55f73ea37040;  1 drivers
v0x55f73ea1e810_0 .net "reg_write_enable", 0 0, L_0x55f73ea364e0;  1 drivers
v0x55f73ea1e8e0_0 .net "reg_write_index", 4 0, L_0x55f73ea36350;  1 drivers
v0x55f73ea1e9b0_0 .net "register_v0", 31 0, L_0x55f73ea37950;  alias, 1 drivers
v0x55f73ea1ea80_0 .net "reset", 0 0, v0x55f73ea1f940_0;  1 drivers
v0x55f73ea1ebb0_0 .net "result", 31 0, v0x55f73ea12850_0;  1 drivers
v0x55f73ea1ec80_0 .net "result_hi", 31 0, v0x55f73ea12150_0;  1 drivers
v0x55f73ea1ed20_0 .net "result_lo", 31 0, v0x55f73ea12310_0;  1 drivers
v0x55f73ea1edc0_0 .net "sw", 0 0, L_0x55f73ea30b30;  1 drivers
E_0x55f73e94a5d0/0 .event anyedge, v0x55f73ea11f20_0, v0x55f73ea1c320_0, v0x55f73ea1bf70_0, v0x55f73ea1ccd0_0;
E_0x55f73e94a5d0/1 .event anyedge, v0x55f73ea12230_0, v0x55f73ea1cd70_0, v0x55f73ea152c0_0;
E_0x55f73e94a5d0 .event/or E_0x55f73e94a5d0/0, E_0x55f73e94a5d0/1;
L_0x55f73ea305e0 .part v0x55f73ea1f7b0_0, 26, 6;
L_0x55f73ea30680 .part v0x55f73ea1f7b0_0, 0, 6;
L_0x55f73ea30720 .concat [ 6 26 0 0], L_0x55f73ea305e0, L_0x7f765902d060;
L_0x55f73ea30850 .cmp/eq 32, L_0x55f73ea30720, L_0x7f765902d0a8;
L_0x55f73ea309f0 .cmp/eq 6, L_0x55f73ea305e0, L_0x7f765902d0f0;
L_0x55f73ea30b30 .cmp/eq 6, L_0x55f73ea305e0, L_0x7f765902d138;
L_0x55f73ea30c10 .concat [ 6 26 0 0], L_0x55f73ea305e0, L_0x7f765902d180;
L_0x55f73ea30d00 .cmp/eq 32, L_0x55f73ea30c10, L_0x7f765902d1c8;
L_0x55f73ea30ec0 .concat [ 6 26 0 0], L_0x55f73ea305e0, L_0x7f765902d210;
L_0x55f73ea31040 .cmp/eq 32, L_0x55f73ea30ec0, L_0x7f765902d258;
L_0x55f73ea312e0 .part L_0x55f73ea305e0, 3, 3;
L_0x55f73ea31380 .cmp/eq 3, L_0x55f73ea312e0, L_0x7f765902d2a0;
L_0x55f73ea31560 .part L_0x55f73ea305e0, 3, 3;
L_0x55f73ea31710 .cmp/eq 3, L_0x55f73ea31560, L_0x7f765902d2e8;
L_0x55f73ea31900 .reduce/nor L_0x55f73ea34ed0;
L_0x55f73ea31e90 .concat [ 6 26 0 0], L_0x55f73ea305e0, L_0x7f765902d330;
L_0x55f73ea31fc0 .cmp/eq 32, L_0x55f73ea31e90, L_0x7f765902d378;
L_0x55f73ea32130 .concat [ 6 26 0 0], L_0x55f73ea305e0, L_0x7f765902d3c0;
L_0x55f73ea322c0 .cmp/eq 32, L_0x55f73ea32130, L_0x7f765902d408;
L_0x55f73ea32430 .part v0x55f73ea1f7b0_0, 20, 1;
L_0x55f73ea321d0 .concat [ 1 31 0 0], L_0x55f73ea32430, L_0x7f765902d450;
L_0x55f73ea32730 .cmp/eq 32, L_0x55f73ea321d0, L_0x7f765902d498;
L_0x55f73ea32c40 .concat [ 6 26 0 0], L_0x55f73ea305e0, L_0x7f765902d4e0;
L_0x55f73ea32d30 .cmp/eq 32, L_0x55f73ea32c40, L_0x7f765902d528;
L_0x55f73ea32f40 .part v0x55f73ea1f7b0_0, 0, 6;
L_0x55f73ea32fe0 .cmp/eq 6, L_0x55f73ea32f40, L_0x7f765902d570;
L_0x55f73ea33360 .concat [ 6 26 0 0], L_0x55f73ea305e0, L_0x7f765902d5b8;
L_0x55f73ea33450 .cmp/eq 32, L_0x55f73ea33360, L_0x7f765902d600;
L_0x55f73ea33680 .concat [ 6 26 0 0], L_0x55f73ea305e0, L_0x7f765902d648;
L_0x55f73ea33770 .cmp/eq 32, L_0x55f73ea33680, L_0x7f765902d690;
L_0x55f73ea33b40 .concat [ 6 26 0 0], L_0x55f73ea305e0, L_0x7f765902d6d8;
L_0x55f73ea33c30 .cmp/eq 32, L_0x55f73ea33b40, L_0x7f765902d720;
L_0x55f73ea33e80 .part v0x55f73ea1f7b0_0, 0, 6;
L_0x55f73ea33f20 .cmp/eq 6, L_0x55f73ea33e80, L_0x7f765902d768;
L_0x55f73ea34180 .part v0x55f73ea1f7b0_0, 0, 6;
L_0x55f73ea34220 .cmp/eq 6, L_0x55f73ea34180, L_0x7f765902d7b0;
L_0x55f73ea345c0 .part L_0x55f73ea30680, 3, 2;
L_0x55f73ea346b0 .cmp/eq 2, L_0x55f73ea345c0, L_0x7f765902d7f8;
L_0x55f73ea34930 .cmp/eq 6, L_0x55f73ea30680, L_0x7f765902d840;
L_0x55f73ea34b30 .cmp/eq 6, L_0x55f73ea30680, L_0x7f765902d888;
L_0x55f73ea34f90 .cmp/eq 6, L_0x55f73ea30680, L_0x7f765902d8d0;
L_0x55f73ea34e30 .cmp/eq 6, L_0x55f73ea30680, L_0x7f765902d918;
L_0x55f73ea35670 .functor MUXZ 1, L_0x7f765902d960, L_0x55f73ea31d70, L_0x55f73ea3a100, C4<>;
L_0x55f73ea35a20 .part v0x55f73ea1f7b0_0, 21, 5;
L_0x55f73ea35c80 .part v0x55f73ea1f7b0_0, 16, 5;
L_0x55f73ea35d70 .part v0x55f73ea1f7b0_0, 11, 5;
L_0x55f73ea35f90 .part v0x55f73ea1f7b0_0, 16, 5;
L_0x55f73ea36030 .functor MUXZ 5, L_0x55f73ea35f90, L_0x55f73ea35d70, L_0x55f73e9f2c20, C4<>;
L_0x55f73ea36350 .functor MUXZ 5, L_0x55f73ea36030, L_0x7f765902d9a8, L_0x55f73ea32a70, C4<>;
L_0x55f73ea36730 .arith/sum 32, L_0x55f73ea38f90, L_0x7f765902d9f0;
L_0x55f73ea369e0 .functor MUXZ 32, v0x55f73ea12850_0, v0x55f73ea1f3e0_0, L_0x55f73e9f6950, C4<>;
L_0x55f73ea36b70 .functor MUXZ 32, L_0x55f73ea369e0, v0x55f73ea143c0_0, L_0x55f73ea355b0, C4<>;
L_0x55f73ea36eb0 .functor MUXZ 32, L_0x55f73ea36b70, v0x55f73ea13b70_0, L_0x55f73ea35080, C4<>;
L_0x55f73ea37040 .functor MUXZ 32, L_0x55f73ea36eb0, L_0x55f73ea36730, L_0x55f73ea365f0, C4<>;
L_0x55f73ea38f90 .arith/sum 32, v0x55f73ea13480_0, L_0x7f765902db10;
L_0x55f73ea39190 .part v0x55f73ea1f7b0_0, 0, 16;
L_0x55f73ea39400 .concat [ 16 2 0 0], L_0x55f73ea39190, L_0x7f765902db58;
L_0x55f73ea39540 .part L_0x55f73ea39400, 0, 16;
L_0x55f73ea39810 .concat [ 2 16 0 0], L_0x7f765902dba0, L_0x55f73ea39540;
L_0x55f73ea39950 .part L_0x55f73ea39810, 17, 1;
L_0x55f73ea39c30 .functor MUXZ 14, L_0x7f765902dc30, L_0x7f765902dbe8, L_0x55f73ea39950, C4<>;
L_0x55f73ea39dc0 .concat [ 18 14 0 0], L_0x55f73ea39810, L_0x55f73ea39c30;
S_0x55f73ea115e0 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x55f73ea112c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55f73ea118b0_0 .net *"_ivl_10", 15 0, L_0x55f73ea38690;  1 drivers
L_0x7f765902dac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f73ea119b0_0 .net/2u *"_ivl_14", 15 0, L_0x7f765902dac8;  1 drivers
v0x55f73ea11a90_0 .net *"_ivl_17", 15 0, L_0x55f73ea38900;  1 drivers
v0x55f73ea11b50_0 .net *"_ivl_5", 0 0, L_0x55f73ea37f70;  1 drivers
v0x55f73ea11c30_0 .net *"_ivl_6", 15 0, L_0x55f73ea38010;  1 drivers
v0x55f73ea11d60_0 .net *"_ivl_9", 15 0, L_0x55f73ea383e0;  1 drivers
v0x55f73ea11e40_0 .net "addr_rt", 4 0, L_0x55f73ea38c30;  1 drivers
v0x55f73ea11f20_0 .var "b_flag", 0 0;
v0x55f73ea11fe0_0 .net "funct", 5 0, L_0x55f73ea37ed0;  1 drivers
v0x55f73ea12150_0 .var "hi", 31 0;
v0x55f73ea12230_0 .net "instructionword", 31 0, v0x55f73ea1f7b0_0;  alias, 1 drivers
v0x55f73ea12310_0 .var "lo", 31 0;
v0x55f73ea123f0_0 .var "memaddroffset", 31 0;
v0x55f73ea124d0_0 .var "multresult", 63 0;
v0x55f73ea125b0_0 .net "op1", 31 0, L_0x55f73ea37a80;  alias, 1 drivers
v0x55f73ea12690_0 .net "op2", 31 0, L_0x55f73ea37bd0;  alias, 1 drivers
v0x55f73ea12770_0 .net "opcode", 5 0, L_0x55f73ea37e30;  1 drivers
v0x55f73ea12850_0 .var "result", 31 0;
v0x55f73ea12930_0 .net "shamt", 4 0, L_0x55f73ea38b30;  1 drivers
v0x55f73ea12a10_0 .net/s "sign_op1", 31 0, L_0x55f73ea37a80;  alias, 1 drivers
v0x55f73ea12ad0_0 .net/s "sign_op2", 31 0, L_0x55f73ea37bd0;  alias, 1 drivers
v0x55f73ea12ba0_0 .net "simmediatedata", 31 0, L_0x55f73ea38770;  1 drivers
v0x55f73ea12c60_0 .net "simmediatedatas", 31 0, L_0x55f73ea38770;  alias, 1 drivers
v0x55f73ea12d50_0 .net "uimmediatedata", 31 0, L_0x55f73ea389f0;  1 drivers
v0x55f73ea12e10_0 .net "unsign_op1", 31 0, L_0x55f73ea37a80;  alias, 1 drivers
v0x55f73ea12ed0_0 .net "unsign_op2", 31 0, L_0x55f73ea37bd0;  alias, 1 drivers
v0x55f73ea12fe0_0 .var "unsigned_result", 31 0;
E_0x55f73e91c730/0 .event anyedge, v0x55f73ea12770_0, v0x55f73ea11fe0_0, v0x55f73ea12690_0, v0x55f73ea12930_0;
E_0x55f73e91c730/1 .event anyedge, v0x55f73ea125b0_0, v0x55f73ea124d0_0, v0x55f73ea11e40_0, v0x55f73ea12ba0_0;
E_0x55f73e91c730/2 .event anyedge, v0x55f73ea12d50_0, v0x55f73ea12fe0_0;
E_0x55f73e91c730 .event/or E_0x55f73e91c730/0, E_0x55f73e91c730/1, E_0x55f73e91c730/2;
L_0x55f73ea37e30 .part v0x55f73ea1f7b0_0, 26, 6;
L_0x55f73ea37ed0 .part v0x55f73ea1f7b0_0, 0, 6;
L_0x55f73ea37f70 .part v0x55f73ea1f7b0_0, 15, 1;
LS_0x55f73ea38010_0_0 .concat [ 1 1 1 1], L_0x55f73ea37f70, L_0x55f73ea37f70, L_0x55f73ea37f70, L_0x55f73ea37f70;
LS_0x55f73ea38010_0_4 .concat [ 1 1 1 1], L_0x55f73ea37f70, L_0x55f73ea37f70, L_0x55f73ea37f70, L_0x55f73ea37f70;
LS_0x55f73ea38010_0_8 .concat [ 1 1 1 1], L_0x55f73ea37f70, L_0x55f73ea37f70, L_0x55f73ea37f70, L_0x55f73ea37f70;
LS_0x55f73ea38010_0_12 .concat [ 1 1 1 1], L_0x55f73ea37f70, L_0x55f73ea37f70, L_0x55f73ea37f70, L_0x55f73ea37f70;
L_0x55f73ea38010 .concat [ 4 4 4 4], LS_0x55f73ea38010_0_0, LS_0x55f73ea38010_0_4, LS_0x55f73ea38010_0_8, LS_0x55f73ea38010_0_12;
L_0x55f73ea383e0 .part v0x55f73ea1f7b0_0, 0, 16;
L_0x55f73ea38690 .concat [ 16 0 0 0], L_0x55f73ea383e0;
L_0x55f73ea38770 .concat [ 16 16 0 0], L_0x55f73ea38690, L_0x55f73ea38010;
L_0x55f73ea38900 .part v0x55f73ea1f7b0_0, 0, 16;
L_0x55f73ea389f0 .concat [ 16 16 0 0], L_0x55f73ea38900, L_0x7f765902dac8;
L_0x55f73ea38b30 .part v0x55f73ea1f7b0_0, 6, 5;
L_0x55f73ea38c30 .part v0x55f73ea1f7b0_0, 16, 5;
S_0x55f73ea13210 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x55f73ea112c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55f73ea133c0_0 .net "clk", 0 0, v0x55f73ea1f0c0_0;  alias, 1 drivers
v0x55f73ea13480_0 .var "curr_addr", 31 0;
v0x55f73ea13560_0 .net "enable", 0 0, L_0x55f73ea3a280;  alias, 1 drivers
v0x55f73ea13600_0 .net "next_addr", 31 0, v0x55f73ea1e020_0;  1 drivers
v0x55f73ea136e0_0 .net "reset", 0 0, v0x55f73ea1f940_0;  alias, 1 drivers
S_0x55f73ea13890 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x55f73ea112c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55f73ea13aa0_0 .net "clk", 0 0, v0x55f73ea1f0c0_0;  alias, 1 drivers
v0x55f73ea13b70_0 .var "data", 31 0;
v0x55f73ea13c30_0 .net "data_in", 31 0, v0x55f73ea12150_0;  alias, 1 drivers
v0x55f73ea13d30_0 .net "data_out", 31 0, v0x55f73ea13b70_0;  alias, 1 drivers
v0x55f73ea13df0_0 .net "enable", 0 0, L_0x55f73ea38d40;  alias, 1 drivers
v0x55f73ea13f00_0 .net "reset", 0 0, v0x55f73ea1f940_0;  alias, 1 drivers
S_0x55f73ea14050 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x55f73ea112c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55f73ea142b0_0 .net "clk", 0 0, v0x55f73ea1f0c0_0;  alias, 1 drivers
v0x55f73ea143c0_0 .var "data", 31 0;
v0x55f73ea144a0_0 .net "data_in", 31 0, v0x55f73ea12310_0;  alias, 1 drivers
v0x55f73ea14570_0 .net "data_out", 31 0, v0x55f73ea143c0_0;  alias, 1 drivers
v0x55f73ea14630_0 .net "enable", 0 0, L_0x55f73ea38d40;  alias, 1 drivers
v0x55f73ea14720_0 .net "reset", 0 0, v0x55f73ea1f940_0;  alias, 1 drivers
S_0x55f73ea14890 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x55f73ea112c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55f73ea367d0 .functor BUFZ 32, L_0x55f73ea373e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f73ea37840 .functor BUFZ 32, L_0x55f73ea37660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f73ea15720_2 .array/port v0x55f73ea15720, 2;
L_0x55f73ea37950 .functor BUFZ 32, v0x55f73ea15720_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f73ea14bd0_0 .net *"_ivl_0", 31 0, L_0x55f73ea373e0;  1 drivers
v0x55f73ea14cd0_0 .net *"_ivl_10", 6 0, L_0x55f73ea37700;  1 drivers
L_0x7f765902da80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f73ea14db0_0 .net *"_ivl_13", 1 0, L_0x7f765902da80;  1 drivers
v0x55f73ea14e70_0 .net *"_ivl_2", 6 0, L_0x55f73ea37480;  1 drivers
L_0x7f765902da38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f73ea14f50_0 .net *"_ivl_5", 1 0, L_0x7f765902da38;  1 drivers
v0x55f73ea15080_0 .net *"_ivl_8", 31 0, L_0x55f73ea37660;  1 drivers
v0x55f73ea15160_0 .net "r_clk", 0 0, v0x55f73ea1f0c0_0;  alias, 1 drivers
v0x55f73ea15200_0 .net "r_clk_enable", 0 0, v0x55f73ea1f160_0;  alias, 1 drivers
v0x55f73ea152c0_0 .net "read_data1", 31 0, L_0x55f73ea367d0;  alias, 1 drivers
v0x55f73ea153a0_0 .net "read_data2", 31 0, L_0x55f73ea37840;  alias, 1 drivers
v0x55f73ea15480_0 .net "read_reg1", 4 0, L_0x55f73ea35a20;  alias, 1 drivers
v0x55f73ea15560_0 .net "read_reg2", 4 0, L_0x55f73ea35c80;  alias, 1 drivers
v0x55f73ea15640_0 .net "register_v0", 31 0, L_0x55f73ea37950;  alias, 1 drivers
v0x55f73ea15720 .array "registers", 0 31, 31 0;
v0x55f73ea15cf0_0 .net "reset", 0 0, v0x55f73ea1f940_0;  alias, 1 drivers
v0x55f73ea15d90_0 .net "write_control", 0 0, L_0x55f73ea364e0;  alias, 1 drivers
v0x55f73ea15e50_0 .net "write_data", 31 0, L_0x55f73ea37040;  alias, 1 drivers
v0x55f73ea16040_0 .net "write_reg", 4 0, L_0x55f73ea36350;  alias, 1 drivers
L_0x55f73ea373e0 .array/port v0x55f73ea15720, L_0x55f73ea37480;
L_0x55f73ea37480 .concat [ 5 2 0 0], L_0x55f73ea35a20, L_0x7f765902da38;
L_0x55f73ea37660 .array/port v0x55f73ea15720, L_0x55f73ea37700;
L_0x55f73ea37700 .concat [ 5 2 0 0], L_0x55f73ea35c80, L_0x7f765902da80;
    .scope S_0x55f73e9d8bb0;
T_0 ;
    %wait E_0x55f73e94b680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
    %load/vec4 v0x55f73ea0ec20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x55f73ea0e520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x55f73ea0ef80_0;
    %ix/getv 4, v0x55f73ea0ede0_0;
    %shiftl 4;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x55f73ea0ef80_0;
    %ix/getv 4, v0x55f73ea0ede0_0;
    %shiftr 4;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x55f73ea0ef80_0;
    %ix/getv 4, v0x55f73ea0ede0_0;
    %shiftr/s 4;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x55f73ea0ef80_0;
    %load/vec4 v0x55f73ea0f260_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x55f73ea0ef80_0;
    %load/vec4 v0x55f73ea0f260_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x55f73ea0ef80_0;
    %load/vec4 v0x55f73ea0f260_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %pad/s 64;
    %load/vec4 v0x55f73ea0ef80_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55f73ea0e980_0, 0, 64;
    %load/vec4 v0x55f73ea0e980_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f73ea0e600_0, 0, 32;
    %load/vec4 v0x55f73ea0e980_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f73ea0e7c0_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x55f73ea0f260_0;
    %pad/u 64;
    %load/vec4 v0x55f73ea0f320_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55f73ea0e980_0, 0, 64;
    %load/vec4 v0x55f73ea0e980_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f73ea0e600_0, 0, 32;
    %load/vec4 v0x55f73ea0e980_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f73ea0e7c0_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0ef80_0;
    %mod/s;
    %store/vec4 v0x55f73ea0e600_0, 0, 32;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0ef80_0;
    %div/s;
    %store/vec4 v0x55f73ea0e7c0_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f320_0;
    %mod;
    %store/vec4 v0x55f73ea0e600_0, 0, 32;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f320_0;
    %div;
    %store/vec4 v0x55f73ea0e7c0_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x55f73ea0ea60_0;
    %store/vec4 v0x55f73ea0e600_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x55f73ea0ea60_0;
    %store/vec4 v0x55f73ea0e7c0_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0ef80_0;
    %add;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f320_0;
    %add;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f320_0;
    %sub;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f320_0;
    %and;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f320_0;
    %or;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f320_0;
    %xor;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f320_0;
    %or;
    %inv;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0ef80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f320_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x55f73ea0e380_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0ef80_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0eb40_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea0e460_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0f020_0;
    %add;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f020_0;
    %add;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0f020_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f0e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f1a0_0;
    %and;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f1a0_0;
    %or;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x55f73ea0f260_0;
    %load/vec4 v0x55f73ea0f1a0_0;
    %xor;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x55f73ea0f1a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f73ea0f430_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0f020_0;
    %add;
    %store/vec4 v0x55f73ea0e8a0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0f020_0;
    %add;
    %store/vec4 v0x55f73ea0e8a0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0f020_0;
    %add;
    %store/vec4 v0x55f73ea0e8a0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0f020_0;
    %add;
    %store/vec4 v0x55f73ea0e8a0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0f020_0;
    %add;
    %store/vec4 v0x55f73ea0e8a0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0f020_0;
    %add;
    %store/vec4 v0x55f73ea0e8a0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0f020_0;
    %add;
    %store/vec4 v0x55f73ea0e8a0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x55f73ea0eec0_0;
    %load/vec4 v0x55f73ea0f020_0;
    %add;
    %store/vec4 v0x55f73ea0e8a0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55f73ea0f430_0;
    %store/vec4 v0x55f73ea0ed00_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f73e9eb3d0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55f73ea0fd10_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55f73ea0fee0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f73ea0ffa0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x55f73ea0f880_0, 0, 16;
    %load/vec4 v0x55f73ea0fd10_0;
    %load/vec4 v0x55f73ea0fee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea0ffa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea0f880_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f73ea0f940_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x55f73ea0f940_0 {0 0 0};
    %load/vec4 v0x55f73ea0f940_0;
    %store/vec4 v0x55f73ea0fa20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55f73ea0fbb0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x55f73ea0fc50_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x55f73ea0fdf0_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x55f73ea10080_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55f73ea0f720_0, 0, 6;
    %load/vec4 v0x55f73ea10080_0;
    %load/vec4 v0x55f73ea0f720_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f73ea0fa20_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f73ea0fee0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55f73ea0ffa0_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x55f73ea0fdf0_0 {0 0 0};
    %load/vec4 v0x55f73ea0fdf0_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x55f73ea0f7e0_0;
    %load/vec4 v0x55f73ea0fae0_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x55f73ea0f660_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55f73ea14890;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f73ea15720, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55f73ea14890;
T_3 ;
    %wait E_0x55f73e948990;
    %load/vec4 v0x55f73ea15cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f73ea15200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55f73ea15d90_0;
    %load/vec4 v0x55f73ea16040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55f73ea15e50_0;
    %load/vec4 v0x55f73ea16040_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f73ea15720, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f73ea115e0;
T_4 ;
    %wait E_0x55f73e91c730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
    %load/vec4 v0x55f73ea12770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x55f73ea11fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x55f73ea12ad0_0;
    %ix/getv 4, v0x55f73ea12930_0;
    %shiftl 4;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x55f73ea12ad0_0;
    %ix/getv 4, v0x55f73ea12930_0;
    %shiftr 4;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x55f73ea12ad0_0;
    %ix/getv 4, v0x55f73ea12930_0;
    %shiftr/s 4;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x55f73ea12ad0_0;
    %load/vec4 v0x55f73ea12e10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x55f73ea12ad0_0;
    %load/vec4 v0x55f73ea12e10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x55f73ea12ad0_0;
    %load/vec4 v0x55f73ea12e10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x55f73ea12a10_0;
    %pad/s 64;
    %load/vec4 v0x55f73ea12ad0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55f73ea124d0_0, 0, 64;
    %load/vec4 v0x55f73ea124d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f73ea12150_0, 0, 32;
    %load/vec4 v0x55f73ea124d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f73ea12310_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x55f73ea12e10_0;
    %pad/u 64;
    %load/vec4 v0x55f73ea12ed0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55f73ea124d0_0, 0, 64;
    %load/vec4 v0x55f73ea124d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f73ea12150_0, 0, 32;
    %load/vec4 v0x55f73ea124d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f73ea12310_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ad0_0;
    %mod/s;
    %store/vec4 v0x55f73ea12150_0, 0, 32;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ad0_0;
    %div/s;
    %store/vec4 v0x55f73ea12310_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12ed0_0;
    %mod;
    %store/vec4 v0x55f73ea12150_0, 0, 32;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12ed0_0;
    %div;
    %store/vec4 v0x55f73ea12310_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x55f73ea125b0_0;
    %store/vec4 v0x55f73ea12150_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x55f73ea125b0_0;
    %store/vec4 v0x55f73ea12310_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ad0_0;
    %add;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12ed0_0;
    %add;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12ed0_0;
    %sub;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12ed0_0;
    %and;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12ed0_0;
    %or;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12ed0_0;
    %xor;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12ed0_0;
    %or;
    %inv;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ad0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12ed0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x55f73ea11e40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x55f73ea12a10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x55f73ea12a10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x55f73ea12a10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x55f73ea12a10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ad0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12690_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x55f73ea12a10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x55f73ea12a10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea11f20_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %add;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %add;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12c60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12d50_0;
    %and;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12d50_0;
    %or;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x55f73ea12e10_0;
    %load/vec4 v0x55f73ea12d50_0;
    %xor;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55f73ea12d50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f73ea12fe0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %add;
    %store/vec4 v0x55f73ea123f0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %add;
    %store/vec4 v0x55f73ea123f0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %add;
    %store/vec4 v0x55f73ea123f0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %add;
    %store/vec4 v0x55f73ea123f0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %add;
    %store/vec4 v0x55f73ea123f0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %add;
    %store/vec4 v0x55f73ea123f0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %add;
    %store/vec4 v0x55f73ea123f0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x55f73ea12a10_0;
    %load/vec4 v0x55f73ea12ba0_0;
    %add;
    %store/vec4 v0x55f73ea123f0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55f73ea12fe0_0;
    %store/vec4 v0x55f73ea12850_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f73ea14050;
T_5 ;
    %wait E_0x55f73e948990;
    %load/vec4 v0x55f73ea14720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f73ea143c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f73ea14630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55f73ea144a0_0;
    %assign/vec4 v0x55f73ea143c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f73ea13890;
T_6 ;
    %wait E_0x55f73e948990;
    %load/vec4 v0x55f73ea13f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f73ea13b70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f73ea13df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55f73ea13c30_0;
    %assign/vec4 v0x55f73ea13b70_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f73ea13210;
T_7 ;
    %wait E_0x55f73e948990;
    %load/vec4 v0x55f73ea136e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55f73ea13480_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f73ea13560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55f73ea13600_0;
    %assign/vec4 v0x55f73ea13480_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f73ea112c0;
T_8 ;
    %wait E_0x55f73e948990;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x55f73ea1ea80_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55f73ea1cc10_0, v0x55f73ea1bb10_0, v0x55f73ea1e660_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55f73ea1e350_0, v0x55f73ea1e4f0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55f73ea1e280_0, v0x55f73ea1e420_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55f73ea1e720_0, v0x55f73ea1ebb0_0, v0x55f73ea1e8e0_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55f73ea1df60_0, v0x55f73ea1ed20_0, v0x55f73ea1ec80_0, v0x55f73ea1d070_0, v0x55f73ea1c8e0_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h", v0x55f73ea1c230_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f73ea112c0;
T_9 ;
    %wait E_0x55f73e94a5d0;
    %load/vec4 v0x55f73ea1be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55f73ea1c320_0;
    %load/vec4 v0x55f73ea1bf70_0;
    %add;
    %store/vec4 v0x55f73ea1e020_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f73ea1ccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55f73ea1c320_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55f73ea1cc10_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55f73ea1e020_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55f73ea1cd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55f73ea1e280_0;
    %store/vec4 v0x55f73ea1e020_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55f73ea1c320_0;
    %store/vec4 v0x55f73ea1e020_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f73ea112c0;
T_10 ;
    %wait E_0x55f73e948990;
    %load/vec4 v0x55f73ea1ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea1c190_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f73ea1c230_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55f73ea1c190_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f73e9d8780;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea1f0c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55f73ea1f0c0_0;
    %inv;
    %store/vec4 v0x55f73ea1f0c0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55f73e9d8780;
T_12 ;
    %fork t_1, S_0x55f73e9eb000;
    %jmp t_0;
    .scope S_0x55f73e9eb000;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea1f940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f73ea1f160_0, 0, 1;
    %wait E_0x55f73e948990;
    %delay 2, 0;
    %wait E_0x55f73e948990;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f73ea1f940_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55f73ea10f90_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55f73ea11070_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55f73ea11150_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f73ea10d80_0, 0, 16;
    %load/vec4 v0x55f73ea10f90_0;
    %load/vec4 v0x55f73ea11070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea11150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea10d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f73ea10eb0_0, 0, 32;
    %load/vec4 v0x55f73ea10eb0_0;
    %store/vec4 v0x55f73ea1f7b0_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x55f73ea10be0_0, 0, 32;
    %load/vec4 v0x55f73ea1f650_0;
    %load/vec4 v0x55f73ea10be0_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 7 85 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55f73ea10be0_0, v0x55f73ea1f650_0 {0 0 0};
T_12.1 ;
    %wait E_0x55f73e948990;
    %delay 2, 0;
    %load/vec4 v0x55f73ea10be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f73ea10be0_0, 0, 32;
    %load/vec4 v0x55f73ea1f650_0;
    %load/vec4 v0x55f73ea10be0_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 90 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55f73ea10be0_0, v0x55f73ea1f650_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f73ea10ca0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55f73ea1f3e0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55f73ea10f90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f73ea11070_0, 0, 5;
    %load/vec4 v0x55f73ea10ca0_0;
    %store/vec4 v0x55f73ea11150_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f73ea10d80_0, 0, 16;
    %load/vec4 v0x55f73ea10f90_0;
    %load/vec4 v0x55f73ea11070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea11150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea10d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f73ea10eb0_0, 0, 32;
    %load/vec4 v0x55f73ea10eb0_0;
    %store/vec4 v0x55f73ea1f7b0_0, 0, 32;
    %wait E_0x55f73e948990;
    %delay 2, 0;
    %load/vec4 v0x55f73ea1f4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 7 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x55f73ea1f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 7 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x55f73ea10be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f73ea10be0_0, 0, 32;
    %load/vec4 v0x55f73ea1f650_0;
    %load/vec4 v0x55f73ea10be0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 110 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55f73ea10be0_0, v0x55f73ea1f650_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x55f73ea10ca0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f73ea10ca0_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55f73ea10ca0_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.13, 5;
    %jmp/1 T_12.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x55f73ea10f90_0, 0, 6;
    %load/vec4 v0x55f73ea10ca0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55f73ea11070_0, 0, 5;
    %load/vec4 v0x55f73ea10ca0_0;
    %store/vec4 v0x55f73ea11150_0, 0, 5;
    %load/vec4 v0x55f73ea10ca0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x55f73ea10d80_0, 0, 16;
    %load/vec4 v0x55f73ea10f90_0;
    %load/vec4 v0x55f73ea11070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea11150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea10d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f73ea10eb0_0, 0, 32;
    %load/vec4 v0x55f73ea10eb0_0;
    %store/vec4 v0x55f73ea1f7b0_0, 0, 32;
    %wait E_0x55f73e948990;
    %delay 2, 0;
    %load/vec4 v0x55f73ea10d80_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f73ea10a00_0, 0, 18;
    %load/vec4 v0x55f73ea10a00_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.14, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.15, 8;
T_12.14 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.15, 8;
 ; End of false expr.
    %blend;
T_12.15;
    %load/vec4 v0x55f73ea10a00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f73ea10b00_0, 0, 32;
    %load/vec4 v0x55f73ea10be0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55f73ea10b00_0;
    %add;
    %store/vec4 v0x55f73ea10be0_0, 0, 32;
    %load/vec4 v0x55f73ea1f650_0;
    %load/vec4 v0x55f73ea10be0_0;
    %cmp/e;
    %jmp/0xz  T_12.16, 4;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 7 132 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55f73ea10be0_0, v0x55f73ea1f650_0 {0 0 0};
T_12.17 ;
    %load/vec4 v0x55f73ea10ca0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f73ea10ca0_0, 0, 5;
    %jmp T_12.12;
T_12.13 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f73ea10ca0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55f73ea1f3e0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.19, 5;
    %jmp/1 T_12.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55f73ea10f90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f73ea11070_0, 0, 5;
    %load/vec4 v0x55f73ea10ca0_0;
    %store/vec4 v0x55f73ea11150_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f73ea10d80_0, 0, 16;
    %load/vec4 v0x55f73ea10f90_0;
    %load/vec4 v0x55f73ea11070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea11150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea10d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f73ea10eb0_0, 0, 32;
    %load/vec4 v0x55f73ea10eb0_0;
    %store/vec4 v0x55f73ea1f7b0_0, 0, 32;
    %wait E_0x55f73e948990;
    %delay 2, 0;
    %load/vec4 v0x55f73ea1f4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 7 152 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.21 ;
    %load/vec4 v0x55f73ea1f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %jmp T_12.23;
T_12.22 ;
    %vpi_call/w 7 153 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.23 ;
    %load/vec4 v0x55f73ea10be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f73ea10be0_0, 0, 32;
    %load/vec4 v0x55f73ea1f650_0;
    %load/vec4 v0x55f73ea10be0_0;
    %cmp/e;
    %jmp/0xz  T_12.24, 4;
    %jmp T_12.25;
T_12.24 ;
    %vpi_call/w 7 155 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55f73ea10be0_0, v0x55f73ea1f650_0 {0 0 0};
T_12.25 ;
    %load/vec4 v0x55f73ea10ca0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f73ea10ca0_0, 0, 5;
    %load/vec4 v0x55f73ea1f3e0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55f73ea1f3e0_0, 0, 32;
    %jmp T_12.18;
T_12.19 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55f73ea10ca0_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.27, 5;
    %jmp/1 T_12.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x55f73ea10f90_0, 0, 6;
    %load/vec4 v0x55f73ea10ca0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55f73ea11070_0, 0, 5;
    %load/vec4 v0x55f73ea10ca0_0;
    %store/vec4 v0x55f73ea11150_0, 0, 5;
    %load/vec4 v0x55f73ea10ca0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x55f73ea10d80_0, 0, 16;
    %load/vec4 v0x55f73ea10f90_0;
    %load/vec4 v0x55f73ea11070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea11150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f73ea10d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f73ea10eb0_0, 0, 32;
    %load/vec4 v0x55f73ea10eb0_0;
    %store/vec4 v0x55f73ea1f7b0_0, 0, 32;
    %wait E_0x55f73e948990;
    %delay 2, 0;
    %load/vec4 v0x55f73ea10be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f73ea10be0_0, 0, 32;
    %load/vec4 v0x55f73ea1f650_0;
    %load/vec4 v0x55f73ea10be0_0;
    %cmp/e;
    %jmp/0xz  T_12.28, 4;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 7 175 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55f73ea10be0_0, v0x55f73ea1f650_0 {0 0 0};
T_12.29 ;
    %load/vec4 v0x55f73ea10ca0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f73ea10ca0_0, 0, 5;
    %jmp T_12.26;
T_12.27 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55f73e9d8780;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/beq_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
