var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[58.1939, 30.5865, 29.491, 31.3369, 23.559], "total":[541257, 1100746, 3673, 1357, 1478], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[466792, 928428, 3039, 1291, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[16956, 19160, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 5 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 5 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:54 (_ALoader_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":54}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"a.cl:55 (_XLoader_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":55}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"a.cl:56 (_XFeeder_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":56}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"a.cl:58 (_V_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.114655, 0.084823, 0.0393036, 0, 0], "total_kernel_resources":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_ALoader", "compute_units":1, "type":"function", "total_percent":[0.932366, 0.58283, 0.401476, 1.00674, 0.0347222], "total_kernel_resources":[6277, 14985, 118, 1.5, 230], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_i_k\' (a.cl:74)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:70)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":70}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"kernel_ALoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[24, 380, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[24, 346, 0, 0, 0]}, {"name":"a.cl:74", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":74}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:62", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":62}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:73", "type":"resource", "data":[119, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":73}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:74", "type":"resource", "data":[101, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":74}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 12, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[81, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:70", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":70}]]}, {"name":"a.cl:74", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":74}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[30, 42, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:74", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":74}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:91", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":91}]]}]}]}, {"name":"kernel_ALoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[223, 495, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[223, 495, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[137, 173, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:70", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":70}]]}, {"name":"a.cl:74", "type":"resource", "data":[12.5, 6.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":74}]]}, {"name":"a.cl:77", "type":"resource", "data":[31.5, 28.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":77}]]}, {"name":"a.cl:79", "type":"resource", "data":[13, 10, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":79}]]}, {"name":"a.cl:87", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":87}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1178, 2324, 0, 0, 117], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 4, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.fanout", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}]}, {"name":"a.cl:70", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":70}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:74", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":74}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:77", "type":"resource", "data":[17, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":77}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:79", "type":"resource", "data":[7.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":79}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[684, 2470, 29, 0, 26], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":82}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 29, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:83", "type":"resource", "data":[684, 2470, 29, 0, 26], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":83}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 29, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:84", "type":"resource", "data":[684, 2470, 29, 0, 26], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":84}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 29, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[684, 2470, 29, 0, 26], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":85}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 29, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:86", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":86}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":87}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_V", "compute_units":1, "type":"function", "total_percent":[6.02308, 3.41923, 2.85826, 2.67042, 1.11111], "total_kernel_resources":[42231, 106684, 313, 64, 1079], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_uA_s0_i\' (a.cl:199)\\n - \'_187\' (a.cl:202)\\n - \'_uA_s0_k\' (a.cl:203)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":199}], [{"filename":"a.cl", "line":202}], [{"filename":"a.cl", "line":203}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_uZ_shreg\' (a.cl:192)\\n - \'_206\' (a.cl:257)", "type":"resource", "data":[3912, 6704, 0, 0, 128], "debug":[[{"filename":"a.cl", "line":192}], [{"filename":"a.cl", "line":257}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 5 bits and depth 1"}, {"type":"text", "text":"64 registers of width 32 bits and depth 16"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 5 width by 1 depth,\\n64 regs, 32 width by 16 depth"}]}, {"name":"Private Variable: \\n - \'_V_channel_array\' (a.cl:190)", "type":"resource", "data":[720, 3344, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":190}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:199)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":199}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:203)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"kernel_V.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 163, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 129, 0, 0, 0]}, {"name":"a.cl:199", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":199}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:186", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":186}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:199", "type":"resource", "data":[101, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":199}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:301", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":301}]]}]}]}, {"name":"kernel_V.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[109, 506, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[109, 506, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[1451, 2256, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:190", "type":"resource", "data":[1214, 1815, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":190}]]}, {"name":"a.cl:199", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":199}]]}, {"name":"a.cl:203", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":203}]]}, {"name":"a.cl:275", "type":"resource", "data":[198, 297, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":275}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[64, 110, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.fanout", "type":"resource", "count":5, "data":[5, 5, 0, 0, 0]}]}, {"name":"a.cl:190", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":190}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:199", "type":"resource", "data":[12.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":199}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:203", "type":"resource", "data":[134.5, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":203}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2161, 10832, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2161, 10832, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[2774, 4341, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:190", "type":"resource", "data":[2233, 3520, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":190}]]}, {"name":"a.cl:199", "type":"resource", "data":[66.1667, 54.1667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":199}]]}, {"name":"a.cl:203", "type":"resource", "data":[74.8333, 126.833, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":203}]]}, {"name":"a.cl:275", "type":"resource", "data":[360, 576, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":275}]]}, {"name":"a.cl:282", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":282}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[2156, 4280, 0, 0, 214], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[18, 7, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"llvm.fpga.fanout", "type":"resource", "count":7, "data":[7, 7, 0, 0, 0]}]}, {"name":"a.cl:199", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":199}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:203", "type":"resource", "data":[12.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":203}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":282}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5, 4101, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 4101, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[2688, 13120, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:190", "type":"resource", "data":[1911, 9327.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":190}]]}, {"name":"a.cl:275", "type":"resource", "data":[777, 3792.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":275}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1034, 2056, 0, 0, 103], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[10, 10, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.fanout", "type":"resource", "count":10, "data":[10, 10, 0, 0, 0]}]}, {"name":"a.cl:190", "type":"resource", "data":[1456, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":190}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[1456, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:275", "type":"resource", "data":[592, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":275}]], "children":[{"name":"32-bit Select", "type":"resource", "count":37, "data":[592, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7932, 34962, 159, 0, 410], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7932, 34962, 159, 0, 410]}]}, {"name":"Feedback", "type":"resource", "data":[1364.01, 3138, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 5, 0, 0, 0]}, {"name":"a.cl:190", "type":"resource", "data":[561.5, 2231.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":190}]]}, {"name":"a.cl:192", "type":"resource", "data":[82.2859, 45.7143, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":192}]]}, {"name":"a.cl:199", "type":"resource", "data":[47.6667, 51.3333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":199}]]}, {"name":"a.cl:203", "type":"resource", "data":[29, 29.3333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":203}]]}, {"name":"a.cl:206", "type":"resource", "data":[10.3333, 38.3333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":206}]]}, {"name":"a.cl:213", "type":"resource", "data":[82.2859, 45.7143, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":213}]]}, {"name":"a.cl:220", "type":"resource", "data":[82.2859, 45.7143, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":220}]]}, {"name":"a.cl:224", "type":"resource", "data":[82.2859, 45.7143, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":224}]]}, {"name":"a.cl:257", "type":"resource", "data":[82.2859, 45.7143, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":257}]]}, {"name":"a.cl:268", "type":"resource", "data":[82.2859, 45.7143, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":268}]]}, {"name":"a.cl:275", "type":"resource", "data":[197.786, 467.214, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":275}]]}, {"name":"a.cl:282", "type":"resource", "data":[16, 41, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":282}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5214, 10378, 154, 0, 211], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[38, 34, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"llvm.fpga.fanout", "type":"resource", "count":34, "data":[34, 34, 0, 0, 0]}]}, {"name":"a.cl:190", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":190}]], "children":[{"name":"11-bit Select", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:192", "type":"resource", "data":[64.2857, 0.285714, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":192}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.285714, 0.285714, 0, 0, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":64, "data":[45.7143, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":128, "data":[18.2857, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:199", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":199}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.666667, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:203", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":203}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.666667, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:206", "type":"resource", "data":[36.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":206}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:208", "type":"resource", "data":[2.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":208}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:213", "type":"resource", "data":[64.2857, 0.285714, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":213}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.285714, 0.285714, 0, 0, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":64, "data":[45.7143, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":128, "data":[18.2857, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:220", "type":"resource", "data":[64.2857, 0.285714, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":220}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.285714, 0.285714, 0, 0, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":64, "data":[45.7143, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":128, "data":[18.2857, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:224", "type":"resource", "data":[64.2857, 0.285714, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":224}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.285714, 0.285714, 0, 0, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":64, "data":[45.7143, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":128, "data":[18.2857, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:230", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":230}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:231", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":231}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:254", "type":"resource", "data":[2048, 4096, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":254}]], "children":[{"name":"llvm.fpga.reg", "type":"resource", "count":128, "data":[2048, 4096, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:257", "type":"resource", "data":[64.2857, 0.285714, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":257}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.285714, 0.285714, 0, 0, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":64, "data":[45.7143, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":128, "data":[18.2857, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:258", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":258}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:260", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":260}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:261", "type":"resource", "data":[2048, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":261}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[2048, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:268", "type":"resource", "data":[64.2857, 0.285714, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":268}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.285714, 0.285714, 0, 0, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":64, "data":[45.7143, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":128, "data":[18.2857, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:274", "type":"resource", "data":[0, 0, 0, 32, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":274}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":64, "data":[0, 0, 0, 32, 0]}], "replace_name":"true"}, {"name":"a.cl:275", "type":"resource", "data":[64.2857, 0.285714, 0, 32, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":275}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.285714, 0.285714, 0, 0, 0]}, {"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":64, "data":[0, 0, 0, 32, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":64, "data":[45.7143, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":128, "data":[18.2857, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:278", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":278}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:283", "type":"resource", "data":[2048, 512, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":283}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[2048, 512, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:294", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":294}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_XFeeder", "compute_units":1, "type":"function", "total_percent":[0.0363749, 0.028185, 0.0114937, 0.0341268, 0], "total_kernel_resources":[346, 429, 4, 0, 9], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_XFeeder_cycle_temp\' (a.cl:145)\\n - \'_58\' (a.cl:180)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":145}], [{"filename":"a.cl", "line":180}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"a.cl:146 (_XFeeder_buffer__0_ibuffer)", "type":"resource", "data":[0, 0, 4, 0, 0], "debug":[[{"filename":"a.cl", "line":146}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"8192 bytes", "Implemented size":"8192 bytes", "Memory Usage":"4 RAMs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"2048 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 8192 bytes, implemented size 8192 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n8192B requested,\\n8192B implemented."}]}, {"name":"kernel_XFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:146", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":146}]]}, {"name":"a.cl:148", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":148}]]}]}]}, {"name":"kernel_XFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 169, 0, 0, 3], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 169, 0, 0, 3]}]}, {"name":"Feedback", "type":"resource", "data":[48, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:145", "type":"resource", "data":[39, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":145}]]}, {"name":"a.cl:148", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":148}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[78, 112, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:148", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":148}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:152", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":152}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:155", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":155}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:162", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":162}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"146"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"a.cl:165", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":165}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:175", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":175}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"146"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"a.cl:176", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":176}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_XLoader", "compute_units":1, "type":"function", "total_percent":[0.368176, 0.223337, 0.163752, 0.264483, 0], "total_kernel_resources":[3468, 6112, 31, 0, 35], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_22\' (a.cl:112)\\n - \'_26\' (a.cl:118)", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":112}], [{"filename":"a.cl", "line":118}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 bit"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_XLoader_s0_i\' (a.cl:102)\\n - \'_17\' (a.cl:105)\\n - \'_XLoader_s0_k\' (a.cl:106)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":102}], [{"filename":"a.cl", "line":105}], [{"filename":"a.cl", "line":106}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_XLoader_s0_i\' (a.cl:102)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":102}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_XLoader_s0_k\' (a.cl:106)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_XLoader_s0_kk\' (a.cl:108)", "type":"resource", "data":[16, 86, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":108}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width,\\n1 reg, 32 width"}]}, {"name":"kernel_XLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 131, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 64, 0, 0, 0]}, {"name":"a.cl:100", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":100}]]}, {"name":"a.cl:102", "type":"resource", "data":[0, 35, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":102}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:96", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":96}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:102", "type":"resource", "data":[66, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":102}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_XLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:137", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":137}]]}]}]}, {"name":"kernel_XLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[62, 324, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[62, 324, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[161, 137, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:102", "type":"resource", "data":[146.833, 133.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":102}]]}, {"name":"a.cl:105", "type":"resource", "data":[3.5, 3.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":105}]]}, {"name":"a.cl:106", "type":"resource", "data":[10.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":106}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[50, 78, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:102", "type":"resource", "data":[46.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":102}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[35.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":105}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[135, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_XLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[119, 522, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[119, 522, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[165, 179, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:102", "type":"resource", "data":[92.6667, 65.1667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":102}]]}, {"name":"a.cl:105", "type":"resource", "data":[13.5, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":105}]]}, {"name":"a.cl:106", "type":"resource", "data":[58.8333, 110.833, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":106}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[88, 148, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:102", "type":"resource", "data":[0.833333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":102}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[12.8333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:110", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":110}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:113", "type":"resource", "data":[1.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":113}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1.33333, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_XLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[134, 464, 2, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[134, 464, 2, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[136, 84, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:102", "type":"resource", "data":[18.8333, 7.33333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":102}]]}, {"name":"a.cl:105", "type":"resource", "data":[5.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":105}]]}, {"name":"a.cl:106", "type":"resource", "data":[14.3333, 5.83333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":106}]]}, {"name":"a.cl:108", "type":"resource", "data":[54.3333, 4.33333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":108}]]}, {"name":"a.cl:113", "type":"resource", "data":[3, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":113}]]}, {"name":"a.cl:121", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":121}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[114, 188, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:102", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":102}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:108", "type":"resource", "data":[6.33333, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":108}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.33333, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:121", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":121}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:122", "type":"resource", "data":[537, 2050, 29, 0, 2], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":122}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 29, 0, 2], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:131", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":131}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.594733, 0.32461, 0.292192, 0.511902, 0], "total_kernel_resources":[3678, 10906, 60, 0, 119], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:309)", "type":"resource", "data":[16, 128, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 bits"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:312)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:314)", "type":"resource", "data":[8, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 131, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 97, 0, 0, 0]}, {"name":"a.cl:312", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":312}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:305", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":305}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:312", "type":"resource", "data":[101, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":312}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 12, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[81, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:309", "type":"resource", "data":[65, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":309}]]}, {"name":"a.cl:312", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":312}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[30, 42, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:309", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":309}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:312", "type":"resource", "data":[13, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":312}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:330", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":330}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[113, 349, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[113, 349, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[62, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:309", "type":"resource", "data":[37, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":309}]]}, {"name":"a.cl:312", "type":"resource", "data":[12.5, 5.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":312}]]}, {"name":"a.cl:314", "type":"resource", "data":[12.5, 5.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":314}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1109, 2173, 0, 0, 109], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.fanout", "type":"resource", "count":2, "data":[2, 2, 0, 0, 0]}]}, {"name":"a.cl:312", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":312}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:314", "type":"resource", "data":[3.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":314}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 1, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":316}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:323", "type":"resource", "data":[606, 6484, 60, 0, 0], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":323}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[606, 6484, 60, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[466792,928428,3039,1291,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[16956,19160,0,0,0],"details":[{"text":"Global interconnect for 5 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 5 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":54}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:54 (_ALoader_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":55}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:55 (_XLoader_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":56}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:56 (_XFeeder_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_V_channel)","type":"resource"}],"data":[44,12504,106,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1463,1467,0,0,6],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1463,1467,0,0,6],"total_percent":[0.114655,0.084823,0.0393036,0,0],"type":"function"},{"children":[{"data":[1448,2566,0,0,120],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_i_k\' (a.cl:74)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:70)","type":"resource"},{"children":[{"count":3,"data":[251,853,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.fanout","type":"resource"}],"data":[255,857,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"74"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"74"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[31,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"74"}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"74"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"74"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"74"}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"74"}]],"name":"1-bit Or","type":"resource"}],"data":[148.5,37,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":74}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:74","type":"resource"},{"children":[{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"73"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"73"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"73"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[119,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":73}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:73","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"70"}]],"name":"32-bit Select","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":70}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:70","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"77"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"77"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"77"}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"77"}]],"name":"11-bit Select","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":77}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"79"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"79"}]],"name":"5-bit Integer Compare","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"79"}]],"name":"5-bit Select","type":"resource"}],"data":[7.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":79}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"82"}]],"name":"Load","type":"resource"}],"data":[684,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":82}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"83"}]],"name":"Load","type":"resource"}],"data":[684,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":83}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:83","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"84"}]],"name":"Load","type":"resource"}],"data":[684,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":84}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"85"}]],"name":"Load","type":"resource"}],"data":[684,2470,29,0,26],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":85}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"86"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":86}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"87"}]],"name":"32-bit Select","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":87}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:87","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6277,14985,118,1.5,230],"debug":[[{"filename":"a.cl","line":70}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_ALoader","total_kernel_resources":[6277,14985,118,1.5,230],"total_percent":[0.932366,0.58283,0.401476,1.00674,0.0347222],"type":"function"},{"children":[{"data":[16767.01,39697,154,0,535],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uA_s0_i\' (a.cl:199)\\n - \'_187\' (a.cl:202)\\n - \'_uA_s0_k\' (a.cl:203)","type":"resource"},{"data":[3912,6704,0,0,128],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"64 registers of width 5 bits and depth 1","type":"text"},{"text":"64 registers of width 32 bits and depth 16","type":"text"},{"text":"Shift Register,\\n64 regs, 5 width by 1 depth,\\n64 regs, 32 width by 16 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uZ_shreg\' (a.cl:192)\\n - \'_206\' (a.cl:257)","type":"resource"},{"data":[720,3344,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_V_channel_array\' (a.cl:190)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:199)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:203)","type":"resource"},{"children":[{"count":5,"data":[10209,50530,159,0,410],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":56,"data":[56,56,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.fanout","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[10280,50586,159,0,410],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"199"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"199"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[31,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"199"}]],"name":"32-bit Select","type":"resource"},{"count":5,"data":[2.666667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"199"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"199"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"199"}]],"name":"1-bit Or","type":"resource"}],"data":[115,36,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":199}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:199","type":"resource"},{"children":[{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"190"}]],"name":"33-bit Select","type":"resource"},{"count":64,"data":[1456,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"190"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"190"}]],"name":"11-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"190"}]],"name":"5-bit Select","type":"resource"}],"data":[1505,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":190}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:190","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[2.666667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"203"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"203"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"203"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"203"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"203"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"203"}]],"name":"1-bit Or","type":"resource"}],"data":[148,34,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":203}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"282"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"282"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"282"}]],"name":"1-bit Select","type":"resource"}],"data":[13,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":282}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:282","replace_name":"true","type":"resource"},{"children":[{"count":37,"data":[592,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"275"}]],"name":"32-bit Select","type":"resource"},{"count":64,"data":[0.285714,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"275"}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[0,0,0,32,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"275"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":64,"data":[45.7143,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"275"}]],"name":"5-bit Integer Subtract","type":"resource"},{"count":128,"data":[18.2857,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"275"}]],"name":"5-bit Select","type":"resource"}],"data":[656.285714,0.285714,0,32,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":275}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:275","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.285714,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"192"}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[45.7143,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"192"}]],"name":"5-bit Integer Subtract","type":"resource"},{"count":128,"data":[18.2857,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"192"}]],"name":"5-bit Select","type":"resource"}],"data":[64.2857,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":192}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:192","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"206"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"206"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"206"}]],"name":"11-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"206"}]],"name":"32-bit Select","type":"resource"}],"data":[36.6667,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":206}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:206","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"208"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"208"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2.33333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":208}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:208","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.285714,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"213"}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[45.7143,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"213"}]],"name":"5-bit Integer Subtract","type":"resource"},{"count":128,"data":[18.2857,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"213"}]],"name":"5-bit Select","type":"resource"}],"data":[64.2857,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":213}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:213","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.285714,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"220"}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[45.7143,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"220"}]],"name":"5-bit Integer Subtract","type":"resource"},{"count":128,"data":[18.2857,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"220"}]],"name":"5-bit Select","type":"resource"}],"data":[64.2857,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":220}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:220","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.285714,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"224"}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[45.7143,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"224"}]],"name":"5-bit Integer Subtract","type":"resource"},{"count":128,"data":[18.2857,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"224"}]],"name":"5-bit Select","type":"resource"}],"data":[64.2857,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":224}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:224","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"230"}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":230}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:230","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"231"}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":231}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:231","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[2048,4096,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"254"}]],"name":"llvm.fpga.reg","type":"resource"}],"data":[2048,4096,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":254}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:254","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.285714,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"257"}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[45.7143,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"257"}]],"name":"5-bit Integer Subtract","type":"resource"},{"count":128,"data":[18.2857,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"257"}]],"name":"5-bit Select","type":"resource"}],"data":[64.2857,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":257}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:257","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"258"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":258}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:258","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"260"}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":260}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:260","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[2048,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"261"}]],"name":"32-bit Select","type":"resource"}],"data":[2048,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":261}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:261","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.285714,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"268"}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[45.7143,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"268"}]],"name":"5-bit Integer Subtract","type":"resource"},{"count":128,"data":[18.2857,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"268"}]],"name":"5-bit Select","type":"resource"}],"data":[64.2857,0.285714,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":268}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:268","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,32,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"274"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"}],"data":[0,0,0,32,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":274}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:274","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"278"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":278}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[2048,512,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"283"}]],"name":"32-bit Select","type":"resource"}],"data":[2048,512,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":283}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:283","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"294"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":294}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:294","replace_name":"true","type":"resource"}],"compute_units":1,"data":[42231.009944,106683.999998,313,64,1079],"debug":[[{"filename":"a.cl","line":190}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_V","total_kernel_resources":[42231,106684,313,64,1079],"total_percent":[6.02308,3.41923,2.85826,2.67042,1.11111],"type":"function"},{"children":[{"data":[139,128,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_XFeeder_cycle_temp\' (a.cl:145)\\n - \'_58\' (a.cl:180)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 8192 bytes, implemented size 8192 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"32 bits","Implemented size":"8192 bytes","Memory Usage":"4 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"8192 bytes","type":"table"},{"text":"Stall-free,\\n8192B requested,\\n8192B implemented.","type":"brief"}],"name":"a.cl:146 (_XFeeder_buffer__0_ibuffer)","type":"resource"},{"children":[{"count":"1","data":[98,169,0,0,3],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[98,169,0,0,3],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"148"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":148}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:148","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"152"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":152}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:152","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"155"}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":155}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:155","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"162"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":162}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:162","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"165"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":165}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:165","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"175"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":175}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:175","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"176"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":176}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:176","replace_name":"true","type":"resource"}],"compute_units":1,"data":[346,429,4,0,9],"debug":[[{"filename":"a.cl","line":145}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_XFeeder","total_kernel_resources":[346,429,4,0,9],"total_percent":[0.0363749,0.028185,0.0114937,0.0341268,0],"type":"function"},{"children":[{"data":[736,832,0,0,23],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,2,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 bit","type":"text"},{"text":"Register,\\n1 reg, 1 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_22\' (a.cl:112)\\n - \'_26\' (a.cl:118)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_XLoader_s0_i\' (a.cl:102)\\n - \'_17\' (a.cl:105)\\n - \'_XLoader_s0_k\' (a.cl:106)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_XLoader_s0_i\' (a.cl:102)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_XLoader_s0_k\' (a.cl:106)","type":"resource"},{"data":[16,86,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 11 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_XLoader_s0_kk\' (a.cl:108)","type":"resource"},{"children":[{"count":4,"data":[316,1374,2,0,4],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[316,1374,2,0,4],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"100"}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":100}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:100","type":"resource"},{"children":[{"count":"1","data":[0,35,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"102"}]],"name":"State","type":"resource"},{"count":2,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"102"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[31,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"102"}]],"name":"32-bit Select","type":"resource"},{"count":5,"data":[2.833333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"102"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"102"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"102"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"102"}]],"name":"33-bit Select","type":"resource"}],"data":[113.666666,36,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":102}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:102","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"105"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"105"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":105}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[2.333333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"106"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"106"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"106"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"106"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"106"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"106"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[148.166666,34,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":106}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"110"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":110}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:110","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"113"}]],"name":"1-bit Or","type":"resource"}],"data":[1.33333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":113}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:113","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"108"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"108"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"108"}]],"name":"11-bit Integer Compare","type":"resource"}],"data":[6.33333,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":108}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"121"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":121}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:121","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"122"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"122"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,29,0,2],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"122"}]],"name":"Load","type":"resource"}],"data":[537,2050,29,0,2],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":122}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"131"}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":131}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:131","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3467.999992,6112,31,0,35],"debug":[[{"filename":"a.cl","line":102}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_XLoader","total_kernel_resources":[3468,6112,31,0,35],"total_percent":[0.368176,0.223337,0.163752,0.264483,0],"type":"function"},{"children":[{"data":[1304,2253,0,0,112],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,128,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 bits","type":"text"},{"text":"Register,\\n2 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:309)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:312)","type":"resource"},{"data":[8,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits","type":"text"},{"text":"Register,\\n1 reg, 5 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:314)","type":"resource"},{"children":[{"count":3,"data":[119,458,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.fanout","type":"resource"}],"data":[121,460,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"312"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"312"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[31,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"312"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"312"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"312"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[114.5,37,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":312}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:312","type":"resource"},{"children":[{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"309"}]],"name":"33-bit Select","type":"resource"}],"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":309}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"314"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"314"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[3.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":314}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"316"}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":316}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:316","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[606,6484,60,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"323"}]],"name":"Store","type":"resource"}],"data":[606,6484,60,0,0],"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":323}]],"name":"/home/u146242/trmv_lab/s10_3/a.cl:323","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3678,10906,60,0,119],"debug":[[{"filename":"a.cl","line":309}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3678,10906,60,0,119],"total_percent":[0.594733,0.32461,0.292192,0.511902,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[74465.009936,172317.999998,634,65.5,1478],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[541257,1100746,3673,1357,1478],"total_percent":[58.1939,30.5865,29.491,31.3369,23.559],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"kernel_ALoader", "children":[{"type":"bb", "id":3, "name":"kernel_ALoader.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":4, "name":"kernel_ALoader.B1", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"7"}]}, {"type":"bb", "id":5, "name":"kernel_ALoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":6, "name":"kernel_ALoader.B3", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":82}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"838", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":83}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"838", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":84}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"838", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":85}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"838", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":12, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":86}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"853", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":14, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":77}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"15"}]}, {"type":"inst", "id":15, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"853", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"853", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":7, "name":"kernel_ALoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":17, "name":"kernel_XLoader", "children":[{"type":"bb", "id":18, "name":"kernel_XLoader.B0", "details":[{"type":"table", "Latency":"8"}]}, {"type":"bb", "id":19, "name":"kernel_XLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":20, "name":"kernel_XLoader.B2", "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"22"}]}, {"type":"bb", "id":21, "name":"kernel_XLoader.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"23"}]}, {"type":"bb", "id":22, "name":"kernel_XLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":23, "name":"kernel_XLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":24, "name":"kernel_XLoader.B6", "children":[{"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":122}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"790", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":131}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"805", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":28, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":108}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"29"}]}, {"type":"inst", "id":29, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"805", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"805", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":30, "name":"kernel_XFeeder", "children":[{"type":"bb", "id":31, "name":"kernel_XFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":32, "name":"kernel_XFeeder.B1", "children":[{"type":"inst", "id":33, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":155}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"16", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":34, "name":"Store", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":162}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_XFeeder_buffer__0_ibuffer", "Start Cycle":"17", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":175}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_XFeeder_buffer__0_ibuffer", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":36, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":176}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"27", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":38, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":148}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"39"}]}, {"type":"inst", "id":39, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"27", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"27", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":40, "name":"On-chip Memory", "children":[{"type":"memsys", "id":41, "name":"_XFeeder_buffer__0_ibuffer", "debug":[[{"filename":"a.cl", "line":146}]], "details":[{"type":"table", "Requested size":"8192 bytes", "Implemented size":"8192 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"2048 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":45, "name":"kernel_V", "children":[{"type":"bb", "id":46, "name":"kernel_V.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":47, "name":"kernel_V.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":48, "name":"kernel_V.B2", "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"50"}]}, {"type":"bb", "id":49, "name":"kernel_V.B3", "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"52"}]}, {"type":"bb", "id":50, "name":"kernel_V.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":51, "name":"kernel_V.B5", "children":[{"type":"inst", "id":53, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":230}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":54, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":231}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":55, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":294}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"143", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":57, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":206}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"58"}]}, {"type":"inst", "id":58, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"143", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"143", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":52, "name":"kernel_V.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":59, "name":"kernel_unloader", "children":[{"type":"bb", "id":60, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":61, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"63"}]}, {"type":"bb", "id":62, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":63, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":64, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":65, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":316}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"13", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":66, "name":"Store", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":323}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"17", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":67, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":314}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"68"}]}, {"type":"inst", "id":68, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":69, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":70, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":16, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":13, "name":"_ALoader_channel", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":61}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":56, "name":"_V_channel", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":185}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":37, "name":"_XFeeder_channel", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":142}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":27, "name":"_XLoader_channel", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":95}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}], "links":[{"from":12, "to":13}, {"from":7, "to":4}, {"from":3, "to":4}, {"from":7, "to":5}, {"from":15, "to":14}, {"from":4, "to":14}, {"from":8, "to":15}, {"from":9, "to":15}, {"from":10, "to":15}, {"from":11, "to":15}, {"from":12, "to":15}, {"from":15, "to":7}, {"from":14, "to":8}, {"from":14, "to":9}, {"from":14, "to":10}, {"from":14, "to":11}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":10, "to":12}, {"from":11, "to":12}, {"from":16, "to":8}, {"from":16, "to":9}, {"from":16, "to":10}, {"from":16, "to":11}, {"from":26, "to":27}, {"from":22, "to":19}, {"from":22, "to":20}, {"from":18, "to":20}, {"from":23, "to":21}, {"from":20, "to":21}, {"from":23, "to":22}, {"from":29, "to":23}, {"from":29, "to":28}, {"from":21, "to":28}, {"from":25, "to":29}, {"from":26, "to":29}, {"from":28, "to":25}, {"from":25, "to":26}, {"from":16, "to":25}, {"from":27, "to":33}, {"from":36, "to":37}, {"from":41, "to":35}, {"from":34, "to":41}, {"from":39, "to":38}, {"from":31, "to":38}, {"from":33, "to":39}, {"from":34, "to":39}, {"from":35, "to":39}, {"from":36, "to":39}, {"from":38, "to":33}, {"from":33, "to":34}, {"from":33, "to":35}, {"from":34, "to":36}, {"from":35, "to":36}, {"from":13, "to":53}, {"from":37, "to":54}, {"from":55, "to":56}, {"from":50, "to":47}, {"from":50, "to":48}, {"from":46, "to":48}, {"from":52, "to":49}, {"from":48, "to":49}, {"from":52, "to":50}, {"from":58, "to":57}, {"from":49, "to":57}, {"from":53, "to":58}, {"from":54, "to":58}, {"from":55, "to":58}, {"from":58, "to":52}, {"from":57, "to":53}, {"from":57, "to":54}, {"from":53, "to":55}, {"from":54, "to":55}, {"from":56, "to":65}, {"from":63, "to":61}, {"from":60, "to":61}, {"from":63, "to":62}, {"from":68, "to":63}, {"from":68, "to":67}, {"from":61, "to":67}, {"from":65, "to":68}, {"from":66, "to":68}, {"from":67, "to":65}, {"from":65, "to":66}, {"from":66, "to":16}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_ALoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":61}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_ALoader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":74}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_ALoader.B3", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":77}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"82"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"83"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"84"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"85"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"86"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":79}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}, {"name":"Kernel: kernel_XLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":95}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_XLoader.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":102}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_XLoader.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":106}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_XLoader.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":108}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"122"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"131"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"Average Trip count: 1024 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_XFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":142}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_XFeeder.B1", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":148}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"155"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"176"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: kernel_V", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":185}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck blocks: kernel_V.B2, kernel_V.B5"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_V.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":199}]], "details":[{"type":"brief", "text":"Serial exe: Data dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_V.B3. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_V.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":203}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_V.B5", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":206}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"230"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"231"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"294"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":208}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":211}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":216}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":233}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":304}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":312}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":314}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"316"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":"323"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"Average Trip count: 16 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":319}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.2/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":2491, "nodes":[{"name":"kernel_ALoader", "id":1, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":68}]], "type":"kernel", "children":[{"name":"kernel_ALoader.B0", "id":7, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"20.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_ALoader.B1", "id":8, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":74}]], "type":"loop", "children":[{"name":"kernel_ALoader.B3", "id":10, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"853.000000", "mi":"1", "pl":"Yes", "tc":"1024", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":77}]], "type":"loop"}]}, {"name":"kernel_ALoader.B4", "id":11, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_ALoader.B2", "id":9, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_XLoader", "id":2, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":99}]], "type":"kernel", "children":[{"name":"kernel_XLoader.B0", "id":12, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_XLoader.B2", "id":14, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"13.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":102}]], "type":"loop", "children":[{"name":"kernel_XLoader.B3", "id":15, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"10.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":106}]], "type":"loop", "children":[{"name":"kernel_XLoader.B6", "id":18, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"805.000000", "mi":"1", "pl":"Yes", "tc":"1024", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":108}]], "type":"loop"}]}, {"name":"kernel_XLoader.B5", "id":17, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_XLoader.B4", "id":16, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_XLoader.B1", "id":13, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_XFeeder", "id":3, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":144}]], "type":"kernel", "children":[{"name":"kernel_XFeeder.B0", "id":19, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_XFeeder.B1", "id":20, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"27.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":148}]], "type":"loop"}]}, {"name":"kernel_V", "id":4, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":188}]], "type":"kernel", "children":[{"name":"kernel_V.B0", "id":21, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"9.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_V.B2", "id":23, "af":"388.80", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"12.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":199}]], "type":"loop", "children":[{"name":"kernel_V.B3", "id":24, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"9.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":203}]], "type":"loop", "children":[{"name":"kernel_V.B5", "id":26, "af":"388.80", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"143.000000", "mi":"1", "pl":"Yes", "tc":"1024", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to compressed push-pop"}]}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":206}]], "type":"loop"}]}, {"name":"kernel_V.B6", "id":27, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_V.B4", "id":25, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_V.B1", "id":22, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"kernel_unloader", "id":5, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":307}]], "type":"kernel", "children":[{"name":"kernel_unloader.B0", "id":28, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"9.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_unloader.B1", "id":29, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":312}]], "type":"loop", "children":[{"name":"kernel_unloader.B4", "id":32, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"19.000000", "mi":"1", "pl":"Yes", "tc":"16", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":314}]], "type":"loop"}]}, {"name":"kernel_unloader.B3", "id":31, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"kernel_unloader.B2", "id":30, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "id":6, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "id":33, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1, "Off"], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_V"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_ALoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_V"}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":61}]]}, {"name":"kernel_V", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop kernel_V.B2."}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":185}]]}, {"name":"kernel_XFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_V"}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":142}]]}, {"name":"kernel_XLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_V"}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":95}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_V"}], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":304}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1463, 1467, 0, 0, 6], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_ALoader", "data":[6277, 14985, 118, 1.5, 230], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":61}]]}, {"name":"kernel_V", "data":[42231, 106684, 313, 64, 1079], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":185}]]}, {"name":"kernel_XFeeder", "data":[346, 429, 4, 0, 9], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":142}]]}, {"name":"kernel_XLoader", "data":[3468, 6112, 31, 0, 35], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":95}]]}, {"name":"kernel_unloader", "data":[3678, 10906, 60, 0, 119], "debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl", "line":304}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[57463, 140583, 526, 65, 1478]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[16956, 19160, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[466792, 928428, 3039, 1291, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[44, 12504, 106, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[541257, 1100746, 3673, 1356, 1478], "data_percent":[29.0025, 29.491, 31.3369, 23.559]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[{"debug":[[{"filename":"/home/u146242/trmv_lab/s10_3/a.cl","line":"146"}]],"details":[{"text":"/home/u146242/trmv_lab/s10_3/a.cl:146:56: warning: unknown attribute \'numwriteports\' ignored [-Wunknown-attributes]"}],"name":"unknown attribute \'numwriteports\' ignored [-Wunknown-attributes]"}]};
var fileJSON=[{"path":"/home/u146242/trmv_lab/s10_3/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/trmv_lab/s10_3/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\u000A#pragma OPENCL FP_CONTRACT ON\u000A#define float_from_bits(x) as_float(x)\u000Ainline float nan_f32() { return NAN; }\u000Ainline float neg_inf_f32() { return -INFINITY; }\u000Ainline float inf_f32() { return INFINITY; }\u000Ainline bool is_nan_f32(float x) {return isnan(x); }\u000Ainline bool is_inf_f32(float x) {return isinf(x); }\u000Ainline bool is_finite_f32(float x) {return isfinite(x); }\u000A#define sqrt_f32 sqrt \u000A#define sin_f32 sin \u000A#define cos_f32 cos \u000A#define exp_f32 exp \u000A#define log_f32 log \u000A#define abs_f32 fabs \u000A#define floor_f32 floor \u000A#define ceil_f32 ceil \u000A#define round_f32 round \u000A#define trunc_f32 trunc \u000A#define pow_f32 pow\u000A#define asin_f32 asin \u000A#define acos_f32 acos \u000A#define tan_f32 tan \u000A#define atan_f32 atan \u000A#define atan2_f32 atan2\u000A#define sinh_f32 sinh \u000A#define asinh_f32 asinh \u000A#define cosh_f32 cosh \u000A#define acosh_f32 acosh \u000A#define tanh_f32 tanh \u000A#define atanh_f32 atanh \u000A#define fast_inverse_f32 native_recip \u000A#define fast_inverse_sqrt_f32 native_rsqrt \u000A#define __address_space___shared __local\u000A\u000A\u000A// ll suffix in OpenCL is reserved for 128-bit integers.\u000A#if defined __OPENCL_VERSION__\u000A#define ADD_INT64_T_SUFFIX(x) x##l\u000A#define ADD_UINT64_T_SUFFIX(x) x##ul\u000A// HLSL doesn't have any suffixes.\u000A#elif defined HLSL_VERSION\u000A#define ADD_INT64_T_SUFFIX(x) x\u000A#define ADD_UINT64_T_SUFFIX(x) x\u000A#else\u000A#define ADD_INT64_T_SUFFIX(x) x##ll\u000A#define ADD_UINT64_T_SUFFIX(x) x##ull\u000A#endif\u000A#pragma OPENCL EXTENSION cl_intel_channels : enable\u000Atypedef union {\u000Afloat16 v[4];\u000Afloat s[64];\u000A} _ALoader_channel_array_t;\u000Achannel _ALoader_channel_array_t _ALoader_channel __attribute__((depth(256))) ;\u000Achannel float _XLoader_channel __attribute__((depth(256))) ;\u000Achannel float _XFeeder_channel __attribute__((depth(256))) ;\u000Atypedef struct { float s[64]; } _V_channel_array_t;\u000Achannel _V_channel_array_t _V_channel __attribute__((depth(256))) ;\u000A// Address spaces for kernel_ALoader\u000A#define __address_space__ASerializer __global\u000A__kernel void kernel_ALoader(\u000A const int _A_extent_0,\u000A const int _A_extent_1,\u000A __address_space__ASerializer const float *restrict _A_serializer_1,\u000A __address_space__ASerializer const float *restrict _A_serializer_2,\u000A __address_space__ASerializer const float *restrict _A_serializer_3,\u000A __address_space__ASerializer const float *restrict _A_serializer_4)\u000A{\u000A _ALoader_channel_array_t _ALoader_channel_array;\u000A int _addr_temp = 0;\u000A int _0 = _A_extent_1 >> 10;\u000A int _1 = _A_extent_0 >> 10;\u000A int _2 = (2 * _1 - _0 + 1) * _0 / 2;\u000A for (int _ALoader_s0_i_k = 0; _ALoader_s0_i_k < 0 + _2; _ALoader_s0_i_k++)\u000A {\u000A   #pragma loop_coalesce 2\u000A   for (int _ALoader_s0_kk = 0; _ALoader_s0_kk < 0 + 1024; _ALoader_s0_kk++)\u000A   {\u000A    for (int _ALoader_s0_ii = 0; _ALoader_s0_ii < 0 + 16; _ALoader_s0_ii++)\u000A    {\u000A      int _3 = _addr_temp*16;\u000A      _ALoader_channel_array.v[0] = vload16(0, (__address_space__ASerializer float*)(_A_serializer_1 + _3));\u000A      _ALoader_channel_array.v[1] = vload16(0, (__address_space__ASerializer float*)(_A_serializer_2 + _3));\u000A      _ALoader_channel_array.v[2] = vload16(0, (__address_space__ASerializer float*)(_A_serializer_3 + _3));\u000A      _ALoader_channel_array.v[3] = vload16(0, (__address_space__ASerializer float*)(_A_serializer_4 + _3));\u000A      write_channel_intel(_ALoader_channel, _ALoader_channel_array);\u000A      _addr_temp += 1;\u000A    } // for _ALoader_s0_ii\u000A   } // for _ALoader_s0_kk\u000A } // for _ALoader_s0_i_k\u000A} // kernel kernel_ALoader\u000A#undef __address_space__ASerializer\u000A// Address spaces for kernel_XLoader\u000A#define __address_space__XSerializer_mem_channel __global\u000A__kernel void kernel_XLoader(\u000A const int _A_extent_0,\u000A const int _A_extent_1,\u000A __address_space__XSerializer_mem_channel const float *restrict _XSerializer_mem_channel)\u000A{\u000A int _14 = _A_extent_1 >> 10;\u000A int _15 = _14 + 1;\u000A for (int _XLoader_s0_i = 0; _XLoader_s0_i < 0 + _15; _XLoader_s0_i++)\u000A {\u000A  int _16 = _A_extent_0 >> 10;\u000A  int _17 = _16 - _XLoader_s0_i + ((_XLoader_s0_i < _14) ? 0 : 1);\u000A  for (int _XLoader_s0_k = _XLoader_s0_i; _XLoader_s0_k < _XLoader_s0_i + _17; _XLoader_s0_k++)\u000A  {\u000A   for (int _XLoader_s0_kk = 0; _XLoader_s0_kk < 0 + 1024; _XLoader_s0_kk++)\u000A   {\u000A    bool _18 = _XLoader_s0_k == _XLoader_s0_i;\u000A    int _21 = _A_extent_1 >> 10;\u000A    bool _22 = _XLoader_s0_i < _21;\u000A    bool _23 = _18 || _22;\u000A    if (_23)\u000A    {\u000A     float _24;\u000A     int _25 = _A_extent_1 >> 10;\u000A     bool _26 = _XLoader_s0_i < _25;\u000A     if (_26)\u000A     {\u000A      int _18 = _XLoader_s0_kk + _XLoader_s0_k*1024;\u000A      float _32 = _XSerializer_mem_channel[_18];\u000A      _24 = _32;\u000A     } // if _26\u000A     else\u000A     {\u000A      float _33 = float_from_bits(0 /* 0 */);\u000A      _24 = _33;\u000A     } // if _26 else\u000A     float _34 = _24;\u000A     write_channel_intel(_XLoader_channel, _34);\u000A     (void)_34;\u000A    } // if _23\u000A   } // for _XLoader_s0_kk\u000A  } // for _XLoader_s0_k\u000A } // for _XLoader_s0_i\u000A} // kernel kernel_XLoader\u000A#undef __address_space__XSerializer_mem_channel\u000A// Address spaces for kernel_XFeeder\u000A__attribute__((max_global_work_dim(0)))\u000A__attribute__((autorun))\u000A__kernel void kernel_XFeeder(\u000A)\u000A{\u000A int _XFeeder_cycle_temp;\u000A float __attribute__((memory, numbanks(1), singlepump, numwriteports(1), numreadports(1))) _XFeeder_buffer__0_ibuffer[2][1024];\u000A _XFeeder_cycle_temp = 15360;\u000A while(1)\u000A {\u000A  int _37 = _XFeeder_cycle_temp;\u000A  int _38 = _37 & 16383;\u000A  bool _39 = 15360 <= _38;\u000A  if (_39)\u000A  {\u000A   float __40 = read_channel_intel(_XLoader_channel);\u000A   int _41 = _XFeeder_cycle_temp;\u000A   int _42 = _41 >> 14;\u000A   int _43 = _42 & 1;\u000A   bool _44 = (bool)(_43);\u000A   int _45 = _41 & 16383;\u000A   int _46 = _45 & 1023;\u000A   _XFeeder_buffer__0_ibuffer[_44][_46] = __40;\u000A  } // if _39\u000A  int _47 = _XFeeder_cycle_temp;\u000A  bool _48 = 16383 < _47;\u000A  if (_48)\u000A  {\u000A   int _49 = _XFeeder_cycle_temp;\u000A   int _50 = _49 >> 14;\u000A   int _51 = _50 & 1;\u000A   bool _52 = (bool)(_51);\u000A   bool _53 = !(_52);\u000A   int _54 = _49 >> 4;\u000A   int _55 = _54 & 1023;\u000A   float _56 = _XFeeder_buffer__0_ibuffer[_53][_55];\u000A   write_channel_intel(_XFeeder_channel, _56);\u000A   (void)_56;\u000A  } // if _48\u000A  int _57 = _XFeeder_cycle_temp;\u000A  int _58 = _57 + 1;\u000A  _XFeeder_cycle_temp = _58;\u000A } // while _XFeeder_s0_outermost_loop_infinite\u000A} // kernel kernel_XFeeder\u000A// Address spaces for kernel_V\u000A__kernel void kernel_V(\u000A const int _A_extent_0,\u000A const int _A_extent_1)\u000A{\u000A _ALoader_channel_array_t _ALoader_channel_array;\u000A _V_channel_array_t _V_channel_array;\u000A // produce uZ\u000A float _uZ_shreg[16][64];\u000A // produce uX\u000A float _uX_shreg;\u000A float _uZ_temp[64];\u000A // produce uA\u000A float _uA_shreg[64];\u000A int _185 = _A_extent_1 >> 10;\u000A for (int _uA_s0_i = 0; _uA_s0_i < 0 + _185; _uA_s0_i++)\u000A {\u000A  int _186 = _A_extent_0 >> 10;\u000A  int _187 = _186 - _uA_s0_i;\u000A  for (int _uA_s0_k = _uA_s0_i; _uA_s0_k < _uA_s0_i + _187; _uA_s0_k++)\u000A  {\u000A   #pragma loop_coalesce 2\u000A   for (int _uA_s0_kk = 0; _uA_s0_kk < 0 + 1024; _uA_s0_kk++)\u000A   {\u000A    for (int _uA_s0_ii = 0; _uA_s0_ii < 0 + 16; _uA_s0_ii++)\u000A    {\u000A     #pragma unroll\u000A     for (int _dummy_s0_iii = 0; _dummy_s0_iii < 0 + 64; _dummy_s0_iii++)\u000A     {\u000A      float _189 = _uZ_shreg[15][_dummy_s0_iii];\u000A      _uZ_temp[_dummy_s0_iii] = _189;\u000A      #pragma unroll\u000A      for (int _dummy__1_s0_l0 = 0; _dummy__1_s0_l0 < 0 + 15; _dummy__1_s0_l0++)\u000A      {\u000A       int _190 = 15 - _dummy__1_s0_l0;\u000A       int _191 = 14 - _dummy__1_s0_l0;\u000A       float _193 = _uZ_shreg[_191][_dummy_s0_iii];\u000A       _uZ_shreg[_190][_dummy_s0_iii] = _193;\u000A       (void)_193;\u000A      } // for _dummy__1_s0_l0\u000A      float _194 = _uZ_temp[_dummy_s0_iii];\u000A      _uZ_shreg[0][_dummy_s0_iii] = _194;\u000A      (void)_194;\u000A     } // for _dummy_s0_iii\u000A     bool _V_channel_temp;\u000A     _V_channel_temp = 0;\u000A     _ALoader_channel_array = read_channel_intel(_ALoader_channel);\u000A     float _XFeeder_channel_array = read_channel_intel(_XFeeder_channel);\u000A     #pragma unroll\u000A     for (int _uA_s0_iii = 0; _uA_s0_iii < 0 + 64; _uA_s0_iii++)\u000A     {\u000A      float __196 = _ALoader_channel_array.s[_uA_s0_iii];\u000A      _uA_shreg[_uA_s0_iii] = __196;\u000A      (void)__196;\u000A      float _197;\u000A      bool _198 = _uA_s0_iii == 0;\u000A      if (_198)\u000A      {\u000A       float __199 = _XFeeder_channel_array;\u000A       _197 = __199;\u000A      } // if _198\u000A      else\u000A      {\u000A       float _201 = _uX_shreg;\u000A       _197 = _201;\u000A      } // if _198 else\u000A      float _202 = _197;\u000A      _uX_shreg = _202;\u000A      (void)_202;\u000A      float _204 = _uX_shreg;\u000A      float _205 = __fpga_reg(__fpga_reg(_204));\u000A      _uX_shreg = _205;\u000A      (void)_205;\u000A      float _206;\u000A      bool _207 = _uA_s0_kk == 0;\u000A      bool _208 = _uA_s0_k == _uA_s0_i;\u000A      bool _209 = _207 && _208;\u000A      if (_209)\u000A      {\u000A       float _210 = float_from_bits(0 /* 0 */);\u000A       _206 = _210;\u000A      } // if _209\u000A      else\u000A      {\u000A       float _212 = _uZ_shreg[0][_uA_s0_iii];\u000A       _206 = _212;\u000A      } // if _209 else\u000A      float _213 = _206;\u000A      float _215 = _uA_shreg[_uA_s0_iii];\u000A      float _217 = _uX_shreg;\u000A      float _218 = _215 * _217;\u000A      float _219 = _213 + _218;\u000A      _uZ_shreg[0][_uA_s0_iii] = _219;\u000A      (void)_219;\u000A      bool _220 = _uA_s0_kk == 1023;\u000A      int _221 = _A_extent_0 >> 10;\u000A      int _222 = _221 + -1;\u000A      bool _223 = _uA_s0_k == _222;\u000A      bool _224 = _220 && _223;\u000A      if (_224)\u000A      {\u000A       float _226 = _uZ_shreg[0][_uA_s0_iii];\u000A       _V_channel_array.s[_uA_s0_iii] = _226;\u000A       (void)_uA_s0_iii;\u000A       _V_channel_temp = 1;\u000A      } // if _224\u000A     } // for _uA_s0_iii\u000A     bool _227 = _V_channel_temp;\u000A     if (_227)\u000A     {\u000A      write_channel_intel(_V_channel, _V_channel_array);\u000A      (void)_V_channel_array;\u000A     } // if _227\u000A    } // for _uA_s0_ii\u000A   } // for _uA_s0_kk\u000A  } // for _uA_s0_k\u000A } // for _uA_s0_i\u000A} // kernel kernel_V\u000A// Address spaces for kernel_unloader\u000A#define __address_space__unloader_mem_channel __global\u000A__kernel void kernel_unloader(\u000A const int _A_extent_1,\u000A __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\u000A{\u000A _V_channel_array_t _V_channel_array;\u000A int _addr_temp;\u000A _addr_temp = 0;\u000A int _228 = _A_extent_1 >> 10;\u000A for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _228; _unloader_s0_i++)\u000A {\u000A  for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 16; _unloader_s0_ii++)\u000A  {\u000A   _V_channel_array_t __229 = read_channel_intel(_V_channel);\u000A   _V_channel_array = __229;\u000A   #pragma unroll\u000A   for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 64; _unloader_s0_iii++)\u000A   {\u000A    float __230 = _V_channel_array.s[_unloader_s0_iii];\u000A    int _231 = _addr_temp;\u000A    _unloader_mem_channel[_231] = __230;\u000A    int _232 = _addr_temp;\u000A    int _233 = _232 + 1;\u000A    _addr_temp = _233;\u000A   } // for _unloader_s0_iii\u000A  } // for _unloader_s0_ii\u000A } // for _unloader_s0_i\u000A} // kernel kernel_unloader\u000A#undef __address_space__unloader_mem_channel\u000A\u000A"}];
var alpha_viewer=false;