|picosoc
clk => clk.IN1
resetn => _.IN1
ser_tx << simpleuart:simpleuart.ser_tx
ser_rx => ser_rx.IN1
sw[0] => gpio_reg.DATAB
sw[1] => gpio_reg.DATAB
sw[2] => gpio_reg.DATAB
sw[3] => gpio_reg.DATAB
led[0] << gpio_reg[0].DB_MAX_OUTPUT_PORT_TYPE
led[1] << gpio_reg[1].DB_MAX_OUTPUT_PORT_TYPE
led[2] << gpio_reg[2].DB_MAX_OUTPUT_PORT_TYPE
led[3] << gpio_reg[3].DB_MAX_OUTPUT_PORT_TYPE
led[4] << gpio_reg[4].DB_MAX_OUTPUT_PORT_TYPE
led[5] << gpio_reg[5].DB_MAX_OUTPUT_PORT_TYPE
led[6] << gpio_reg[6].DB_MAX_OUTPUT_PORT_TYPE
led[7] << gpio_reg[7].DB_MAX_OUTPUT_PORT_TYPE
seg1[0] << segment:seg_inst.segment_led_1
seg1[1] << segment:seg_inst.segment_led_1
seg1[2] << segment:seg_inst.segment_led_1
seg1[3] << segment:seg_inst.segment_led_1
seg1[4] << segment:seg_inst.segment_led_1
seg1[5] << segment:seg_inst.segment_led_1
seg1[6] << segment:seg_inst.segment_led_1
seg1[7] << segment:seg_inst.segment_led_1
seg1[8] << segment:seg_inst.segment_led_1
seg2[0] << segment:seg_inst.segment_led_2
seg2[1] << segment:seg_inst.segment_led_2
seg2[2] << segment:seg_inst.segment_led_2
seg2[3] << segment:seg_inst.segment_led_2
seg2[4] << segment:seg_inst.segment_led_2
seg2[5] << segment:seg_inst.segment_led_2
seg2[6] << segment:seg_inst.segment_led_2
seg2[7] << segment:seg_inst.segment_led_2
seg2[8] << segment:seg_inst.segment_led_2
clk_out << clk_50M.DB_MAX_OUTPUT_PORT_TYPE


|picosoc|pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|picosoc|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|picosoc|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|picosoc|picorv32:cpu
clk => clk.IN2
resetn => resetn.IN2
trap <= trap~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_valid <= mem_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_instr <= mem_instr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ready => mem_xfer.IN1
mem_ready => always5.IN0
mem_ready => last_mem_valid.IN1
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[22] <= mem_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[23] <= mem_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[24] <= mem_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[25] <= mem_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[26] <= mem_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[27] <= mem_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[28] <= mem_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[29] <= mem_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[30] <= mem_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[31] <= mem_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[0] <= mem_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= mem_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= mem_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= mem_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= mem_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= mem_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= mem_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= mem_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mem_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mem_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mem_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mem_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mem_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mem_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mem_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mem_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[16] <= mem_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[17] <= mem_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[18] <= mem_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[19] <= mem_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[20] <= mem_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[21] <= mem_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[22] <= mem_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[23] <= mem_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[24] <= mem_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[25] <= mem_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[26] <= mem_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[27] <= mem_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[28] <= mem_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[29] <= mem_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[30] <= mem_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[31] <= mem_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[0] <= mem_wstrb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[1] <= mem_wstrb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[2] <= mem_wstrb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[3] <= mem_wstrb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[0] => mem_rdata_latched_noshuffle[0].DATAB
mem_rdata[0] => mem_rdata_word.DATAA
mem_rdata[0] => Mux7.IN3
mem_rdata[0] => Selector60.IN2
mem_rdata[0] => WideNand1.IN0
mem_rdata[1] => mem_rdata_latched_noshuffle[1].DATAB
mem_rdata[1] => mem_rdata_word.DATAA
mem_rdata[1] => Mux6.IN3
mem_rdata[1] => Selector59.IN2
mem_rdata[1] => WideNand1.IN1
mem_rdata[2] => mem_rdata_latched_noshuffle[2].DATAB
mem_rdata[2] => mem_rdata_word.DATAA
mem_rdata[2] => Mux5.IN3
mem_rdata[2] => Selector58.IN2
mem_rdata[3] => mem_rdata_latched_noshuffle[3].DATAB
mem_rdata[3] => mem_rdata_word.DATAA
mem_rdata[3] => Mux4.IN3
mem_rdata[3] => Selector57.IN2
mem_rdata[4] => mem_rdata_latched_noshuffle[4].DATAB
mem_rdata[4] => mem_rdata_word.DATAA
mem_rdata[4] => Mux3.IN3
mem_rdata[4] => Selector56.IN2
mem_rdata[5] => mem_rdata_latched_noshuffle[5].DATAB
mem_rdata[5] => mem_rdata_word.DATAA
mem_rdata[5] => Mux2.IN3
mem_rdata[5] => Selector55.IN2
mem_rdata[6] => mem_rdata_latched_noshuffle[6].DATAB
mem_rdata[6] => mem_rdata_word.DATAA
mem_rdata[6] => Mux1.IN3
mem_rdata[6] => Selector54.IN2
mem_rdata[7] => mem_rdata_latched_noshuffle[7].DATAB
mem_rdata[7] => mem_rdata_word.DATAA
mem_rdata[7] => Mux0.IN3
mem_rdata[7] => Selector53.IN2
mem_rdata[8] => mem_rdata_latched_noshuffle[8].DATAB
mem_rdata[8] => mem_rdata_word.DATAA
mem_rdata[8] => Mux7.IN2
mem_rdata[8] => Selector52.IN2
mem_rdata[9] => mem_rdata_latched_noshuffle[9].DATAB
mem_rdata[9] => mem_rdata_word.DATAA
mem_rdata[9] => Mux6.IN2
mem_rdata[9] => Selector51.IN2
mem_rdata[10] => mem_rdata_latched_noshuffle[10].DATAB
mem_rdata[10] => mem_rdata_word.DATAA
mem_rdata[10] => Mux5.IN2
mem_rdata[10] => Selector50.IN2
mem_rdata[11] => mem_rdata_latched_noshuffle[11].DATAB
mem_rdata[11] => mem_rdata_word.DATAA
mem_rdata[11] => Mux4.IN2
mem_rdata[11] => Selector49.IN2
mem_rdata[12] => mem_rdata_latched_noshuffle[12].DATAB
mem_rdata[12] => mem_rdata_word.DATAA
mem_rdata[12] => Mux3.IN2
mem_rdata[12] => Selector48.IN2
mem_rdata[13] => mem_rdata_latched_noshuffle[13].DATAB
mem_rdata[13] => mem_rdata_word.DATAA
mem_rdata[13] => Mux2.IN2
mem_rdata[13] => Selector47.IN2
mem_rdata[14] => mem_rdata_latched_noshuffle[14].DATAB
mem_rdata[14] => mem_rdata_word.DATAA
mem_rdata[14] => Mux1.IN2
mem_rdata[14] => Selector46.IN2
mem_rdata[15] => mem_rdata_latched_noshuffle[15].DATAB
mem_rdata[15] => mem_rdata_word.DATAA
mem_rdata[15] => Mux0.IN2
mem_rdata[15] => Selector45.IN2
mem_rdata[16] => mem_rdata_latched_noshuffle[16].DATAB
mem_rdata[16] => mem_rdata_word.DATAB
mem_rdata[16] => Mux7.IN1
mem_rdata[16] => mem_rdata_word[16].DATAB
mem_rdata[16] => mem_16bit_buffer.DATAB
mem_rdata[16] => mem_16bit_buffer.DATAB
mem_rdata[17] => mem_rdata_latched_noshuffle[17].DATAB
mem_rdata[17] => mem_rdata_word.DATAB
mem_rdata[17] => Mux6.IN1
mem_rdata[17] => mem_rdata_word[17].DATAB
mem_rdata[17] => mem_16bit_buffer.DATAB
mem_rdata[17] => mem_16bit_buffer.DATAB
mem_rdata[18] => mem_rdata_latched_noshuffle[18].DATAB
mem_rdata[18] => mem_rdata_word.DATAB
mem_rdata[18] => Mux5.IN1
mem_rdata[18] => mem_rdata_word[18].DATAB
mem_rdata[18] => mem_16bit_buffer.DATAB
mem_rdata[18] => mem_16bit_buffer.DATAB
mem_rdata[19] => mem_rdata_latched_noshuffle[19].DATAB
mem_rdata[19] => mem_rdata_word.DATAB
mem_rdata[19] => Mux4.IN1
mem_rdata[19] => mem_rdata_word[19].DATAB
mem_rdata[19] => mem_16bit_buffer.DATAB
mem_rdata[19] => mem_16bit_buffer.DATAB
mem_rdata[20] => mem_rdata_latched_noshuffle[20].DATAB
mem_rdata[20] => mem_rdata_word.DATAB
mem_rdata[20] => Mux3.IN1
mem_rdata[20] => mem_rdata_word[20].DATAB
mem_rdata[20] => mem_16bit_buffer.DATAB
mem_rdata[20] => mem_16bit_buffer.DATAB
mem_rdata[21] => mem_rdata_latched_noshuffle[21].DATAB
mem_rdata[21] => mem_rdata_word.DATAB
mem_rdata[21] => Mux2.IN1
mem_rdata[21] => mem_rdata_word[21].DATAB
mem_rdata[21] => mem_16bit_buffer.DATAB
mem_rdata[21] => mem_16bit_buffer.DATAB
mem_rdata[22] => mem_rdata_latched_noshuffle[22].DATAB
mem_rdata[22] => mem_rdata_word.DATAB
mem_rdata[22] => Mux1.IN1
mem_rdata[22] => mem_rdata_word[22].DATAB
mem_rdata[22] => mem_16bit_buffer.DATAB
mem_rdata[22] => mem_16bit_buffer.DATAB
mem_rdata[23] => mem_rdata_latched_noshuffle[23].DATAB
mem_rdata[23] => mem_rdata_word.DATAB
mem_rdata[23] => Mux0.IN1
mem_rdata[23] => mem_rdata_word[23].DATAB
mem_rdata[23] => mem_16bit_buffer.DATAB
mem_rdata[23] => mem_16bit_buffer.DATAB
mem_rdata[24] => mem_rdata_latched_noshuffle[24].DATAB
mem_rdata[24] => mem_rdata_word.DATAB
mem_rdata[24] => Mux7.IN0
mem_rdata[24] => mem_rdata_word[24].DATAB
mem_rdata[24] => mem_16bit_buffer.DATAB
mem_rdata[24] => mem_16bit_buffer.DATAB
mem_rdata[25] => mem_rdata_latched_noshuffle[25].DATAB
mem_rdata[25] => mem_rdata_word.DATAB
mem_rdata[25] => Mux6.IN0
mem_rdata[25] => mem_rdata_word[25].DATAB
mem_rdata[25] => mem_16bit_buffer.DATAB
mem_rdata[25] => mem_16bit_buffer.DATAB
mem_rdata[26] => mem_rdata_latched_noshuffle[26].DATAB
mem_rdata[26] => mem_rdata_word.DATAB
mem_rdata[26] => Mux5.IN0
mem_rdata[26] => mem_rdata_word[26].DATAB
mem_rdata[26] => mem_16bit_buffer.DATAB
mem_rdata[26] => mem_16bit_buffer.DATAB
mem_rdata[27] => mem_rdata_latched_noshuffle[27].DATAB
mem_rdata[27] => mem_rdata_word.DATAB
mem_rdata[27] => Mux4.IN0
mem_rdata[27] => mem_rdata_word[27].DATAB
mem_rdata[27] => mem_16bit_buffer.DATAB
mem_rdata[27] => mem_16bit_buffer.DATAB
mem_rdata[28] => mem_rdata_latched_noshuffle[28].DATAB
mem_rdata[28] => mem_rdata_word.DATAB
mem_rdata[28] => Mux3.IN0
mem_rdata[28] => mem_rdata_word[28].DATAB
mem_rdata[28] => mem_16bit_buffer.DATAB
mem_rdata[28] => mem_16bit_buffer.DATAB
mem_rdata[29] => mem_rdata_latched_noshuffle[29].DATAB
mem_rdata[29] => mem_rdata_word.DATAB
mem_rdata[29] => Mux2.IN0
mem_rdata[29] => mem_rdata_word[29].DATAB
mem_rdata[29] => mem_16bit_buffer.DATAB
mem_rdata[29] => mem_16bit_buffer.DATAB
mem_rdata[30] => mem_rdata_latched_noshuffle[30].DATAB
mem_rdata[30] => mem_rdata_word.DATAB
mem_rdata[30] => Mux1.IN0
mem_rdata[30] => mem_rdata_word[30].DATAB
mem_rdata[30] => mem_16bit_buffer.DATAB
mem_rdata[30] => mem_16bit_buffer.DATAB
mem_rdata[31] => mem_rdata_latched_noshuffle[31].DATAB
mem_rdata[31] => mem_rdata_word.DATAB
mem_rdata[31] => Mux0.IN0
mem_rdata[31] => mem_rdata_word[31].DATAB
mem_rdata[31] => mem_16bit_buffer.DATAB
mem_rdata[31] => mem_16bit_buffer.DATAB
mem_la_read <= mem_la_read.DB_MAX_OUTPUT_PORT_TYPE
mem_la_write <= mem_la_write.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[0] <= <GND>
mem_la_addr[1] <= <GND>
mem_la_addr[2] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[3] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[4] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[5] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[6] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[7] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[8] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[9] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[10] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[11] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[12] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[13] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[14] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[15] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[16] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[17] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[18] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[19] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[20] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[21] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[22] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[23] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[24] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[25] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[26] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[27] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[28] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[29] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[30] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[31] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[0] <= mem_la_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[1] <= mem_la_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[2] <= mem_la_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[3] <= mem_la_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[4] <= mem_la_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[5] <= mem_la_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[6] <= mem_la_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[7] <= mem_la_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[8] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[9] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[10] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[11] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[12] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[13] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[14] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[15] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[16] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[17] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[18] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[19] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[20] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[21] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[22] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[23] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[24] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[25] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[26] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[27] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[28] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[29] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[30] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[31] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[0] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[1] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[2] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[3] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
pcpi_valid <= pcpi_valid.DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[0] <= pcpi_insn[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[1] <= pcpi_insn[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[2] <= pcpi_insn[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[3] <= pcpi_insn[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[4] <= pcpi_insn[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[5] <= pcpi_insn[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[6] <= pcpi_insn[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[7] <= pcpi_insn[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[8] <= pcpi_insn[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[9] <= pcpi_insn[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[10] <= pcpi_insn[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[11] <= pcpi_insn[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[12] <= pcpi_insn[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[13] <= pcpi_insn[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[14] <= pcpi_insn[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[15] <= pcpi_insn[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[16] <= pcpi_insn[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[17] <= pcpi_insn[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[18] <= pcpi_insn[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[19] <= pcpi_insn[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[20] <= pcpi_insn[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[21] <= pcpi_insn[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[22] <= pcpi_insn[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[23] <= pcpi_insn[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[24] <= pcpi_insn[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[25] <= pcpi_insn[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[26] <= pcpi_insn[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[27] <= pcpi_insn[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[28] <= pcpi_insn[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[29] <= pcpi_insn[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[30] <= pcpi_insn[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[31] <= pcpi_insn[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[0] <= pcpi_rs1[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[1] <= pcpi_rs1[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[2] <= pcpi_rs1[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[3] <= pcpi_rs1[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[4] <= pcpi_rs1[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[5] <= pcpi_rs1[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[6] <= pcpi_rs1[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[7] <= pcpi_rs1[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[8] <= pcpi_rs1[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[9] <= pcpi_rs1[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[10] <= pcpi_rs1[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[11] <= pcpi_rs1[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[12] <= pcpi_rs1[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[13] <= pcpi_rs1[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[14] <= pcpi_rs1[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[15] <= pcpi_rs1[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[16] <= pcpi_rs1[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[17] <= pcpi_rs1[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[18] <= pcpi_rs1[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[19] <= pcpi_rs1[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[20] <= pcpi_rs1[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[21] <= pcpi_rs1[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[22] <= pcpi_rs1[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[23] <= pcpi_rs1[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[24] <= pcpi_rs1[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[25] <= pcpi_rs1[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[26] <= pcpi_rs1[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[27] <= pcpi_rs1[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[28] <= pcpi_rs1[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[29] <= pcpi_rs1[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[30] <= pcpi_rs1[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[31] <= pcpi_rs1[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[0] <= mem_la_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[1] <= mem_la_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[2] <= mem_la_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[3] <= mem_la_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[4] <= mem_la_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[5] <= mem_la_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[6] <= mem_la_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[7] <= mem_la_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[8] <= pcpi_rs2[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[9] <= pcpi_rs2[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[10] <= pcpi_rs2[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[11] <= pcpi_rs2[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[12] <= pcpi_rs2[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[13] <= pcpi_rs2[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[14] <= pcpi_rs2[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[15] <= pcpi_rs2[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[16] <= pcpi_rs2[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[17] <= pcpi_rs2[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[18] <= pcpi_rs2[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[19] <= pcpi_rs2[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[20] <= pcpi_rs2[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[21] <= pcpi_rs2[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[22] <= pcpi_rs2[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[23] <= pcpi_rs2[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[24] <= pcpi_rs2[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[25] <= pcpi_rs2[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[26] <= pcpi_rs2[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[27] <= pcpi_rs2[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[28] <= pcpi_rs2[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[29] <= pcpi_rs2[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[30] <= pcpi_rs2[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[31] <= pcpi_rs2[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_wr => ~NO_FANOUT~
pcpi_rd[0] => ~NO_FANOUT~
pcpi_rd[1] => ~NO_FANOUT~
pcpi_rd[2] => ~NO_FANOUT~
pcpi_rd[3] => ~NO_FANOUT~
pcpi_rd[4] => ~NO_FANOUT~
pcpi_rd[5] => ~NO_FANOUT~
pcpi_rd[6] => ~NO_FANOUT~
pcpi_rd[7] => ~NO_FANOUT~
pcpi_rd[8] => ~NO_FANOUT~
pcpi_rd[9] => ~NO_FANOUT~
pcpi_rd[10] => ~NO_FANOUT~
pcpi_rd[11] => ~NO_FANOUT~
pcpi_rd[12] => ~NO_FANOUT~
pcpi_rd[13] => ~NO_FANOUT~
pcpi_rd[14] => ~NO_FANOUT~
pcpi_rd[15] => ~NO_FANOUT~
pcpi_rd[16] => ~NO_FANOUT~
pcpi_rd[17] => ~NO_FANOUT~
pcpi_rd[18] => ~NO_FANOUT~
pcpi_rd[19] => ~NO_FANOUT~
pcpi_rd[20] => ~NO_FANOUT~
pcpi_rd[21] => ~NO_FANOUT~
pcpi_rd[22] => ~NO_FANOUT~
pcpi_rd[23] => ~NO_FANOUT~
pcpi_rd[24] => ~NO_FANOUT~
pcpi_rd[25] => ~NO_FANOUT~
pcpi_rd[26] => ~NO_FANOUT~
pcpi_rd[27] => ~NO_FANOUT~
pcpi_rd[28] => ~NO_FANOUT~
pcpi_rd[29] => ~NO_FANOUT~
pcpi_rd[30] => ~NO_FANOUT~
pcpi_rd[31] => ~NO_FANOUT~
pcpi_wait => ~NO_FANOUT~
pcpi_ready => ~NO_FANOUT~
irq[0] => next_irq_pending.IN1
irq[1] => next_irq_pending.IN1
irq[2] => next_irq_pending.IN1
irq[3] => next_irq_pending.IN1
irq[4] => next_irq_pending.IN1
irq[5] => next_irq_pending.IN1
irq[6] => next_irq_pending.IN1
irq[7] => next_irq_pending.IN1
irq[8] => next_irq_pending.IN1
irq[9] => next_irq_pending.IN1
irq[10] => next_irq_pending.IN1
irq[11] => next_irq_pending.IN1
irq[12] => next_irq_pending.IN1
irq[13] => next_irq_pending.IN1
irq[14] => next_irq_pending.IN1
irq[15] => next_irq_pending.IN1
irq[16] => next_irq_pending.IN1
irq[17] => next_irq_pending.IN1
irq[18] => next_irq_pending.IN1
irq[19] => next_irq_pending.IN1
irq[20] => next_irq_pending.IN1
irq[21] => next_irq_pending.IN1
irq[22] => next_irq_pending.IN1
irq[23] => next_irq_pending.IN1
irq[24] => next_irq_pending.IN1
irq[25] => next_irq_pending.IN1
irq[26] => next_irq_pending.IN1
irq[27] => next_irq_pending.IN1
irq[28] => next_irq_pending.IN1
irq[29] => next_irq_pending.IN1
irq[30] => next_irq_pending.IN1
irq[31] => next_irq_pending.IN1
eoi[0] <= eoi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[1] <= eoi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[2] <= eoi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[3] <= eoi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[4] <= eoi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[5] <= eoi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[6] <= eoi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[7] <= eoi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[8] <= eoi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[9] <= eoi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[10] <= eoi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[11] <= eoi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[12] <= eoi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[13] <= eoi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[14] <= eoi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[15] <= eoi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[16] <= eoi[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[17] <= eoi[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[18] <= eoi[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[19] <= eoi[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[20] <= eoi[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[21] <= eoi[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[22] <= eoi[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[23] <= eoi[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[24] <= eoi[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[25] <= eoi[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[26] <= eoi[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[27] <= eoi[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[28] <= eoi[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[29] <= eoi[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[30] <= eoi[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[31] <= eoi[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_valid <= trace_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[0] <= trace_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[1] <= trace_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[2] <= trace_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[3] <= trace_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[4] <= trace_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[5] <= trace_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[6] <= trace_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[7] <= trace_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[8] <= trace_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[9] <= trace_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[10] <= trace_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[11] <= trace_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[12] <= trace_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[13] <= trace_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[14] <= trace_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[15] <= trace_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[16] <= trace_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[17] <= trace_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[18] <= trace_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[19] <= trace_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[20] <= trace_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[21] <= trace_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[22] <= trace_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[23] <= trace_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[24] <= trace_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[25] <= trace_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[26] <= trace_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[27] <= trace_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[28] <= trace_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[29] <= trace_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[30] <= trace_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[31] <= trace_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[32] <= trace_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[33] <= trace_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[34] <= trace_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[35] <= trace_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|picosoc|picorv32:cpu|picorv32_pcpi_mul:pcpi_mul
clk => pcpi_rd[0]~reg0.CLK
clk => pcpi_rd[1]~reg0.CLK
clk => pcpi_rd[2]~reg0.CLK
clk => pcpi_rd[3]~reg0.CLK
clk => pcpi_rd[4]~reg0.CLK
clk => pcpi_rd[5]~reg0.CLK
clk => pcpi_rd[6]~reg0.CLK
clk => pcpi_rd[7]~reg0.CLK
clk => pcpi_rd[8]~reg0.CLK
clk => pcpi_rd[9]~reg0.CLK
clk => pcpi_rd[10]~reg0.CLK
clk => pcpi_rd[11]~reg0.CLK
clk => pcpi_rd[12]~reg0.CLK
clk => pcpi_rd[13]~reg0.CLK
clk => pcpi_rd[14]~reg0.CLK
clk => pcpi_rd[15]~reg0.CLK
clk => pcpi_rd[16]~reg0.CLK
clk => pcpi_rd[17]~reg0.CLK
clk => pcpi_rd[18]~reg0.CLK
clk => pcpi_rd[19]~reg0.CLK
clk => pcpi_rd[20]~reg0.CLK
clk => pcpi_rd[21]~reg0.CLK
clk => pcpi_rd[22]~reg0.CLK
clk => pcpi_rd[23]~reg0.CLK
clk => pcpi_rd[24]~reg0.CLK
clk => pcpi_rd[25]~reg0.CLK
clk => pcpi_rd[26]~reg0.CLK
clk => pcpi_rd[27]~reg0.CLK
clk => pcpi_rd[28]~reg0.CLK
clk => pcpi_rd[29]~reg0.CLK
clk => pcpi_rd[30]~reg0.CLK
clk => pcpi_rd[31]~reg0.CLK
clk => pcpi_ready~reg0.CLK
clk => pcpi_wr~reg0.CLK
clk => mul_counter[0].CLK
clk => mul_counter[1].CLK
clk => mul_counter[2].CLK
clk => mul_counter[3].CLK
clk => mul_counter[4].CLK
clk => mul_counter[5].CLK
clk => mul_counter[6].CLK
clk => rdx[0].CLK
clk => rdx[1].CLK
clk => rdx[2].CLK
clk => rdx[3].CLK
clk => rdx[4].CLK
clk => rdx[5].CLK
clk => rdx[6].CLK
clk => rdx[7].CLK
clk => rdx[8].CLK
clk => rdx[9].CLK
clk => rdx[10].CLK
clk => rdx[11].CLK
clk => rdx[12].CLK
clk => rdx[13].CLK
clk => rdx[14].CLK
clk => rdx[15].CLK
clk => rdx[16].CLK
clk => rdx[17].CLK
clk => rdx[18].CLK
clk => rdx[19].CLK
clk => rdx[20].CLK
clk => rdx[21].CLK
clk => rdx[22].CLK
clk => rdx[23].CLK
clk => rdx[24].CLK
clk => rdx[25].CLK
clk => rdx[26].CLK
clk => rdx[27].CLK
clk => rdx[28].CLK
clk => rdx[29].CLK
clk => rdx[30].CLK
clk => rdx[31].CLK
clk => rdx[32].CLK
clk => rdx[33].CLK
clk => rdx[34].CLK
clk => rdx[35].CLK
clk => rdx[36].CLK
clk => rdx[37].CLK
clk => rdx[38].CLK
clk => rdx[39].CLK
clk => rdx[40].CLK
clk => rdx[41].CLK
clk => rdx[42].CLK
clk => rdx[43].CLK
clk => rdx[44].CLK
clk => rdx[45].CLK
clk => rdx[46].CLK
clk => rdx[47].CLK
clk => rdx[48].CLK
clk => rdx[49].CLK
clk => rdx[50].CLK
clk => rdx[51].CLK
clk => rdx[52].CLK
clk => rdx[53].CLK
clk => rdx[54].CLK
clk => rdx[55].CLK
clk => rdx[56].CLK
clk => rdx[57].CLK
clk => rdx[58].CLK
clk => rdx[59].CLK
clk => rdx[60].CLK
clk => rdx[61].CLK
clk => rdx[62].CLK
clk => rdx[63].CLK
clk => rd[0].CLK
clk => rd[1].CLK
clk => rd[2].CLK
clk => rd[3].CLK
clk => rd[4].CLK
clk => rd[5].CLK
clk => rd[6].CLK
clk => rd[7].CLK
clk => rd[8].CLK
clk => rd[9].CLK
clk => rd[10].CLK
clk => rd[11].CLK
clk => rd[12].CLK
clk => rd[13].CLK
clk => rd[14].CLK
clk => rd[15].CLK
clk => rd[16].CLK
clk => rd[17].CLK
clk => rd[18].CLK
clk => rd[19].CLK
clk => rd[20].CLK
clk => rd[21].CLK
clk => rd[22].CLK
clk => rd[23].CLK
clk => rd[24].CLK
clk => rd[25].CLK
clk => rd[26].CLK
clk => rd[27].CLK
clk => rd[28].CLK
clk => rd[29].CLK
clk => rd[30].CLK
clk => rd[31].CLK
clk => rd[32].CLK
clk => rd[33].CLK
clk => rd[34].CLK
clk => rd[35].CLK
clk => rd[36].CLK
clk => rd[37].CLK
clk => rd[38].CLK
clk => rd[39].CLK
clk => rd[40].CLK
clk => rd[41].CLK
clk => rd[42].CLK
clk => rd[43].CLK
clk => rd[44].CLK
clk => rd[45].CLK
clk => rd[46].CLK
clk => rd[47].CLK
clk => rd[48].CLK
clk => rd[49].CLK
clk => rd[50].CLK
clk => rd[51].CLK
clk => rd[52].CLK
clk => rd[53].CLK
clk => rd[54].CLK
clk => rd[55].CLK
clk => rd[56].CLK
clk => rd[57].CLK
clk => rd[58].CLK
clk => rd[59].CLK
clk => rd[60].CLK
clk => rd[61].CLK
clk => rd[62].CLK
clk => rd[63].CLK
clk => rs2[0].CLK
clk => rs2[1].CLK
clk => rs2[2].CLK
clk => rs2[3].CLK
clk => rs2[4].CLK
clk => rs2[5].CLK
clk => rs2[6].CLK
clk => rs2[7].CLK
clk => rs2[8].CLK
clk => rs2[9].CLK
clk => rs2[10].CLK
clk => rs2[11].CLK
clk => rs2[12].CLK
clk => rs2[13].CLK
clk => rs2[14].CLK
clk => rs2[15].CLK
clk => rs2[16].CLK
clk => rs2[17].CLK
clk => rs2[18].CLK
clk => rs2[19].CLK
clk => rs2[20].CLK
clk => rs2[21].CLK
clk => rs2[22].CLK
clk => rs2[23].CLK
clk => rs2[24].CLK
clk => rs2[25].CLK
clk => rs2[26].CLK
clk => rs2[27].CLK
clk => rs2[28].CLK
clk => rs2[29].CLK
clk => rs2[30].CLK
clk => rs2[31].CLK
clk => rs2[32].CLK
clk => rs2[33].CLK
clk => rs2[34].CLK
clk => rs2[35].CLK
clk => rs2[36].CLK
clk => rs2[37].CLK
clk => rs2[38].CLK
clk => rs2[39].CLK
clk => rs2[40].CLK
clk => rs2[41].CLK
clk => rs2[42].CLK
clk => rs2[43].CLK
clk => rs2[44].CLK
clk => rs2[45].CLK
clk => rs2[46].CLK
clk => rs2[47].CLK
clk => rs2[48].CLK
clk => rs2[49].CLK
clk => rs2[50].CLK
clk => rs2[51].CLK
clk => rs2[52].CLK
clk => rs2[53].CLK
clk => rs2[54].CLK
clk => rs2[55].CLK
clk => rs2[56].CLK
clk => rs2[57].CLK
clk => rs2[58].CLK
clk => rs2[59].CLK
clk => rs2[60].CLK
clk => rs2[61].CLK
clk => rs2[62].CLK
clk => rs2[63].CLK
clk => rs1[0].CLK
clk => rs1[1].CLK
clk => rs1[2].CLK
clk => rs1[3].CLK
clk => rs1[4].CLK
clk => rs1[5].CLK
clk => rs1[6].CLK
clk => rs1[7].CLK
clk => rs1[8].CLK
clk => rs1[9].CLK
clk => rs1[10].CLK
clk => rs1[11].CLK
clk => rs1[12].CLK
clk => rs1[13].CLK
clk => rs1[14].CLK
clk => rs1[15].CLK
clk => rs1[16].CLK
clk => rs1[17].CLK
clk => rs1[18].CLK
clk => rs1[19].CLK
clk => rs1[20].CLK
clk => rs1[21].CLK
clk => rs1[22].CLK
clk => rs1[23].CLK
clk => rs1[24].CLK
clk => rs1[25].CLK
clk => rs1[26].CLK
clk => rs1[27].CLK
clk => rs1[28].CLK
clk => rs1[29].CLK
clk => rs1[30].CLK
clk => rs1[31].CLK
clk => rs1[32].CLK
clk => rs1[33].CLK
clk => rs1[34].CLK
clk => rs1[35].CLK
clk => rs1[36].CLK
clk => rs1[37].CLK
clk => rs1[38].CLK
clk => rs1[39].CLK
clk => rs1[40].CLK
clk => rs1[41].CLK
clk => rs1[42].CLK
clk => rs1[43].CLK
clk => rs1[44].CLK
clk => rs1[45].CLK
clk => rs1[46].CLK
clk => rs1[47].CLK
clk => rs1[48].CLK
clk => rs1[49].CLK
clk => rs1[50].CLK
clk => rs1[51].CLK
clk => rs1[52].CLK
clk => rs1[53].CLK
clk => rs1[54].CLK
clk => rs1[55].CLK
clk => rs1[56].CLK
clk => rs1[57].CLK
clk => rs1[58].CLK
clk => rs1[59].CLK
clk => rs1[60].CLK
clk => rs1[61].CLK
clk => rs1[62].CLK
clk => rs1[63].CLK
clk => mul_waiting.CLK
clk => mul_finish.CLK
clk => pcpi_wait_q.CLK
clk => pcpi_wait~reg0.CLK
clk => instr_mulhu.CLK
clk => instr_mulhsu.CLK
clk => instr_mulh.CLK
clk => instr_mul.CLK
resetn => always0.IN0
resetn => always3.IN1
resetn => mul_waiting.OUTPUTSELECT
resetn => mul_finish.OUTPUTSELECT
resetn => rdx[9].ENA
resetn => rdx[8].ENA
resetn => rdx[7].ENA
resetn => rdx[6].ENA
resetn => rdx[5].ENA
resetn => rdx[4].ENA
resetn => rdx[3].ENA
resetn => rdx[2].ENA
resetn => rdx[1].ENA
resetn => rdx[0].ENA
resetn => mul_counter[6].ENA
resetn => mul_counter[5].ENA
resetn => mul_counter[4].ENA
resetn => mul_counter[3].ENA
resetn => mul_counter[2].ENA
resetn => mul_counter[1].ENA
resetn => mul_counter[0].ENA
resetn => rdx[10].ENA
resetn => rdx[11].ENA
resetn => rdx[12].ENA
resetn => rdx[13].ENA
resetn => rdx[14].ENA
resetn => rdx[15].ENA
resetn => rdx[16].ENA
resetn => rdx[17].ENA
resetn => rdx[18].ENA
resetn => rdx[19].ENA
resetn => rdx[20].ENA
resetn => rdx[21].ENA
resetn => rdx[22].ENA
resetn => rdx[23].ENA
resetn => rdx[24].ENA
resetn => rdx[25].ENA
resetn => rdx[26].ENA
resetn => rdx[27].ENA
resetn => rdx[28].ENA
resetn => rdx[29].ENA
resetn => rdx[30].ENA
resetn => rdx[31].ENA
resetn => rdx[32].ENA
resetn => rdx[33].ENA
resetn => rdx[34].ENA
resetn => rdx[35].ENA
resetn => rdx[36].ENA
resetn => rdx[37].ENA
resetn => rdx[38].ENA
resetn => rdx[39].ENA
resetn => rdx[40].ENA
resetn => rdx[41].ENA
resetn => rdx[42].ENA
resetn => rdx[43].ENA
resetn => rdx[44].ENA
resetn => rdx[45].ENA
resetn => rdx[46].ENA
resetn => rdx[47].ENA
resetn => rdx[48].ENA
resetn => rdx[49].ENA
resetn => rdx[50].ENA
resetn => rdx[51].ENA
resetn => rdx[52].ENA
resetn => rdx[53].ENA
resetn => rdx[54].ENA
resetn => rdx[55].ENA
resetn => rdx[56].ENA
resetn => rdx[57].ENA
resetn => rdx[58].ENA
resetn => rdx[59].ENA
resetn => rdx[60].ENA
resetn => rdx[61].ENA
resetn => rdx[62].ENA
resetn => rdx[63].ENA
resetn => rd[0].ENA
resetn => rd[1].ENA
resetn => rd[2].ENA
resetn => rd[3].ENA
resetn => rd[4].ENA
resetn => rd[5].ENA
resetn => rd[6].ENA
resetn => rd[7].ENA
resetn => rd[8].ENA
resetn => rd[9].ENA
resetn => rd[10].ENA
resetn => rd[11].ENA
resetn => rd[12].ENA
resetn => rd[13].ENA
resetn => rd[14].ENA
resetn => rd[15].ENA
resetn => rd[16].ENA
resetn => rd[17].ENA
resetn => rd[18].ENA
resetn => rd[19].ENA
resetn => rd[20].ENA
resetn => rd[21].ENA
resetn => rd[22].ENA
resetn => rd[23].ENA
resetn => rd[24].ENA
resetn => rd[25].ENA
resetn => rd[26].ENA
resetn => rd[27].ENA
resetn => rd[28].ENA
resetn => rd[29].ENA
resetn => rd[30].ENA
resetn => rd[31].ENA
resetn => rd[32].ENA
resetn => rd[33].ENA
resetn => rd[34].ENA
resetn => rd[35].ENA
resetn => rd[36].ENA
resetn => rd[37].ENA
resetn => rd[38].ENA
resetn => rd[39].ENA
resetn => rd[40].ENA
resetn => rd[41].ENA
resetn => rd[42].ENA
resetn => rd[43].ENA
resetn => rd[44].ENA
resetn => rd[45].ENA
resetn => rd[46].ENA
resetn => rd[47].ENA
resetn => rd[48].ENA
resetn => rd[49].ENA
resetn => rd[50].ENA
resetn => rd[51].ENA
resetn => rd[52].ENA
resetn => rd[53].ENA
resetn => rd[54].ENA
resetn => rd[55].ENA
resetn => rd[56].ENA
resetn => rd[57].ENA
resetn => rd[58].ENA
resetn => rd[59].ENA
resetn => rd[60].ENA
resetn => rd[61].ENA
resetn => rd[62].ENA
resetn => rd[63].ENA
resetn => rs2[0].ENA
resetn => rs2[1].ENA
resetn => rs2[2].ENA
resetn => rs2[3].ENA
resetn => rs2[4].ENA
resetn => rs2[5].ENA
resetn => rs2[6].ENA
resetn => rs2[7].ENA
resetn => rs2[8].ENA
resetn => rs2[9].ENA
resetn => rs2[10].ENA
resetn => rs2[11].ENA
resetn => rs2[12].ENA
resetn => rs2[13].ENA
resetn => rs2[14].ENA
resetn => rs2[15].ENA
resetn => rs2[16].ENA
resetn => rs2[17].ENA
resetn => rs2[18].ENA
resetn => rs2[19].ENA
resetn => rs2[20].ENA
resetn => rs2[21].ENA
resetn => rs2[22].ENA
resetn => rs2[23].ENA
resetn => rs2[24].ENA
resetn => rs2[25].ENA
resetn => rs2[26].ENA
resetn => rs2[27].ENA
resetn => rs2[28].ENA
resetn => rs2[29].ENA
resetn => rs2[30].ENA
resetn => rs2[31].ENA
resetn => rs2[32].ENA
resetn => rs2[33].ENA
resetn => rs2[34].ENA
resetn => rs2[35].ENA
resetn => rs2[36].ENA
resetn => rs2[37].ENA
resetn => rs2[38].ENA
resetn => rs2[39].ENA
resetn => rs2[40].ENA
resetn => rs2[41].ENA
resetn => rs2[42].ENA
resetn => rs2[43].ENA
resetn => rs2[44].ENA
resetn => rs2[45].ENA
resetn => rs2[46].ENA
resetn => rs2[47].ENA
resetn => rs2[48].ENA
resetn => rs2[49].ENA
resetn => rs2[50].ENA
resetn => rs2[51].ENA
resetn => rs2[52].ENA
resetn => rs2[53].ENA
resetn => rs2[54].ENA
resetn => rs2[55].ENA
resetn => rs2[56].ENA
resetn => rs2[57].ENA
resetn => rs2[58].ENA
resetn => rs2[59].ENA
resetn => rs2[60].ENA
resetn => rs2[61].ENA
resetn => rs2[62].ENA
resetn => rs2[63].ENA
resetn => rs1[0].ENA
resetn => rs1[1].ENA
resetn => rs1[2].ENA
resetn => rs1[3].ENA
resetn => rs1[4].ENA
resetn => rs1[5].ENA
resetn => rs1[6].ENA
resetn => rs1[7].ENA
resetn => rs1[8].ENA
resetn => rs1[9].ENA
resetn => rs1[10].ENA
resetn => rs1[11].ENA
resetn => rs1[12].ENA
resetn => rs1[13].ENA
resetn => rs1[14].ENA
resetn => rs1[15].ENA
resetn => rs1[16].ENA
resetn => rs1[17].ENA
resetn => rs1[18].ENA
resetn => rs1[19].ENA
resetn => rs1[20].ENA
resetn => rs1[21].ENA
resetn => rs1[22].ENA
resetn => rs1[23].ENA
resetn => rs1[24].ENA
resetn => rs1[25].ENA
resetn => rs1[26].ENA
resetn => rs1[27].ENA
resetn => rs1[28].ENA
resetn => rs1[29].ENA
resetn => rs1[30].ENA
resetn => rs1[31].ENA
resetn => rs1[32].ENA
resetn => rs1[33].ENA
resetn => rs1[34].ENA
resetn => rs1[35].ENA
resetn => rs1[36].ENA
resetn => rs1[37].ENA
resetn => rs1[38].ENA
resetn => rs1[39].ENA
resetn => rs1[40].ENA
resetn => rs1[41].ENA
resetn => rs1[42].ENA
resetn => rs1[43].ENA
resetn => rs1[44].ENA
resetn => rs1[45].ENA
resetn => rs1[46].ENA
resetn => rs1[47].ENA
resetn => rs1[48].ENA
resetn => rs1[49].ENA
resetn => rs1[50].ENA
resetn => rs1[51].ENA
resetn => rs1[52].ENA
resetn => rs1[53].ENA
resetn => rs1[54].ENA
resetn => rs1[55].ENA
resetn => rs1[56].ENA
resetn => rs1[57].ENA
resetn => rs1[58].ENA
resetn => rs1[59].ENA
resetn => rs1[60].ENA
resetn => rs1[61].ENA
resetn => rs1[62].ENA
resetn => rs1[63].ENA
pcpi_valid => always0.IN1
pcpi_insn[0] => Equal0.IN3
pcpi_insn[1] => Equal0.IN2
pcpi_insn[2] => Equal0.IN6
pcpi_insn[3] => Equal0.IN5
pcpi_insn[4] => Equal0.IN1
pcpi_insn[5] => Equal0.IN0
pcpi_insn[6] => Equal0.IN4
pcpi_insn[7] => ~NO_FANOUT~
pcpi_insn[8] => ~NO_FANOUT~
pcpi_insn[9] => ~NO_FANOUT~
pcpi_insn[10] => ~NO_FANOUT~
pcpi_insn[11] => ~NO_FANOUT~
pcpi_insn[12] => Decoder0.IN2
pcpi_insn[13] => Decoder0.IN1
pcpi_insn[14] => Decoder0.IN0
pcpi_insn[15] => ~NO_FANOUT~
pcpi_insn[16] => ~NO_FANOUT~
pcpi_insn[17] => ~NO_FANOUT~
pcpi_insn[18] => ~NO_FANOUT~
pcpi_insn[19] => ~NO_FANOUT~
pcpi_insn[20] => ~NO_FANOUT~
pcpi_insn[21] => ~NO_FANOUT~
pcpi_insn[22] => ~NO_FANOUT~
pcpi_insn[23] => ~NO_FANOUT~
pcpi_insn[24] => ~NO_FANOUT~
pcpi_insn[25] => Equal1.IN0
pcpi_insn[26] => Equal1.IN6
pcpi_insn[27] => Equal1.IN5
pcpi_insn[28] => Equal1.IN4
pcpi_insn[29] => Equal1.IN3
pcpi_insn[30] => Equal1.IN2
pcpi_insn[31] => Equal1.IN1
pcpi_rs1[0] => rs1.DATAB
pcpi_rs1[1] => rs1.DATAB
pcpi_rs1[2] => rs1.DATAB
pcpi_rs1[3] => rs1.DATAB
pcpi_rs1[4] => rs1.DATAB
pcpi_rs1[5] => rs1.DATAB
pcpi_rs1[6] => rs1.DATAB
pcpi_rs1[7] => rs1.DATAB
pcpi_rs1[8] => rs1.DATAB
pcpi_rs1[9] => rs1.DATAB
pcpi_rs1[10] => rs1.DATAB
pcpi_rs1[11] => rs1.DATAB
pcpi_rs1[12] => rs1.DATAB
pcpi_rs1[13] => rs1.DATAB
pcpi_rs1[14] => rs1.DATAB
pcpi_rs1[15] => rs1.DATAB
pcpi_rs1[16] => rs1.DATAB
pcpi_rs1[17] => rs1.DATAB
pcpi_rs1[18] => rs1.DATAB
pcpi_rs1[19] => rs1.DATAB
pcpi_rs1[20] => rs1.DATAB
pcpi_rs1[21] => rs1.DATAB
pcpi_rs1[22] => rs1.DATAB
pcpi_rs1[23] => rs1.DATAB
pcpi_rs1[24] => rs1.DATAB
pcpi_rs1[25] => rs1.DATAB
pcpi_rs1[26] => rs1.DATAB
pcpi_rs1[27] => rs1.DATAB
pcpi_rs1[28] => rs1.DATAB
pcpi_rs1[29] => rs1.DATAB
pcpi_rs1[30] => rs1.DATAB
pcpi_rs1[31] => rs1.DATAB
pcpi_rs1[31] => rs1.DATAB
pcpi_rs2[0] => rs2.DATAB
pcpi_rs2[1] => rs2.DATAB
pcpi_rs2[2] => rs2.DATAB
pcpi_rs2[3] => rs2.DATAB
pcpi_rs2[4] => rs2.DATAB
pcpi_rs2[5] => rs2.DATAB
pcpi_rs2[6] => rs2.DATAB
pcpi_rs2[7] => rs2.DATAB
pcpi_rs2[8] => rs2.DATAB
pcpi_rs2[9] => rs2.DATAB
pcpi_rs2[10] => rs2.DATAB
pcpi_rs2[11] => rs2.DATAB
pcpi_rs2[12] => rs2.DATAB
pcpi_rs2[13] => rs2.DATAB
pcpi_rs2[14] => rs2.DATAB
pcpi_rs2[15] => rs2.DATAB
pcpi_rs2[16] => rs2.DATAB
pcpi_rs2[17] => rs2.DATAB
pcpi_rs2[18] => rs2.DATAB
pcpi_rs2[19] => rs2.DATAB
pcpi_rs2[20] => rs2.DATAB
pcpi_rs2[21] => rs2.DATAB
pcpi_rs2[22] => rs2.DATAB
pcpi_rs2[23] => rs2.DATAB
pcpi_rs2[24] => rs2.DATAB
pcpi_rs2[25] => rs2.DATAB
pcpi_rs2[26] => rs2.DATAB
pcpi_rs2[27] => rs2.DATAB
pcpi_rs2[28] => rs2.DATAB
pcpi_rs2[29] => rs2.DATAB
pcpi_rs2[30] => rs2.DATAB
pcpi_rs2[31] => rs2.DATAB
pcpi_rs2[31] => rs2.DATAB
pcpi_wr <= pcpi_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[0] <= pcpi_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[1] <= pcpi_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[2] <= pcpi_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[3] <= pcpi_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[4] <= pcpi_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[5] <= pcpi_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[6] <= pcpi_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[7] <= pcpi_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[8] <= pcpi_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[9] <= pcpi_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[10] <= pcpi_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[11] <= pcpi_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[12] <= pcpi_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[13] <= pcpi_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[14] <= pcpi_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[15] <= pcpi_rd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[16] <= pcpi_rd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[17] <= pcpi_rd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[18] <= pcpi_rd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[19] <= pcpi_rd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[20] <= pcpi_rd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[21] <= pcpi_rd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[22] <= pcpi_rd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[23] <= pcpi_rd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[24] <= pcpi_rd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[25] <= pcpi_rd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[26] <= pcpi_rd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[27] <= pcpi_rd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[28] <= pcpi_rd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[29] <= pcpi_rd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[30] <= pcpi_rd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[31] <= pcpi_rd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_wait <= pcpi_wait~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_ready <= pcpi_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|picosoc|picorv32:cpu|picorv32_pcpi_div:pcpi_div
clk => quotient_msk[0].CLK
clk => quotient_msk[1].CLK
clk => quotient_msk[2].CLK
clk => quotient_msk[3].CLK
clk => quotient_msk[4].CLK
clk => quotient_msk[5].CLK
clk => quotient_msk[6].CLK
clk => quotient_msk[7].CLK
clk => quotient_msk[8].CLK
clk => quotient_msk[9].CLK
clk => quotient_msk[10].CLK
clk => quotient_msk[11].CLK
clk => quotient_msk[12].CLK
clk => quotient_msk[13].CLK
clk => quotient_msk[14].CLK
clk => quotient_msk[15].CLK
clk => quotient_msk[16].CLK
clk => quotient_msk[17].CLK
clk => quotient_msk[18].CLK
clk => quotient_msk[19].CLK
clk => quotient_msk[20].CLK
clk => quotient_msk[21].CLK
clk => quotient_msk[22].CLK
clk => quotient_msk[23].CLK
clk => quotient_msk[24].CLK
clk => quotient_msk[25].CLK
clk => quotient_msk[26].CLK
clk => quotient_msk[27].CLK
clk => quotient_msk[28].CLK
clk => quotient_msk[29].CLK
clk => quotient_msk[30].CLK
clk => quotient_msk[31].CLK
clk => quotient[0].CLK
clk => quotient[1].CLK
clk => quotient[2].CLK
clk => quotient[3].CLK
clk => quotient[4].CLK
clk => quotient[5].CLK
clk => quotient[6].CLK
clk => quotient[7].CLK
clk => quotient[8].CLK
clk => quotient[9].CLK
clk => quotient[10].CLK
clk => quotient[11].CLK
clk => quotient[12].CLK
clk => quotient[13].CLK
clk => quotient[14].CLK
clk => quotient[15].CLK
clk => quotient[16].CLK
clk => quotient[17].CLK
clk => quotient[18].CLK
clk => quotient[19].CLK
clk => quotient[20].CLK
clk => quotient[21].CLK
clk => quotient[22].CLK
clk => quotient[23].CLK
clk => quotient[24].CLK
clk => quotient[25].CLK
clk => quotient[26].CLK
clk => quotient[27].CLK
clk => quotient[28].CLK
clk => quotient[29].CLK
clk => quotient[30].CLK
clk => quotient[31].CLK
clk => outsign.CLK
clk => divisor[0].CLK
clk => divisor[1].CLK
clk => divisor[2].CLK
clk => divisor[3].CLK
clk => divisor[4].CLK
clk => divisor[5].CLK
clk => divisor[6].CLK
clk => divisor[7].CLK
clk => divisor[8].CLK
clk => divisor[9].CLK
clk => divisor[10].CLK
clk => divisor[11].CLK
clk => divisor[12].CLK
clk => divisor[13].CLK
clk => divisor[14].CLK
clk => divisor[15].CLK
clk => divisor[16].CLK
clk => divisor[17].CLK
clk => divisor[18].CLK
clk => divisor[19].CLK
clk => divisor[20].CLK
clk => divisor[21].CLK
clk => divisor[22].CLK
clk => divisor[23].CLK
clk => divisor[24].CLK
clk => divisor[25].CLK
clk => divisor[26].CLK
clk => divisor[27].CLK
clk => divisor[28].CLK
clk => divisor[29].CLK
clk => divisor[30].CLK
clk => divisor[31].CLK
clk => divisor[32].CLK
clk => divisor[33].CLK
clk => divisor[34].CLK
clk => divisor[35].CLK
clk => divisor[36].CLK
clk => divisor[37].CLK
clk => divisor[38].CLK
clk => divisor[39].CLK
clk => divisor[40].CLK
clk => divisor[41].CLK
clk => divisor[42].CLK
clk => divisor[43].CLK
clk => divisor[44].CLK
clk => divisor[45].CLK
clk => divisor[46].CLK
clk => divisor[47].CLK
clk => divisor[48].CLK
clk => divisor[49].CLK
clk => divisor[50].CLK
clk => divisor[51].CLK
clk => divisor[52].CLK
clk => divisor[53].CLK
clk => divisor[54].CLK
clk => divisor[55].CLK
clk => divisor[56].CLK
clk => divisor[57].CLK
clk => divisor[58].CLK
clk => divisor[59].CLK
clk => divisor[60].CLK
clk => divisor[61].CLK
clk => divisor[62].CLK
clk => dividend[0].CLK
clk => dividend[1].CLK
clk => dividend[2].CLK
clk => dividend[3].CLK
clk => dividend[4].CLK
clk => dividend[5].CLK
clk => dividend[6].CLK
clk => dividend[7].CLK
clk => dividend[8].CLK
clk => dividend[9].CLK
clk => dividend[10].CLK
clk => dividend[11].CLK
clk => dividend[12].CLK
clk => dividend[13].CLK
clk => dividend[14].CLK
clk => dividend[15].CLK
clk => dividend[16].CLK
clk => dividend[17].CLK
clk => dividend[18].CLK
clk => dividend[19].CLK
clk => dividend[20].CLK
clk => dividend[21].CLK
clk => dividend[22].CLK
clk => dividend[23].CLK
clk => dividend[24].CLK
clk => dividend[25].CLK
clk => dividend[26].CLK
clk => dividend[27].CLK
clk => dividend[28].CLK
clk => dividend[29].CLK
clk => dividend[30].CLK
clk => dividend[31].CLK
clk => running.CLK
clk => pcpi_rd[0]~reg0.CLK
clk => pcpi_rd[1]~reg0.CLK
clk => pcpi_rd[2]~reg0.CLK
clk => pcpi_rd[3]~reg0.CLK
clk => pcpi_rd[4]~reg0.CLK
clk => pcpi_rd[5]~reg0.CLK
clk => pcpi_rd[6]~reg0.CLK
clk => pcpi_rd[7]~reg0.CLK
clk => pcpi_rd[8]~reg0.CLK
clk => pcpi_rd[9]~reg0.CLK
clk => pcpi_rd[10]~reg0.CLK
clk => pcpi_rd[11]~reg0.CLK
clk => pcpi_rd[12]~reg0.CLK
clk => pcpi_rd[13]~reg0.CLK
clk => pcpi_rd[14]~reg0.CLK
clk => pcpi_rd[15]~reg0.CLK
clk => pcpi_rd[16]~reg0.CLK
clk => pcpi_rd[17]~reg0.CLK
clk => pcpi_rd[18]~reg0.CLK
clk => pcpi_rd[19]~reg0.CLK
clk => pcpi_rd[20]~reg0.CLK
clk => pcpi_rd[21]~reg0.CLK
clk => pcpi_rd[22]~reg0.CLK
clk => pcpi_rd[23]~reg0.CLK
clk => pcpi_rd[24]~reg0.CLK
clk => pcpi_rd[25]~reg0.CLK
clk => pcpi_rd[26]~reg0.CLK
clk => pcpi_rd[27]~reg0.CLK
clk => pcpi_rd[28]~reg0.CLK
clk => pcpi_rd[29]~reg0.CLK
clk => pcpi_rd[30]~reg0.CLK
clk => pcpi_rd[31]~reg0.CLK
clk => pcpi_wr~reg0.CLK
clk => pcpi_ready~reg0.CLK
clk => pcpi_wait_q.CLK
clk => pcpi_wait~reg0.CLK
clk => instr_remu.CLK
clk => instr_rem.CLK
clk => instr_divu.CLK
clk => instr_div.CLK
resetn => always0.IN0
resetn => pcpi_wait.IN1
resetn => pcpi_wait_q.IN1
resetn => running.OUTPUTSELECT
resetn => pcpi_wr.OUTPUTSELECT
resetn => quotient_msk[4].ENA
resetn => quotient_msk[3].ENA
resetn => quotient_msk[2].ENA
resetn => quotient_msk[1].ENA
resetn => quotient_msk[0].ENA
resetn => quotient_msk[5].ENA
resetn => quotient_msk[6].ENA
resetn => quotient_msk[7].ENA
resetn => quotient_msk[8].ENA
resetn => quotient_msk[9].ENA
resetn => quotient_msk[10].ENA
resetn => quotient_msk[11].ENA
resetn => quotient_msk[12].ENA
resetn => quotient_msk[13].ENA
resetn => quotient_msk[14].ENA
resetn => quotient_msk[15].ENA
resetn => quotient_msk[16].ENA
resetn => quotient_msk[17].ENA
resetn => quotient_msk[18].ENA
resetn => quotient_msk[19].ENA
resetn => quotient_msk[20].ENA
resetn => quotient_msk[21].ENA
resetn => quotient_msk[22].ENA
resetn => quotient_msk[23].ENA
resetn => quotient_msk[24].ENA
resetn => quotient_msk[25].ENA
resetn => quotient_msk[26].ENA
resetn => quotient_msk[27].ENA
resetn => quotient_msk[28].ENA
resetn => quotient_msk[29].ENA
resetn => quotient_msk[30].ENA
resetn => quotient_msk[31].ENA
resetn => quotient[0].ENA
resetn => quotient[1].ENA
resetn => quotient[2].ENA
resetn => quotient[3].ENA
resetn => quotient[4].ENA
resetn => quotient[5].ENA
resetn => quotient[6].ENA
resetn => quotient[7].ENA
resetn => quotient[8].ENA
resetn => quotient[9].ENA
resetn => quotient[10].ENA
resetn => quotient[11].ENA
resetn => quotient[12].ENA
resetn => quotient[13].ENA
resetn => quotient[14].ENA
resetn => quotient[15].ENA
resetn => quotient[16].ENA
resetn => quotient[17].ENA
resetn => quotient[18].ENA
resetn => quotient[19].ENA
resetn => quotient[20].ENA
resetn => quotient[21].ENA
resetn => quotient[22].ENA
resetn => quotient[23].ENA
resetn => quotient[24].ENA
resetn => quotient[25].ENA
resetn => quotient[26].ENA
resetn => quotient[27].ENA
resetn => quotient[28].ENA
resetn => quotient[29].ENA
resetn => quotient[30].ENA
resetn => quotient[31].ENA
resetn => outsign.ENA
resetn => divisor[0].ENA
resetn => divisor[1].ENA
resetn => divisor[2].ENA
resetn => divisor[3].ENA
resetn => divisor[4].ENA
resetn => divisor[5].ENA
resetn => divisor[6].ENA
resetn => divisor[7].ENA
resetn => divisor[8].ENA
resetn => divisor[9].ENA
resetn => divisor[10].ENA
resetn => divisor[11].ENA
resetn => divisor[12].ENA
resetn => divisor[13].ENA
resetn => divisor[14].ENA
resetn => divisor[15].ENA
resetn => divisor[16].ENA
resetn => divisor[17].ENA
resetn => divisor[18].ENA
resetn => divisor[19].ENA
resetn => divisor[20].ENA
resetn => divisor[21].ENA
resetn => divisor[22].ENA
resetn => divisor[23].ENA
resetn => divisor[24].ENA
resetn => divisor[25].ENA
resetn => divisor[26].ENA
resetn => divisor[27].ENA
resetn => divisor[28].ENA
resetn => divisor[29].ENA
resetn => divisor[30].ENA
resetn => divisor[31].ENA
resetn => divisor[32].ENA
resetn => divisor[33].ENA
resetn => divisor[34].ENA
resetn => divisor[35].ENA
resetn => divisor[36].ENA
resetn => divisor[37].ENA
resetn => divisor[38].ENA
resetn => divisor[39].ENA
resetn => divisor[40].ENA
resetn => divisor[41].ENA
resetn => divisor[42].ENA
resetn => divisor[43].ENA
resetn => divisor[44].ENA
resetn => divisor[45].ENA
resetn => divisor[46].ENA
resetn => divisor[47].ENA
resetn => divisor[48].ENA
resetn => divisor[49].ENA
resetn => divisor[50].ENA
resetn => divisor[51].ENA
resetn => divisor[52].ENA
resetn => divisor[53].ENA
resetn => divisor[54].ENA
resetn => divisor[55].ENA
resetn => divisor[56].ENA
resetn => divisor[57].ENA
resetn => divisor[58].ENA
resetn => divisor[59].ENA
resetn => divisor[60].ENA
resetn => divisor[61].ENA
resetn => divisor[62].ENA
resetn => dividend[0].ENA
resetn => dividend[1].ENA
resetn => dividend[2].ENA
resetn => dividend[3].ENA
resetn => dividend[4].ENA
resetn => dividend[5].ENA
resetn => dividend[6].ENA
resetn => dividend[7].ENA
resetn => dividend[8].ENA
resetn => dividend[9].ENA
resetn => dividend[10].ENA
resetn => dividend[11].ENA
resetn => dividend[12].ENA
resetn => dividend[13].ENA
resetn => dividend[14].ENA
resetn => dividend[15].ENA
resetn => dividend[16].ENA
resetn => dividend[17].ENA
resetn => dividend[18].ENA
resetn => dividend[19].ENA
resetn => dividend[20].ENA
resetn => dividend[21].ENA
resetn => dividend[22].ENA
resetn => dividend[23].ENA
resetn => dividend[24].ENA
resetn => dividend[25].ENA
resetn => dividend[26].ENA
resetn => dividend[27].ENA
resetn => dividend[28].ENA
resetn => dividend[29].ENA
resetn => dividend[30].ENA
resetn => dividend[31].ENA
pcpi_valid => always0.IN1
pcpi_insn[0] => Equal0.IN3
pcpi_insn[1] => Equal0.IN2
pcpi_insn[2] => Equal0.IN6
pcpi_insn[3] => Equal0.IN5
pcpi_insn[4] => Equal0.IN1
pcpi_insn[5] => Equal0.IN0
pcpi_insn[6] => Equal0.IN4
pcpi_insn[7] => ~NO_FANOUT~
pcpi_insn[8] => ~NO_FANOUT~
pcpi_insn[9] => ~NO_FANOUT~
pcpi_insn[10] => ~NO_FANOUT~
pcpi_insn[11] => ~NO_FANOUT~
pcpi_insn[12] => Decoder0.IN2
pcpi_insn[13] => Decoder0.IN1
pcpi_insn[14] => Decoder0.IN0
pcpi_insn[15] => ~NO_FANOUT~
pcpi_insn[16] => ~NO_FANOUT~
pcpi_insn[17] => ~NO_FANOUT~
pcpi_insn[18] => ~NO_FANOUT~
pcpi_insn[19] => ~NO_FANOUT~
pcpi_insn[20] => ~NO_FANOUT~
pcpi_insn[21] => ~NO_FANOUT~
pcpi_insn[22] => ~NO_FANOUT~
pcpi_insn[23] => ~NO_FANOUT~
pcpi_insn[24] => ~NO_FANOUT~
pcpi_insn[25] => Equal1.IN0
pcpi_insn[26] => Equal1.IN6
pcpi_insn[27] => Equal1.IN5
pcpi_insn[28] => Equal1.IN4
pcpi_insn[29] => Equal1.IN3
pcpi_insn[30] => Equal1.IN2
pcpi_insn[31] => Equal1.IN1
pcpi_rs1[0] => dividend.DATAA
pcpi_rs1[0] => Add0.IN33
pcpi_rs1[1] => dividend.DATAA
pcpi_rs1[1] => Add0.IN32
pcpi_rs1[2] => dividend.DATAA
pcpi_rs1[2] => Add0.IN31
pcpi_rs1[3] => dividend.DATAA
pcpi_rs1[3] => Add0.IN30
pcpi_rs1[4] => dividend.DATAA
pcpi_rs1[4] => Add0.IN29
pcpi_rs1[5] => dividend.DATAA
pcpi_rs1[5] => Add0.IN28
pcpi_rs1[6] => dividend.DATAA
pcpi_rs1[6] => Add0.IN27
pcpi_rs1[7] => dividend.DATAA
pcpi_rs1[7] => Add0.IN26
pcpi_rs1[8] => dividend.DATAA
pcpi_rs1[8] => Add0.IN25
pcpi_rs1[9] => dividend.DATAA
pcpi_rs1[9] => Add0.IN24
pcpi_rs1[10] => dividend.DATAA
pcpi_rs1[10] => Add0.IN23
pcpi_rs1[11] => dividend.DATAA
pcpi_rs1[11] => Add0.IN22
pcpi_rs1[12] => dividend.DATAA
pcpi_rs1[12] => Add0.IN21
pcpi_rs1[13] => dividend.DATAA
pcpi_rs1[13] => Add0.IN20
pcpi_rs1[14] => dividend.DATAA
pcpi_rs1[14] => Add0.IN19
pcpi_rs1[15] => dividend.DATAA
pcpi_rs1[15] => Add0.IN18
pcpi_rs1[16] => dividend.DATAA
pcpi_rs1[16] => Add0.IN17
pcpi_rs1[17] => dividend.DATAA
pcpi_rs1[17] => Add0.IN16
pcpi_rs1[18] => dividend.DATAA
pcpi_rs1[18] => Add0.IN15
pcpi_rs1[19] => dividend.DATAA
pcpi_rs1[19] => Add0.IN14
pcpi_rs1[20] => dividend.DATAA
pcpi_rs1[20] => Add0.IN13
pcpi_rs1[21] => dividend.DATAA
pcpi_rs1[21] => Add0.IN12
pcpi_rs1[22] => dividend.DATAA
pcpi_rs1[22] => Add0.IN11
pcpi_rs1[23] => dividend.DATAA
pcpi_rs1[23] => Add0.IN10
pcpi_rs1[24] => dividend.DATAA
pcpi_rs1[24] => Add0.IN9
pcpi_rs1[25] => dividend.DATAA
pcpi_rs1[25] => Add0.IN8
pcpi_rs1[26] => dividend.DATAA
pcpi_rs1[26] => Add0.IN7
pcpi_rs1[27] => dividend.DATAA
pcpi_rs1[27] => Add0.IN6
pcpi_rs1[28] => dividend.DATAA
pcpi_rs1[28] => Add0.IN5
pcpi_rs1[29] => dividend.DATAA
pcpi_rs1[29] => Add0.IN4
pcpi_rs1[30] => dividend.DATAA
pcpi_rs1[30] => Add0.IN3
pcpi_rs1[31] => dividend.IN1
pcpi_rs1[31] => dividend.DATAA
pcpi_rs1[31] => outsign.IN0
pcpi_rs1[31] => outsign.IN1
pcpi_rs1[31] => Add0.IN2
pcpi_rs2[0] => divisor.DATAA
pcpi_rs2[0] => WideOr1.IN0
pcpi_rs2[0] => Add1.IN64
pcpi_rs2[1] => divisor.DATAA
pcpi_rs2[1] => WideOr1.IN1
pcpi_rs2[1] => Add1.IN63
pcpi_rs2[2] => divisor.DATAA
pcpi_rs2[2] => WideOr1.IN2
pcpi_rs2[2] => Add1.IN62
pcpi_rs2[3] => divisor.DATAA
pcpi_rs2[3] => WideOr1.IN3
pcpi_rs2[3] => Add1.IN61
pcpi_rs2[4] => divisor.DATAA
pcpi_rs2[4] => WideOr1.IN4
pcpi_rs2[4] => Add1.IN60
pcpi_rs2[5] => divisor.DATAA
pcpi_rs2[5] => WideOr1.IN5
pcpi_rs2[5] => Add1.IN59
pcpi_rs2[6] => divisor.DATAA
pcpi_rs2[6] => WideOr1.IN6
pcpi_rs2[6] => Add1.IN58
pcpi_rs2[7] => divisor.DATAA
pcpi_rs2[7] => WideOr1.IN7
pcpi_rs2[7] => Add1.IN57
pcpi_rs2[8] => divisor.DATAA
pcpi_rs2[8] => WideOr1.IN8
pcpi_rs2[8] => Add1.IN56
pcpi_rs2[9] => divisor.DATAA
pcpi_rs2[9] => WideOr1.IN9
pcpi_rs2[9] => Add1.IN55
pcpi_rs2[10] => divisor.DATAA
pcpi_rs2[10] => WideOr1.IN10
pcpi_rs2[10] => Add1.IN54
pcpi_rs2[11] => divisor.DATAA
pcpi_rs2[11] => WideOr1.IN11
pcpi_rs2[11] => Add1.IN53
pcpi_rs2[12] => divisor.DATAA
pcpi_rs2[12] => WideOr1.IN12
pcpi_rs2[12] => Add1.IN52
pcpi_rs2[13] => divisor.DATAA
pcpi_rs2[13] => WideOr1.IN13
pcpi_rs2[13] => Add1.IN51
pcpi_rs2[14] => divisor.DATAA
pcpi_rs2[14] => WideOr1.IN14
pcpi_rs2[14] => Add1.IN50
pcpi_rs2[15] => divisor.DATAA
pcpi_rs2[15] => WideOr1.IN15
pcpi_rs2[15] => Add1.IN49
pcpi_rs2[16] => divisor.DATAA
pcpi_rs2[16] => WideOr1.IN16
pcpi_rs2[16] => Add1.IN48
pcpi_rs2[17] => divisor.DATAA
pcpi_rs2[17] => WideOr1.IN17
pcpi_rs2[17] => Add1.IN47
pcpi_rs2[18] => divisor.DATAA
pcpi_rs2[18] => WideOr1.IN18
pcpi_rs2[18] => Add1.IN46
pcpi_rs2[19] => divisor.DATAA
pcpi_rs2[19] => WideOr1.IN19
pcpi_rs2[19] => Add1.IN45
pcpi_rs2[20] => divisor.DATAA
pcpi_rs2[20] => WideOr1.IN20
pcpi_rs2[20] => Add1.IN44
pcpi_rs2[21] => divisor.DATAA
pcpi_rs2[21] => WideOr1.IN21
pcpi_rs2[21] => Add1.IN43
pcpi_rs2[22] => divisor.DATAA
pcpi_rs2[22] => WideOr1.IN22
pcpi_rs2[22] => Add1.IN42
pcpi_rs2[23] => divisor.DATAA
pcpi_rs2[23] => WideOr1.IN23
pcpi_rs2[23] => Add1.IN41
pcpi_rs2[24] => divisor.DATAA
pcpi_rs2[24] => WideOr1.IN24
pcpi_rs2[24] => Add1.IN40
pcpi_rs2[25] => divisor.DATAA
pcpi_rs2[25] => WideOr1.IN25
pcpi_rs2[25] => Add1.IN39
pcpi_rs2[26] => divisor.DATAA
pcpi_rs2[26] => WideOr1.IN26
pcpi_rs2[26] => Add1.IN38
pcpi_rs2[27] => divisor.DATAA
pcpi_rs2[27] => WideOr1.IN27
pcpi_rs2[27] => Add1.IN37
pcpi_rs2[28] => divisor.DATAA
pcpi_rs2[28] => WideOr1.IN28
pcpi_rs2[28] => Add1.IN36
pcpi_rs2[29] => divisor.DATAA
pcpi_rs2[29] => WideOr1.IN29
pcpi_rs2[29] => Add1.IN35
pcpi_rs2[30] => divisor.DATAA
pcpi_rs2[30] => WideOr1.IN30
pcpi_rs2[30] => Add1.IN34
pcpi_rs2[31] => divisor.IN1
pcpi_rs2[31] => divisor.DATAA
pcpi_rs2[31] => outsign.IN1
pcpi_rs2[31] => WideOr1.IN31
pcpi_rs2[31] => Add1.IN33
pcpi_wr <= pcpi_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[0] <= pcpi_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[1] <= pcpi_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[2] <= pcpi_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[3] <= pcpi_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[4] <= pcpi_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[5] <= pcpi_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[6] <= pcpi_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[7] <= pcpi_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[8] <= pcpi_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[9] <= pcpi_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[10] <= pcpi_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[11] <= pcpi_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[12] <= pcpi_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[13] <= pcpi_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[14] <= pcpi_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[15] <= pcpi_rd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[16] <= pcpi_rd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[17] <= pcpi_rd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[18] <= pcpi_rd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[19] <= pcpi_rd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[20] <= pcpi_rd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[21] <= pcpi_rd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[22] <= pcpi_rd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[23] <= pcpi_rd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[24] <= pcpi_rd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[25] <= pcpi_rd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[26] <= pcpi_rd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[27] <= pcpi_rd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[28] <= pcpi_rd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[29] <= pcpi_rd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[30] <= pcpi_rd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[31] <= pcpi_rd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_wait <= pcpi_wait~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_ready <= pcpi_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|picosoc|rom:rom_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|picosoc|rom:rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6t91:auto_generated.address_a[0]
address_a[1] => altsyncram_6t91:auto_generated.address_a[1]
address_a[2] => altsyncram_6t91:auto_generated.address_a[2]
address_a[3] => altsyncram_6t91:auto_generated.address_a[3]
address_a[4] => altsyncram_6t91:auto_generated.address_a[4]
address_a[5] => altsyncram_6t91:auto_generated.address_a[5]
address_a[6] => altsyncram_6t91:auto_generated.address_a[6]
address_a[7] => altsyncram_6t91:auto_generated.address_a[7]
address_a[8] => altsyncram_6t91:auto_generated.address_a[8]
address_a[9] => altsyncram_6t91:auto_generated.address_a[9]
address_a[10] => altsyncram_6t91:auto_generated.address_a[10]
address_a[11] => altsyncram_6t91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6t91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6t91:auto_generated.q_a[0]
q_a[1] <= altsyncram_6t91:auto_generated.q_a[1]
q_a[2] <= altsyncram_6t91:auto_generated.q_a[2]
q_a[3] <= altsyncram_6t91:auto_generated.q_a[3]
q_a[4] <= altsyncram_6t91:auto_generated.q_a[4]
q_a[5] <= altsyncram_6t91:auto_generated.q_a[5]
q_a[6] <= altsyncram_6t91:auto_generated.q_a[6]
q_a[7] <= altsyncram_6t91:auto_generated.q_a[7]
q_a[8] <= altsyncram_6t91:auto_generated.q_a[8]
q_a[9] <= altsyncram_6t91:auto_generated.q_a[9]
q_a[10] <= altsyncram_6t91:auto_generated.q_a[10]
q_a[11] <= altsyncram_6t91:auto_generated.q_a[11]
q_a[12] <= altsyncram_6t91:auto_generated.q_a[12]
q_a[13] <= altsyncram_6t91:auto_generated.q_a[13]
q_a[14] <= altsyncram_6t91:auto_generated.q_a[14]
q_a[15] <= altsyncram_6t91:auto_generated.q_a[15]
q_a[16] <= altsyncram_6t91:auto_generated.q_a[16]
q_a[17] <= altsyncram_6t91:auto_generated.q_a[17]
q_a[18] <= altsyncram_6t91:auto_generated.q_a[18]
q_a[19] <= altsyncram_6t91:auto_generated.q_a[19]
q_a[20] <= altsyncram_6t91:auto_generated.q_a[20]
q_a[21] <= altsyncram_6t91:auto_generated.q_a[21]
q_a[22] <= altsyncram_6t91:auto_generated.q_a[22]
q_a[23] <= altsyncram_6t91:auto_generated.q_a[23]
q_a[24] <= altsyncram_6t91:auto_generated.q_a[24]
q_a[25] <= altsyncram_6t91:auto_generated.q_a[25]
q_a[26] <= altsyncram_6t91:auto_generated.q_a[26]
q_a[27] <= altsyncram_6t91:auto_generated.q_a[27]
q_a[28] <= altsyncram_6t91:auto_generated.q_a[28]
q_a[29] <= altsyncram_6t91:auto_generated.q_a[29]
q_a[30] <= altsyncram_6t91:auto_generated.q_a[30]
q_a[31] <= altsyncram_6t91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|picosoc|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|picosoc|ram:ram_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|picosoc|ram:ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_bkf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bkf1:auto_generated.data_a[0]
data_a[1] => altsyncram_bkf1:auto_generated.data_a[1]
data_a[2] => altsyncram_bkf1:auto_generated.data_a[2]
data_a[3] => altsyncram_bkf1:auto_generated.data_a[3]
data_a[4] => altsyncram_bkf1:auto_generated.data_a[4]
data_a[5] => altsyncram_bkf1:auto_generated.data_a[5]
data_a[6] => altsyncram_bkf1:auto_generated.data_a[6]
data_a[7] => altsyncram_bkf1:auto_generated.data_a[7]
data_a[8] => altsyncram_bkf1:auto_generated.data_a[8]
data_a[9] => altsyncram_bkf1:auto_generated.data_a[9]
data_a[10] => altsyncram_bkf1:auto_generated.data_a[10]
data_a[11] => altsyncram_bkf1:auto_generated.data_a[11]
data_a[12] => altsyncram_bkf1:auto_generated.data_a[12]
data_a[13] => altsyncram_bkf1:auto_generated.data_a[13]
data_a[14] => altsyncram_bkf1:auto_generated.data_a[14]
data_a[15] => altsyncram_bkf1:auto_generated.data_a[15]
data_a[16] => altsyncram_bkf1:auto_generated.data_a[16]
data_a[17] => altsyncram_bkf1:auto_generated.data_a[17]
data_a[18] => altsyncram_bkf1:auto_generated.data_a[18]
data_a[19] => altsyncram_bkf1:auto_generated.data_a[19]
data_a[20] => altsyncram_bkf1:auto_generated.data_a[20]
data_a[21] => altsyncram_bkf1:auto_generated.data_a[21]
data_a[22] => altsyncram_bkf1:auto_generated.data_a[22]
data_a[23] => altsyncram_bkf1:auto_generated.data_a[23]
data_a[24] => altsyncram_bkf1:auto_generated.data_a[24]
data_a[25] => altsyncram_bkf1:auto_generated.data_a[25]
data_a[26] => altsyncram_bkf1:auto_generated.data_a[26]
data_a[27] => altsyncram_bkf1:auto_generated.data_a[27]
data_a[28] => altsyncram_bkf1:auto_generated.data_a[28]
data_a[29] => altsyncram_bkf1:auto_generated.data_a[29]
data_a[30] => altsyncram_bkf1:auto_generated.data_a[30]
data_a[31] => altsyncram_bkf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_bkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_bkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_bkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_bkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_bkf1:auto_generated.address_a[5]
address_a[6] => altsyncram_bkf1:auto_generated.address_a[6]
address_a[7] => altsyncram_bkf1:auto_generated.address_a[7]
address_a[8] => altsyncram_bkf1:auto_generated.address_a[8]
address_a[9] => altsyncram_bkf1:auto_generated.address_a[9]
address_a[10] => altsyncram_bkf1:auto_generated.address_a[10]
address_a[11] => altsyncram_bkf1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_bkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_bkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_bkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_bkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_bkf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_bkf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_bkf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_bkf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_bkf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_bkf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_bkf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_bkf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_bkf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_bkf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_bkf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_bkf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_bkf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_bkf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_bkf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_bkf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_bkf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_bkf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_bkf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_bkf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_bkf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_bkf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_bkf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_bkf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_bkf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_bkf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_bkf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|picosoc|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|picosoc|simpleuart:simpleuart
clk => send_bitcnt[0].CLK
clk => send_bitcnt[1].CLK
clk => send_bitcnt[2].CLK
clk => send_bitcnt[3].CLK
clk => send_pattern[0].CLK
clk => send_pattern[1].CLK
clk => send_pattern[2].CLK
clk => send_pattern[3].CLK
clk => send_pattern[4].CLK
clk => send_pattern[5].CLK
clk => send_pattern[6].CLK
clk => send_pattern[7].CLK
clk => send_pattern[8].CLK
clk => send_pattern[9].CLK
clk => send_divcnt[0].CLK
clk => send_divcnt[1].CLK
clk => send_divcnt[2].CLK
clk => send_divcnt[3].CLK
clk => send_divcnt[4].CLK
clk => send_divcnt[5].CLK
clk => send_divcnt[6].CLK
clk => send_divcnt[7].CLK
clk => send_divcnt[8].CLK
clk => send_divcnt[9].CLK
clk => send_divcnt[10].CLK
clk => send_divcnt[11].CLK
clk => send_divcnt[12].CLK
clk => send_divcnt[13].CLK
clk => send_divcnt[14].CLK
clk => send_divcnt[15].CLK
clk => send_divcnt[16].CLK
clk => send_divcnt[17].CLK
clk => send_divcnt[18].CLK
clk => send_divcnt[19].CLK
clk => send_divcnt[20].CLK
clk => send_divcnt[21].CLK
clk => send_divcnt[22].CLK
clk => send_divcnt[23].CLK
clk => send_divcnt[24].CLK
clk => send_divcnt[25].CLK
clk => send_divcnt[26].CLK
clk => send_divcnt[27].CLK
clk => send_divcnt[28].CLK
clk => send_divcnt[29].CLK
clk => send_divcnt[30].CLK
clk => send_divcnt[31].CLK
clk => send_dummy.CLK
clk => recv_buf_valid.CLK
clk => recv_buf_data[0].CLK
clk => recv_buf_data[1].CLK
clk => recv_buf_data[2].CLK
clk => recv_buf_data[3].CLK
clk => recv_buf_data[4].CLK
clk => recv_buf_data[5].CLK
clk => recv_buf_data[6].CLK
clk => recv_buf_data[7].CLK
clk => recv_pattern[0].CLK
clk => recv_pattern[1].CLK
clk => recv_pattern[2].CLK
clk => recv_pattern[3].CLK
clk => recv_pattern[4].CLK
clk => recv_pattern[5].CLK
clk => recv_pattern[6].CLK
clk => recv_pattern[7].CLK
clk => recv_divcnt[0].CLK
clk => recv_divcnt[1].CLK
clk => recv_divcnt[2].CLK
clk => recv_divcnt[3].CLK
clk => recv_divcnt[4].CLK
clk => recv_divcnt[5].CLK
clk => recv_divcnt[6].CLK
clk => recv_divcnt[7].CLK
clk => recv_divcnt[8].CLK
clk => recv_divcnt[9].CLK
clk => recv_divcnt[10].CLK
clk => recv_divcnt[11].CLK
clk => recv_divcnt[12].CLK
clk => recv_divcnt[13].CLK
clk => recv_divcnt[14].CLK
clk => recv_divcnt[15].CLK
clk => recv_divcnt[16].CLK
clk => recv_divcnt[17].CLK
clk => recv_divcnt[18].CLK
clk => recv_divcnt[19].CLK
clk => recv_divcnt[20].CLK
clk => recv_divcnt[21].CLK
clk => recv_divcnt[22].CLK
clk => recv_divcnt[23].CLK
clk => recv_divcnt[24].CLK
clk => recv_divcnt[25].CLK
clk => recv_divcnt[26].CLK
clk => recv_divcnt[27].CLK
clk => recv_divcnt[28].CLK
clk => recv_divcnt[29].CLK
clk => recv_divcnt[30].CLK
clk => recv_divcnt[31].CLK
clk => recv_state[0].CLK
clk => recv_state[1].CLK
clk => recv_state[2].CLK
clk => recv_state[3].CLK
clk => cfg_divider[0].CLK
clk => cfg_divider[1].CLK
clk => cfg_divider[2].CLK
clk => cfg_divider[3].CLK
clk => cfg_divider[4].CLK
clk => cfg_divider[5].CLK
clk => cfg_divider[6].CLK
clk => cfg_divider[7].CLK
clk => cfg_divider[8].CLK
clk => cfg_divider[9].CLK
clk => cfg_divider[10].CLK
clk => cfg_divider[11].CLK
clk => cfg_divider[12].CLK
clk => cfg_divider[13].CLK
clk => cfg_divider[14].CLK
clk => cfg_divider[15].CLK
clk => cfg_divider[16].CLK
clk => cfg_divider[17].CLK
clk => cfg_divider[18].CLK
clk => cfg_divider[19].CLK
clk => cfg_divider[20].CLK
clk => cfg_divider[21].CLK
clk => cfg_divider[22].CLK
clk => cfg_divider[23].CLK
clk => cfg_divider[24].CLK
clk => cfg_divider[25].CLK
clk => cfg_divider[26].CLK
clk => cfg_divider[27].CLK
clk => cfg_divider[28].CLK
clk => cfg_divider[29].CLK
clk => cfg_divider[30].CLK
clk => cfg_divider[31].CLK
resetn => send_pattern.OUTPUTSELECT
resetn => send_pattern.OUTPUTSELECT
resetn => send_pattern.OUTPUTSELECT
resetn => send_pattern.OUTPUTSELECT
resetn => send_pattern.OUTPUTSELECT
resetn => send_pattern.OUTPUTSELECT
resetn => send_pattern.OUTPUTSELECT
resetn => send_pattern.OUTPUTSELECT
resetn => send_pattern.OUTPUTSELECT
resetn => send_pattern.OUTPUTSELECT
resetn => send_bitcnt.OUTPUTSELECT
resetn => send_bitcnt.OUTPUTSELECT
resetn => send_bitcnt.OUTPUTSELECT
resetn => send_bitcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_divcnt.OUTPUTSELECT
resetn => send_dummy.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => cfg_divider.OUTPUTSELECT
resetn => recv_state.OUTPUTSELECT
resetn => recv_state.OUTPUTSELECT
resetn => recv_state.OUTPUTSELECT
resetn => recv_state.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_divcnt.OUTPUTSELECT
resetn => recv_pattern.OUTPUTSELECT
resetn => recv_pattern.OUTPUTSELECT
resetn => recv_pattern.OUTPUTSELECT
resetn => recv_pattern.OUTPUTSELECT
resetn => recv_pattern.OUTPUTSELECT
resetn => recv_pattern.OUTPUTSELECT
resetn => recv_pattern.OUTPUTSELECT
resetn => recv_pattern.OUTPUTSELECT
resetn => recv_buf_data.OUTPUTSELECT
resetn => recv_buf_data.OUTPUTSELECT
resetn => recv_buf_data.OUTPUTSELECT
resetn => recv_buf_data.OUTPUTSELECT
resetn => recv_buf_data.OUTPUTSELECT
resetn => recv_buf_data.OUTPUTSELECT
resetn => recv_buf_data.OUTPUTSELECT
resetn => recv_buf_data.OUTPUTSELECT
resetn => recv_buf_valid.OUTPUTSELECT
ser_tx <= send_pattern[0].DB_MAX_OUTPUT_PORT_TYPE
ser_rx => recv_pattern.DATAB
ser_rx => recv_state.OUTPUTSELECT
ser_rx => recv_state.OUTPUTSELECT
ser_rx => recv_state.OUTPUTSELECT
ser_rx => recv_state.OUTPUTSELECT
reg_div_we[0] => cfg_divider.OUTPUTSELECT
reg_div_we[0] => cfg_divider.OUTPUTSELECT
reg_div_we[0] => cfg_divider.OUTPUTSELECT
reg_div_we[0] => cfg_divider.OUTPUTSELECT
reg_div_we[0] => cfg_divider.OUTPUTSELECT
reg_div_we[0] => cfg_divider.OUTPUTSELECT
reg_div_we[0] => cfg_divider.OUTPUTSELECT
reg_div_we[0] => cfg_divider.OUTPUTSELECT
reg_div_we[0] => WideOr1.IN0
reg_div_we[1] => cfg_divider.OUTPUTSELECT
reg_div_we[1] => cfg_divider.OUTPUTSELECT
reg_div_we[1] => cfg_divider.OUTPUTSELECT
reg_div_we[1] => cfg_divider.OUTPUTSELECT
reg_div_we[1] => cfg_divider.OUTPUTSELECT
reg_div_we[1] => cfg_divider.OUTPUTSELECT
reg_div_we[1] => cfg_divider.OUTPUTSELECT
reg_div_we[1] => cfg_divider.OUTPUTSELECT
reg_div_we[1] => WideOr1.IN1
reg_div_we[2] => cfg_divider.OUTPUTSELECT
reg_div_we[2] => cfg_divider.OUTPUTSELECT
reg_div_we[2] => cfg_divider.OUTPUTSELECT
reg_div_we[2] => cfg_divider.OUTPUTSELECT
reg_div_we[2] => cfg_divider.OUTPUTSELECT
reg_div_we[2] => cfg_divider.OUTPUTSELECT
reg_div_we[2] => cfg_divider.OUTPUTSELECT
reg_div_we[2] => cfg_divider.OUTPUTSELECT
reg_div_we[2] => WideOr1.IN2
reg_div_we[3] => cfg_divider.OUTPUTSELECT
reg_div_we[3] => cfg_divider.OUTPUTSELECT
reg_div_we[3] => cfg_divider.OUTPUTSELECT
reg_div_we[3] => cfg_divider.OUTPUTSELECT
reg_div_we[3] => cfg_divider.OUTPUTSELECT
reg_div_we[3] => cfg_divider.OUTPUTSELECT
reg_div_we[3] => cfg_divider.OUTPUTSELECT
reg_div_we[3] => cfg_divider.OUTPUTSELECT
reg_div_we[3] => WideOr1.IN3
reg_div_di[0] => cfg_divider.DATAB
reg_div_di[1] => cfg_divider.DATAB
reg_div_di[2] => cfg_divider.DATAB
reg_div_di[3] => cfg_divider.DATAB
reg_div_di[4] => cfg_divider.DATAB
reg_div_di[5] => cfg_divider.DATAB
reg_div_di[6] => cfg_divider.DATAB
reg_div_di[7] => cfg_divider.DATAB
reg_div_di[8] => cfg_divider.DATAB
reg_div_di[9] => cfg_divider.DATAB
reg_div_di[10] => cfg_divider.DATAB
reg_div_di[11] => cfg_divider.DATAB
reg_div_di[12] => cfg_divider.DATAB
reg_div_di[13] => cfg_divider.DATAB
reg_div_di[14] => cfg_divider.DATAB
reg_div_di[15] => cfg_divider.DATAB
reg_div_di[16] => cfg_divider.DATAB
reg_div_di[17] => cfg_divider.DATAB
reg_div_di[18] => cfg_divider.DATAB
reg_div_di[19] => cfg_divider.DATAB
reg_div_di[20] => cfg_divider.DATAB
reg_div_di[21] => cfg_divider.DATAB
reg_div_di[22] => cfg_divider.DATAB
reg_div_di[23] => cfg_divider.DATAB
reg_div_di[24] => cfg_divider.DATAB
reg_div_di[25] => cfg_divider.DATAB
reg_div_di[26] => cfg_divider.DATAB
reg_div_di[27] => cfg_divider.DATAB
reg_div_di[28] => cfg_divider.DATAB
reg_div_di[29] => cfg_divider.DATAB
reg_div_di[30] => cfg_divider.DATAB
reg_div_di[31] => cfg_divider.DATAB
reg_div_do[0] <= cfg_divider[0].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[1] <= cfg_divider[1].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[2] <= cfg_divider[2].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[3] <= cfg_divider[3].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[4] <= cfg_divider[4].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[5] <= cfg_divider[5].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[6] <= cfg_divider[6].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[7] <= cfg_divider[7].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[8] <= cfg_divider[8].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[9] <= cfg_divider[9].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[10] <= cfg_divider[10].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[11] <= cfg_divider[11].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[12] <= cfg_divider[12].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[13] <= cfg_divider[13].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[14] <= cfg_divider[14].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[15] <= cfg_divider[15].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[16] <= cfg_divider[16].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[17] <= cfg_divider[17].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[18] <= cfg_divider[18].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[19] <= cfg_divider[19].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[20] <= cfg_divider[20].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[21] <= cfg_divider[21].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[22] <= cfg_divider[22].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[23] <= cfg_divider[23].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[24] <= cfg_divider[24].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[25] <= cfg_divider[25].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[26] <= cfg_divider[26].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[27] <= cfg_divider[27].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[28] <= cfg_divider[28].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[29] <= cfg_divider[29].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[30] <= cfg_divider[30].DB_MAX_OUTPUT_PORT_TYPE
reg_div_do[31] <= cfg_divider[31].DB_MAX_OUTPUT_PORT_TYPE
reg_dat_we => reg_dat_wait.IN1
reg_dat_we => always2.IN1
reg_dat_re => recv_buf_valid.OUTPUTSELECT
reg_dat_di[0] => send_pattern.DATAB
reg_dat_di[1] => send_pattern.DATAB
reg_dat_di[2] => send_pattern.DATAB
reg_dat_di[3] => send_pattern.DATAB
reg_dat_di[4] => send_pattern.DATAB
reg_dat_di[5] => send_pattern.DATAB
reg_dat_di[6] => send_pattern.DATAB
reg_dat_di[7] => send_pattern.DATAB
reg_dat_di[8] => ~NO_FANOUT~
reg_dat_di[9] => ~NO_FANOUT~
reg_dat_di[10] => ~NO_FANOUT~
reg_dat_di[11] => ~NO_FANOUT~
reg_dat_di[12] => ~NO_FANOUT~
reg_dat_di[13] => ~NO_FANOUT~
reg_dat_di[14] => ~NO_FANOUT~
reg_dat_di[15] => ~NO_FANOUT~
reg_dat_di[16] => ~NO_FANOUT~
reg_dat_di[17] => ~NO_FANOUT~
reg_dat_di[18] => ~NO_FANOUT~
reg_dat_di[19] => ~NO_FANOUT~
reg_dat_di[20] => ~NO_FANOUT~
reg_dat_di[21] => ~NO_FANOUT~
reg_dat_di[22] => ~NO_FANOUT~
reg_dat_di[23] => ~NO_FANOUT~
reg_dat_di[24] => ~NO_FANOUT~
reg_dat_di[25] => ~NO_FANOUT~
reg_dat_di[26] => ~NO_FANOUT~
reg_dat_di[27] => ~NO_FANOUT~
reg_dat_di[28] => ~NO_FANOUT~
reg_dat_di[29] => ~NO_FANOUT~
reg_dat_di[30] => ~NO_FANOUT~
reg_dat_di[31] => ~NO_FANOUT~
reg_dat_do[0] <= reg_dat_do.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[1] <= reg_dat_do.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[2] <= reg_dat_do.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[3] <= reg_dat_do.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[4] <= reg_dat_do.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[5] <= reg_dat_do.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[6] <= reg_dat_do.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[7] <= reg_dat_do.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[8] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[9] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[10] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[11] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[12] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[13] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[14] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[15] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[16] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[17] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[18] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[19] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[20] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[21] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[22] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[23] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[24] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[25] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[26] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[27] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[28] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[29] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[30] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_do[31] <= recv_buf_valid.DB_MAX_OUTPUT_PORT_TYPE
reg_dat_wait <= reg_dat_wait.DB_MAX_OUTPUT_PORT_TYPE


|picosoc|segment:seg_inst
seg_data_1[0] => seg.RADDR
seg_data_1[1] => seg.RADDR1
seg_data_1[2] => seg.RADDR2
seg_data_1[3] => seg.RADDR3
seg_data_2[0] => seg.PORTBRADDR
seg_data_2[1] => seg.PORTBRADDR1
seg_data_2[2] => seg.PORTBRADDR2
seg_data_2[3] => seg.PORTBRADDR3
segment_led_1[0] <= seg.DATAOUT
segment_led_1[1] <= seg.DATAOUT1
segment_led_1[2] <= seg.DATAOUT2
segment_led_1[3] <= seg.DATAOUT3
segment_led_1[4] <= seg.DATAOUT4
segment_led_1[5] <= seg.DATAOUT5
segment_led_1[6] <= seg.DATAOUT6
segment_led_1[7] <= seg.DATAOUT7
segment_led_1[8] <= seg.DATAOUT8
segment_led_2[0] <= seg.PORTBDATAOUT
segment_led_2[1] <= seg.PORTBDATAOUT1
segment_led_2[2] <= seg.PORTBDATAOUT2
segment_led_2[3] <= seg.PORTBDATAOUT3
segment_led_2[4] <= seg.PORTBDATAOUT4
segment_led_2[5] <= seg.PORTBDATAOUT5
segment_led_2[6] <= seg.PORTBDATAOUT6
segment_led_2[7] <= seg.PORTBDATAOUT7
segment_led_2[8] <= seg.PORTBDATAOUT8


