verilog xil_defaultlib --include "../../../../Internship_NovelMedical.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Internship_NovelMedical.srcs/sources_1/bd/system/ipshared/8c62/hdl" --include "../../../../Internship_NovelMedical.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../Internship_NovelMedical.srcs/sources_1/bd/system/ipshared/8713/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ipshared/45d6/hdl/AD_9637_SPI_LOGIC.v" \
"../../../bd/system/ipshared/45d6/hdl/AD_9637_SPI_v1_0_AD_9637_SPI.v" \
"../../../bd/system/ipshared/45d6/hdl/AD_9637_SPI_v1_0.v" \
"../../../bd/system/ip/system_AD_9637_SPI_0_0/sim/system_AD_9637_SPI_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ipshared/064a/hdl/AD_9637_DeSerializer.v" \
"../../../bd/system/ipshared/064a/hdl/AD_9637_IF_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/064a/hdl/AD_9637_IF_v_1_0_M_AXIS.v" \
"../../../bd/system/ipshared/064a/hdl/Data_processing.v" \
"../../../bd/system/ipshared/064a/hdl/Grar_Box_6b_2_12b.v" \
"../../../bd/system/ipshared/064a/hdl/add_operation.v" \
"../../../bd/system/ipshared/064a/hdl/utile_To_Pulse.v" \
"../../../bd/system/ipshared/064a/hdl/AD_9637_IF_v1_0.v" \
"../../../bd/system/ip/system_AD_9637_IF_0_0/sim/system_AD_9637_IF_0_0.v" \
"../../../bd/system/ip/system_util_vector_logic_0_0/sim/system_util_vector_logic_0_0.v" \
"../../../bd/system/ip/system_axis_data_fifo_0_0/sim/system_axis_data_fifo_0_0.v" \
"../../../bd/system/ipshared/6eba/hdl/Axi_Oled_v1_0_Axi_OLED.v" \
"../../../bd/system/ipshared/6eba/hdl/Axi_Oled_v1_0.v" \
"../../../bd/system/ip/system_Axi_Oled_0_0/sim/system_Axi_Oled_0_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_cc_0/sim/system_auto_cc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
