{
    "name": "RV12",
    "folder": "RV12",
    "sim_files": [
        "bench/verilog/ahb3lite/testbench_top.sv"
    ],
    "files": [],
    "include_dirs": [],
    "repository": "https://github.com/roalogic/RV12",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2012",
    "modules": [
        {
            "module": "dbg_bfm",
            "file": "bench/verilog/ahb3lite/dbg_bfm.sv"
        },
        {
            "module": "memory_model_ahb3lite",
            "file": "bench/verilog/ahb3lite/memory_model_ahb3lite.sv"
        },
        {
            "module": "testbench_top",
            "file": "bench/verilog/ahb3lite/testbench_top.sv"
        },
        {
            "module": "mmio_if",
            "file": "bench/verilog/ahb3lite/testbench_top.sv"
        },
        {
            "module": "htif",
            "file": "bench/verilog/ahb3lite/testbench_top.sv"
        },
        {
            "module": "dmav",
            "file": "bench/verilog/ahb3lite/testbench_top.sv"
        },
        {
            "module": "biu_ahb3lite",
            "file": "rtl/verilog/ahb3lite/biu_ahb3lite.sv"
        },
        {
            "module": "function",
            "file": "rtl/verilog/ahb3lite/biu_ahb3lite.sv"
        },
        {
            "module": "riscv_top_ahb3lite",
            "file": "rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv"
        },
        {
            "module": "riscv_bp",
            "file": "rtl/verilog/core/riscv_bp.sv"
        },
        {
            "module": "riscv_core",
            "file": "rtl/verilog/core/riscv_core.sv"
        },
        {
            "module": "riscv_du",
            "file": "rtl/verilog/core/riscv_du.sv"
        },
        {
            "module": "riscv_dwb",
            "file": "rtl/verilog/core/riscv_dwb.sv"
        },
        {
            "module": "riscv_ex",
            "file": "rtl/verilog/core/riscv_ex.sv"
        },
        {
            "module": "riscv_id",
            "file": "rtl/verilog/core/riscv_id.sv"
        },
        {
            "module": "riscv_if",
            "file": "rtl/verilog/core/riscv_if.sv"
        },
        {
            "module": "riscv_mem",
            "file": "rtl/verilog/core/riscv_mem.sv"
        },
        {
            "module": "riscv_parcel_queue",
            "file": "rtl/verilog/core/riscv_parcel_queue.sv"
        },
        {
            "module": "riscv_pd",
            "file": "rtl/verilog/core/riscv_pd.sv"
        },
        {
            "module": "riscv_rf",
            "file": "rtl/verilog/core/riscv_rf.sv"
        },
        {
            "module": "riscv_rsb",
            "file": "rtl/verilog/core/riscv_rsb.sv"
        },
        {
            "module": "riscv_state1_10",
            "file": "rtl/verilog/core/riscv_state1.10.sv"
        },
        {
            "module": "riscv_state",
            "file": "rtl/verilog/core/riscv_state1.7.sv"
        },
        {
            "module": "riscv_state1_9",
            "file": "rtl/verilog/core/riscv_state1.9.sv"
        },
        {
            "module": "riscv_state1_10",
            "file": "rtl/verilog/core/riscv_state_20240411.sv"
        },
        {
            "module": "riscv_wb",
            "file": "rtl/verilog/core/riscv_wb.sv"
        },
        {
            "module": "riscv_cache_biu_ctrl",
            "file": "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv"
        },
        {
            "module": "riscv_cache_memory",
            "file": "rtl/verilog/core/cache/riscv_cache_memory.sv"
        },
        {
            "module": "riscv_cache_setup",
            "file": "rtl/verilog/core/cache/riscv_cache_setup.sv"
        },
        {
            "module": "riscv_cache_tag",
            "file": "rtl/verilog/core/cache/riscv_cache_tag.sv"
        },
        {
            "module": "riscv_dcache_core",
            "file": "rtl/verilog/core/cache/riscv_dcache_core.sv"
        },
        {
            "module": "riscv_dcache_fsm",
            "file": "rtl/verilog/core/cache/riscv_dcache_fsm.sv"
        },
        {
            "module": "riscv_icache_core",
            "file": "rtl/verilog/core/cache/riscv_icache_core.sv"
        },
        {
            "module": "riscv_icache_fsm",
            "file": "rtl/verilog/core/cache/riscv_icache_fsm.sv"
        },
        {
            "module": "riscv_nodcache_core",
            "file": "rtl/verilog/core/cache/riscv_nodcache_core.sv"
        },
        {
            "module": "riscv_noicache_core",
            "file": "rtl/verilog/core/cache/riscv_noicache_core.sv"
        },
        {
            "module": "riscv_alu",
            "file": "rtl/verilog/core/ex/riscv_alu.sv"
        },
        {
            "module": "riscv_bu",
            "file": "rtl/verilog/core/ex/riscv_bu.sv"
        },
        {
            "module": "riscv_div",
            "file": "rtl/verilog/core/ex/riscv_div.sv"
        },
        {
            "module": "riscv_lsu",
            "file": "rtl/verilog/core/ex/riscv_lsu.sv"
        },
        {
            "module": "riscv_mul",
            "file": "rtl/verilog/core/ex/riscv_mul.sv"
        },
        {
            "module": "riscv_dmem_ctrl",
            "file": "rtl/verilog/core/memory/riscv_dmem_ctrl.sv"
        },
        {
            "module": "riscv_imem_ctrl",
            "file": "rtl/verilog/core/memory/riscv_imem_ctrl.sv"
        },
        {
            "module": "riscv_membuf",
            "file": "rtl/verilog/core/memory/riscv_membuf.sv"
        },
        {
            "module": "riscv_memmisaligned",
            "file": "rtl/verilog/core/memory/riscv_memmisaligned.sv"
        },
        {
            "module": "riscv_mmu",
            "file": "rtl/verilog/core/memory/riscv_mmu.sv"
        },
        {
            "module": "riscv_pmachk",
            "file": "rtl/verilog/core/memory/riscv_pmachk.sv"
        },
        {
            "module": "riscv_pmpchk",
            "file": "rtl/verilog/core/memory/riscv_pmpchk.sv"
        },
        {
            "module": "riscv_wbuf",
            "file": "rtl/verilog/core/memory/riscv_wbuf.sv"
        },
        {
            "module": "riscv_nommu",
            "file": "rtl/verilog/core/mmu/riscv_nommu.sv"
        },
        {
            "module": "rl_queue",
            "file": "submodules/memory/rtl/verilog/rl_queue.sv"
        },
        {
            "module": "rl_ram_1r1w",
            "file": "submodules/memory/rtl/verilog/rl_ram_1r1w.sv"
        },
        {
            "module": "rl_ram_1r1w_easic_n3x",
            "file": "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv"
        },
        {
            "module": "rl_ram_1r1w_easic_n3xs",
            "file": "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv"
        },
        {
            "module": "rl_ram_1r1w_generic",
            "file": "submodules/memory/rtl/verilog/rl_ram_1r1w_generic.sv"
        },
        {
            "module": "rl_ram_1r1w_lattice",
            "file": "submodules/memory/rtl/verilog/rl_ram_1r1w_lattice.sv"
        },
        {
            "module": "pmi_ram_dp_be",
            "file": "submodules/memory/rtl/verilog/rl_ram_1r1w_lattice.sv"
        },
        {
            "module": "rl_ram_1rw",
            "file": "submodules/memory/rtl/verilog/rl_ram_1rw.sv"
        },
        {
            "module": "rl_ram_1rw_easic_n3x",
            "file": "submodules/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv"
        },
        {
            "module": "rl_ram_1rw_generic",
            "file": "submodules/memory/rtl/verilog/rl_ram_1rw_generic.sv"
        }
    ],
    "module_graph": {
        "dbg_bfm": [
            "testbench_top"
        ],
        "memory_model_ahb3lite": [
            "testbench_top"
        ],
        "testbench_top": [],
        "mmio_if": [
            "testbench_top",
            "testbench_top"
        ],
        "htif": [
            "testbench_top"
        ],
        "dmav": [
            "testbench_top",
            "testbench_top"
        ],
        "biu_ahb3lite": [],
        "function": [],
        "riscv_top_ahb3lite": [],
        "riscv_bp": [],
        "riscv_core": [
            "riscv_top_ahb3lite"
        ],
        "riscv_du": [
            "riscv_core"
        ],
        "riscv_dwb": [
            "riscv_core"
        ],
        "riscv_ex": [
            "riscv_core"
        ],
        "riscv_id": [
            "riscv_core"
        ],
        "riscv_if": [],
        "riscv_mem": [
            "riscv_core"
        ],
        "riscv_parcel_queue": [],
        "riscv_pd": [
            "riscv_core"
        ],
        "riscv_rf": [
            "riscv_core"
        ],
        "riscv_rsb": [],
        "riscv_state1_10": [
            "riscv_core"
        ],
        "riscv_state": [],
        "riscv_state1_9": [],
        "riscv_wb": [
            "riscv_core"
        ],
        "riscv_cache_biu_ctrl": [
            "riscv_dcache_core",
            "riscv_icache_core"
        ],
        "riscv_cache_memory": [
            "riscv_dcache_core",
            "riscv_icache_core"
        ],
        "riscv_cache_setup": [],
        "riscv_cache_tag": [
            "riscv_dcache_core",
            "riscv_icache_core"
        ],
        "riscv_dcache_core": [
            "riscv_dmem_ctrl"
        ],
        "riscv_dcache_fsm": [],
        "riscv_icache_core": [
            "riscv_imem_ctrl"
        ],
        "riscv_icache_fsm": [
            "riscv_icache_core"
        ],
        "riscv_nodcache_core": [
            "riscv_dmem_ctrl"
        ],
        "riscv_noicache_core": [
            "riscv_imem_ctrl"
        ],
        "riscv_alu": [],
        "riscv_bu": [
            "riscv_ex"
        ],
        "riscv_div": [
            "riscv_ex"
        ],
        "riscv_lsu": [
            "riscv_ex"
        ],
        "riscv_mul": [],
        "riscv_dmem_ctrl": [],
        "riscv_imem_ctrl": [
            "riscv_top_ahb3lite"
        ],
        "riscv_membuf": [
            "riscv_dmem_ctrl"
        ],
        "riscv_memmisaligned": [
            "riscv_dmem_ctrl",
            "riscv_imem_ctrl"
        ],
        "riscv_mmu": [],
        "riscv_pmachk": [],
        "riscv_pmpchk": [],
        "riscv_wbuf": [],
        "riscv_nommu": [],
        "rl_queue": [],
        "rl_ram_1r1w": [
            "riscv_bp"
        ],
        "rl_ram_1r1w_easic_n3x": [],
        "rl_ram_1r1w_easic_n3xs": [],
        "rl_ram_1r1w_generic": [
            "rl_ram_1r1w"
        ],
        "rl_ram_1r1w_lattice": [],
        "pmi_ram_dp_be": [],
        "rl_ram_1rw": [],
        "rl_ram_1rw_easic_n3x": [],
        "rl_ram_1rw_generic": [
            "rl_ram_1rw"
        ]
    },
    "module_graph_inverse": {
        "dbg_bfm": [],
        "memory_model_ahb3lite": [],
        "testbench_top": [
            "dbg_bfm",
            "memory_model_ahb3lite",
            "mmio_if",
            "dmav",
            "mmio_if",
            "htif",
            "dmav"
        ],
        "mmio_if": [],
        "htif": [],
        "dmav": [],
        "biu_ahb3lite": [],
        "function": [],
        "riscv_top_ahb3lite": [
            "riscv_core",
            "riscv_imem_ctrl"
        ],
        "riscv_bp": [
            "rl_ram_1r1w"
        ],
        "riscv_core": [
            "riscv_pd",
            "riscv_id",
            "riscv_ex",
            "riscv_mem",
            "riscv_wb",
            "riscv_dwb",
            "riscv_state1_10",
            "riscv_rf",
            "riscv_du"
        ],
        "riscv_du": [],
        "riscv_dwb": [],
        "riscv_ex": [
            "riscv_lsu",
            "riscv_bu",
            "riscv_div"
        ],
        "riscv_id": [],
        "riscv_if": [],
        "riscv_mem": [],
        "riscv_parcel_queue": [],
        "riscv_pd": [],
        "riscv_rf": [],
        "riscv_rsb": [],
        "riscv_state1_10": [],
        "riscv_state": [],
        "riscv_state1_9": [],
        "riscv_wb": [],
        "riscv_cache_biu_ctrl": [],
        "riscv_cache_memory": [],
        "riscv_cache_setup": [],
        "riscv_cache_tag": [],
        "riscv_dcache_core": [
            "riscv_cache_tag",
            "riscv_cache_memory",
            "riscv_cache_biu_ctrl"
        ],
        "riscv_dcache_fsm": [],
        "riscv_icache_core": [
            "riscv_cache_tag",
            "riscv_icache_fsm",
            "riscv_cache_memory",
            "riscv_cache_biu_ctrl"
        ],
        "riscv_icache_fsm": [],
        "riscv_nodcache_core": [],
        "riscv_noicache_core": [],
        "riscv_alu": [],
        "riscv_bu": [],
        "riscv_div": [],
        "riscv_lsu": [],
        "riscv_mul": [],
        "riscv_dmem_ctrl": [
            "riscv_memmisaligned",
            "riscv_membuf",
            "riscv_dcache_core",
            "riscv_nodcache_core"
        ],
        "riscv_imem_ctrl": [
            "riscv_memmisaligned",
            "riscv_icache_core",
            "riscv_noicache_core"
        ],
        "riscv_membuf": [],
        "riscv_memmisaligned": [],
        "riscv_mmu": [],
        "riscv_pmachk": [],
        "riscv_pmpchk": [],
        "riscv_wbuf": [],
        "riscv_nommu": [],
        "rl_queue": [],
        "rl_ram_1r1w": [
            "rl_ram_1r1w_generic"
        ],
        "rl_ram_1r1w_easic_n3x": [],
        "rl_ram_1r1w_easic_n3xs": [],
        "rl_ram_1r1w_generic": [],
        "rl_ram_1r1w_lattice": [],
        "pmi_ram_dp_be": [],
        "rl_ram_1rw": [
            "rl_ram_1rw_generic"
        ],
        "rl_ram_1rw_easic_n3x": [],
        "rl_ram_1rw_generic": []
    },
    "non_tb_files": [
        "bench/verilog/ahb3lite/dbg_bfm.sv",
        "bench/verilog/ahb3lite/memory_model_ahb3lite.sv",
        "rtl/verilog/ahb3lite/biu_ahb3lite.sv",
        "rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv",
        "rtl/verilog/core/riscv_bp.sv",
        "rtl/verilog/core/riscv_core.sv",
        "rtl/verilog/core/riscv_du.sv",
        "rtl/verilog/core/riscv_dwb.sv",
        "rtl/verilog/core/riscv_ex.sv",
        "rtl/verilog/core/riscv_id.sv",
        "rtl/verilog/core/riscv_if.sv",
        "rtl/verilog/core/riscv_mem.sv",
        "rtl/verilog/core/riscv_parcel_queue.sv",
        "rtl/verilog/core/riscv_pd.sv",
        "rtl/verilog/core/riscv_rf.sv",
        "rtl/verilog/core/riscv_rsb.sv",
        "rtl/verilog/core/riscv_state1.10.sv",
        "rtl/verilog/core/riscv_state1.7.sv",
        "rtl/verilog/core/riscv_state1.9.sv",
        "rtl/verilog/core/riscv_state_20240411.sv",
        "rtl/verilog/core/riscv_wb.sv",
        "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
        "rtl/verilog/core/cache/riscv_cache_memory.sv",
        "rtl/verilog/core/cache/riscv_cache_setup.sv",
        "rtl/verilog/core/cache/riscv_cache_tag.sv",
        "rtl/verilog/core/cache/riscv_dcache_core.sv",
        "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
        "rtl/verilog/core/cache/riscv_icache_core.sv",
        "rtl/verilog/core/cache/riscv_icache_fsm.sv",
        "rtl/verilog/core/cache/riscv_nodcache_core.sv",
        "rtl/verilog/core/cache/riscv_noicache_core.sv",
        "rtl/verilog/core/ex/riscv_alu.sv",
        "rtl/verilog/core/ex/riscv_bu.sv",
        "rtl/verilog/core/ex/riscv_div.sv",
        "rtl/verilog/core/ex/riscv_lsu.sv",
        "rtl/verilog/core/ex/riscv_mul.sv",
        "rtl/verilog/core/memory/riscv_dmem_ctrl.sv",
        "rtl/verilog/core/memory/riscv_imem_ctrl.sv",
        "rtl/verilog/core/memory/riscv_membuf.sv",
        "rtl/verilog/core/memory/riscv_memmisaligned.sv",
        "rtl/verilog/core/memory/riscv_mmu.sv",
        "rtl/verilog/core/memory/riscv_pmachk.sv",
        "rtl/verilog/core/memory/riscv_pmpchk.sv",
        "rtl/verilog/core/memory/riscv_wbuf.sv",
        "rtl/verilog/core/mmu/riscv_nommu.sv",
        "rtl/verilog/pkg/biu_constants_pkg.sv",
        "rtl/verilog/pkg/riscv_cache_pkg.sv",
        "rtl/verilog/pkg/riscv_du_pkg.sv",
        "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
        "rtl/verilog/pkg/riscv_pma_pkg.sv",
        "rtl/verilog/pkg/riscv_rv12_pkg.sv",
        "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
        "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
        "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
        "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
        "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
        "submodules/memory/rtl/verilog/rl_queue.sv",
        "submodules/memory/rtl/verilog/rl_ram_1r1w.sv",
        "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv",
        "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv",
        "submodules/memory/rtl/verilog/rl_ram_1r1w_generic.sv",
        "submodules/memory/rtl/verilog/rl_ram_1r1w_lattice.sv",
        "submodules/memory/rtl/verilog/rl_ram_1rw.sv",
        "submodules/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv",
        "submodules/memory/rtl/verilog/rl_ram_1rw_generic.sv"
    ]
}