Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\20.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off TP_Final_DSP_FPGA -c TP_Final_DSP_FPGA --vector_source="C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/ADC_FIFO_SIMULATION.vwf" --testbench_file="C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/simulation/qsim/ADC_FIFO_SIMULATION.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Aug 07 18:31:46 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off TP_Final_DSP_FPGA -c TP_Final_DSP_FPGA --vector_source=C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/ADC_FIFO_SIMULATION.vwf --testbench_file=C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/simulation/qsim/ADC_FIFO_SIMULATION.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/simulation/qsim/" TP_Final_DSP_FPGA -c TP_Final_DSP_FPGA

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Aug 07 18:31:47 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/simulation/qsim/ TP_Final_DSP_FPGA -c TP_Final_DSP_FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file TP_Final_DSP_FPGA.vho in folder "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4642 megabytes
    Info: Processing ended: Sun Aug 07 18:31:47 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/simulation/qsim/TP_Final_DSP_FPGA.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vsim -c -do TP_Final_DSP_FPGA.do

Reading pref.tcl

# 2020.1

# do TP_Final_DSP_FPGA.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:48 on Aug 07,2022
# vcom -work work TP_Final_DSP_FPGA.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity TP_Final_DSP_FPGA
# -- Compiling architecture structure of TP_Final_DSP_FPGA
# End time: 18:31:48 on Aug 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:48 on Aug 07,2022

# vcom -work work ADC_FIFO_SIMULATION.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TP_Final_DSP_FPGA_vhd_vec_tst
# -- Compiling architecture TP_Final_DSP_FPGA_arch of TP_Final_DSP_FPGA_vhd_vec_tst
# End time: 18:31:48 on Aug 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.TP_Final_DSP_FPGA_vhd_vec_tst 
# Start time: 18:31:48 on Aug 07,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tp_final_dsp_fpga_vhd_vec_tst(tp_final_dsp_fpga_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.tp_final_dsp_fpga(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# ** Warning: Design size of 14908 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#35

# End time: 18:31:49 on Aug 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/ADC_FIFO_SIMULATION.vwf...

Reading C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/simulation/qsim/TP_Final_DSP_FPGA.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/simulation/qsim/TP_Final_DSP_FPGA_20220807183149.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.