---
layout: default
title: ç‰¹åˆ¥ç·¨ ç¬¬6ç« ã€€SystemDK with AITL è«–æ–‡å…¬é–‹ï¼ˆFinal Chapterï¼‰
---

---

# ğŸ“• ç‰¹åˆ¥ç·¨ ç¬¬6ç« ï¼šSystemDK with AITL è«–æ–‡å…¬é–‹ *(Final Chapter)*  
**Special Chapter 6: Research Paper on SystemDK with AITL *(Final Chapter)***

> âš ï¸ æœ¬ç« ã¯ **å€‹äººç ”ç©¶ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ** ã«åŸºã¥ãã¾ã¨ã‚ã§ã™ã€‚  
> ç¾è¡Œå®Ÿè£…ã¯ **PIDï¼‹FSM** ãŒä¸­å¿ƒã§ã‚ã‚Šã€**LLM çµ±åˆã¯ AITL Nextï¼ˆå°†æ¥æ‹¡å¼µï¼‰** ã¨ã—ã¦ä½ç½®ã¥ã‘ã¦ã„ã¾ã™ã€‚  
> å°†æ¥ã€è¨ˆç®—æ€§èƒ½å‘ä¸Šã¨ãƒ¢ãƒ‡ãƒ«è»½é‡åŒ–ã«ã‚ˆã£ã¦ LLM ãŒãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡å±¤ã«å‚å…¥ã™ã‚‹ã‚·ãƒŠãƒªã‚ªã‚’æã„ã¦ã„ã¾ã™ã€‚  
>
> âš ï¸ This chapter is based on an **individual research project**.  
> The current implementation focuses on **PID + FSM**, while **LLM integration is positioned as AITL Next (future extension)**.  
> It assumes that with improved computational performance and model lightweighting, LLM will join the real-time control layer in the future.

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter6_research/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter6_research) |

---

## 1. ğŸ“ èƒŒæ™¯ã¨èª²é¡Œ / *Introduction*
- å¾“æ¥ã®DTCOï¼ˆDesign-Technology Co-Optimizationï¼‰ã¯ **é™çš„è£œå„Ÿãƒ»éå¤§ã‚¬ãƒ¼ãƒ‰ãƒãƒ³ãƒ‰ä¾å­˜** ãŒèª²é¡Œã€‚  
- ã‚µãƒ–2nmä»¥é™ã§ã¯ **RCé…å»¶ã€ç†±çµåˆã€EMI/EMCå¤‰å‹•** ãŒæ·±åˆ»åŒ–ã€‚  
- ã“ã‚Œã‚‰ã«å¯¾ã—ã¦ **å®Ÿæ™‚é–“ã§ã®ã‚¯ãƒ­ã‚¹ãƒ¬ã‚¤ãƒ¤ãƒ¼åˆ¶å¾¡** ãŒå¿…è¦ã€‚  

*Traditional DTCO relies on static compensation and large guardbands.  
At sub-2nm nodes, RC delay, thermal coupling, and EMI/EMC variations become critical.  
Real-time cross-layer control is required.*

---

## 2. âš™ï¸ ææ¡ˆæ çµ„ã¿ / *Proposed Framework: SystemDK with AITL*

### **ç¾è¡Œå®Ÿè£…ï¼ˆAITL Baseï¼‰**  
- **PID**ï¼šãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å®‰å®šåŒ–åˆ¶å¾¡ï¼ˆé–‰ãƒ«ãƒ¼ãƒ—ï¼‰  
  â†’ MATLAB/Simulink ã‚’ç”¨ã„ãŸè¨­è¨ˆã€‚é…å»¶ãƒ»ç†±ãƒ»EMIå¤‰å‹•ã‚’è£œå„Ÿã€‚  
- **FSM**ï¼šãƒ¢ãƒ¼ãƒ‰é·ç§»ãƒ»çŠ¶æ…‹ç›£ç£  
  â†’ Stateflow ã«ã‚ˆã‚‹æœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ã§ã€PIDã®æŒ™å‹•ã‚’ç›£ç£ãƒ»å®‰å…¨åˆ¶ç´„ã‚’ä¿è¨¼ã€‚  

**Current Implementation (AITL Base)**  
- **PID**: Real-time stabilization control (closed-loop)  
  â†’ Designed with MATLAB/Simulink. Compensates delay, thermal, and EMI variations.  
- **FSM**: Mode transition and supervisory control  
  â†’ Modeled with Stateflow to monitor PID behavior and ensure safety constraints.  

---

### **å°†æ¥æ‹¡å¼µï¼ˆAITL Nextï¼‰**  
- **LLM**ï¼šãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ çµ±åˆï¼ˆNextã‚¹ãƒ†ãƒ¼ã‚¸ï¼‰  
  - ç¾çŠ¶ï¼šè¨­è¨ˆæ”¯æ´ãƒ»ã‚ªãƒ•ãƒ©ã‚¤ãƒ³è§£æï¼ˆEDAãƒ¬ãƒãƒ¼ãƒˆè§£æã€ã‚²ã‚¤ãƒ³æœ€é©åŒ–ã€FSMãƒ«ãƒ¼ãƒ«ææ¡ˆï¼‰  
  - å°†æ¥ï¼šè¨ˆç®—æ€§èƒ½å‘ä¸Šã¨è»½é‡åŒ–ã«ã‚ˆã‚Šã€**ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡å±¤ã«å‚å…¥**  
  - å½¹å‰²ï¼š  
    - åŠ£åŒ–ãƒ»æ•…éšœæ™‚ã«å³æ™‚è£œå„Ÿå‰‡ã‚’å†è¨­è¨ˆ  
    - æœªçŸ¥ã®å¤–ä¹±ã«å¯¾ã—ã¦å‹•çš„é©å¿œ  

**Future Extension (AITL Next)**  
- **LLM**: Real-time integration (Next stage)  
  - Current role: design support & offline analysis (EDA report parsing, PID gain tuning, FSM rule generation)  
  - Future role: with improved computational performance and lightweighting, **LLM joins the real-time control layer**  
  - Functions:  
    - Redesign control laws in case of degradation/failure  
    - Adapt dynamically to unknown disturbances  

---

### ğŸ“Š Fig.1: SystemDK with AITL â€” From Control to GDS

```mermaid
flowchart TB
    subgraph Base [AITL Base]
        B[PID : Closed-loop Control] --> C[FSM : Supervisory Control]
    end
    C --> RTL[Verilog RTL]

    subgraph EDA [EDA Implementation Flow]
        RTL --> Synth[Logic Synthesis]
        Synth --> PnR[Place & Route]
        PnR --> LVS[LVS/DRC]
        LVS --> STA[Static Timing Analysis]
        STA --> GDS[GDS II]
    end

    STA -.-> M[Runtime Metrics : Delay / Thermal / EMI]
    M -.-> B

    subgraph Next [AITL Next]
        LLM[LLM : Future Real-time Control] -.-> B
        LLM -.-> C
    end

    %% PDK & Physical Feedback
    PDK[(PDK)] --> Synth
    PDK --> PnR
    PDK --> STA
    FEM[FEM : Thermal/Stress/EM] --> PnR
    FEM --> STA
    NA[Network Analyzer : S-parameters] --> PnR
    NA --> STA
```

---

## 3. ğŸ§© æŠ€è¡“çš„ãƒã‚¤ãƒ³ãƒˆ / *Key Technical Points*
- **RCé…å»¶å¤‰å‹•è£œå„Ÿ / RC Delay Compensation**  
  â†’ PIDï¼‹FSMã§å®‰å®šåŒ–  

*Stabilization of RC delay variation using PID + FSM*  

- **ç†±çµåˆåˆ¶å¾¡ / Thermal Coupling Control**  
  â†’ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ä¸Šã§å¤§å¹…ã«æŠ‘åˆ¶ï¼ˆç†æƒ³å€¤ï¼‰  

*Significant suppression in simulation (ideal values)*  

- **å¿œåŠ›ãƒ»Vthã‚·ãƒ•ãƒˆè£œå„Ÿ / Stress & Vth Shift Compensation**  
  â†’ å°†æ¥ã¯LLMã‚’å«ã‚ãŸå‹•çš„å†è¨­è¨ˆã§å¯¾å¿œ  

*Future dynamic redesign including LLM*  

- **EMI/EMCè€æ€§å‘ä¸Š / EMI/EMC Robustness**  
  â†’ PIDï¼‹FSMã«ã‚ˆã‚Šã‚¸ãƒƒã‚¿ã‚’æŠ‘åˆ¶ã€LLMå‚å…¥å¾Œã¯æ›´ãªã‚‹é©å¿œæ€§å‘ä¸Š  

*PID + FSM reduce jitter; LLM enhances adaptability in the future*  

---

## 4. ğŸ”¬ æ¤œè¨¼çµæœ / *Simulation Results*
â€» ä»¥ä¸‹ã¯ **ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ç†æƒ³å€¤**ã€‚å®Ÿè£…å€¤ã¯ç•°ãªã‚‹å¯èƒ½æ€§ãŒã‚ã‚Šã¾ã™ã€‚  

*The following are **simulation ideal values**. Actual implementation may differ.*  

| Metric / æŒ‡æ¨™ | Conventional | PID only | PID+FSM | PID+FSM+LLM (Next) |
|---------------|--------------|----------|---------|--------------------|
| RC Delay Variation | 1.0 (norm.) | 0.2 | 0.15 | **â‰ª0.1 (ideal)** |
| Thermal Rise (Î”T) | +12 K | +4 K | +2 K | **â‰ª1 K (ideal)** |
| EMI Jitter | 100 ps | 20 ps | 10 ps | **â‰ª5 ps (ideal)** |

---

## 5. ğŸŒ æ„ç¾©ã¨å¿œç”¨ / *Significance & Applications*
- **ã‚¬ãƒ¼ãƒ‰ãƒãƒ³ãƒ‰å‰Šæ¸› / Guardband Reduction** â†’ æ¶ˆè²»é›»åŠ›ãƒ»æ€§èƒ½æœ€é©åŒ–  
- **ä¿¡é ¼æ€§å‘ä¸Š / Reliability Improvement** â†’ ç†±æš´èµ°ãƒ»EMIä¸è‰¯ã®æŠ‘åˆ¶  
- **ç”£æ¥­å¿œç”¨ / Industrial Application** â†’ æ•™æãƒ»PoCã¨ã—ã¦ã®ä¾¡å€¤ã€å°†æ¥ã¯EDAãƒ•ãƒ­ãƒ¼çµ±åˆ  

*Guardband reduction â†’ Power/performance optimization  
Reliability improvement â†’ Suppression of thermal runaway and EMI failures  
Industrial application â†’ Educational/PoC value, future EDA flow integration*  

---

## 6. ğŸš€ ä»Šå¾Œã®å±•æœ› / *Future Work*
- **AITL Base**ï¼šPIDï¼‹FSMã«ã‚ˆã‚‹å®Ÿç”¨çš„åˆ¶å¾¡ã®ç¢ºç«‹  
- **AITL Next**ï¼šè»½é‡åŒ–LLMã®ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å®Ÿè£…ã€EDAãƒ•ãƒ­ãƒ¼ã¨ã®AIçµ±åˆ  
- **PoC**ï¼šå®Ÿãƒãƒƒãƒ—è©¦ä½œãƒ»ç”£æ¥­å¿œç”¨ã«å‘ã‘ãŸæ¤œè¨¼  

*AITL Base: Establish practical control with PID + FSM  
AITL Next: Real-time implementation of lightweight LLM, AI-EDA integration  
PoC: Prototype chips & industrial validation*  

---

## 7. ğŸ“„ è«–æ–‡ãƒ»é–¢é€£ãƒªãƒ³ã‚¯ / *Downloads & Related Links*
- ğŸ“‘ [Main Paper (PDF)](systemdk_aitl2025.pdf)  

---

## 8. ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / *Author & License*

| ğŸ“Œ Item | ğŸ“„ Details |
|------|------|
| **Author** | **ä¸‰æº çœŸä¸€ / Shinichi Samizo** |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ License** | Code: [MIT](https://opensource.org/licenses/MIT) ãƒ» Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/) ãƒ» Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ / *Back to Top*
ğŸ  [Edusemi-v4x](../) ï½œ ğŸ“‚ [GitHub Repo](https://github.com/Samizo-AITL/Edusemi-v4x)
