#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdf04d6cfe0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale -9 -9;
v0x7fdf04d9fd50_0 .var "Clk", 0 0;
v0x7fdf04d9fee0_0 .var "Reset", 0 0;
v0x7fdf04d9ff70_0 .var "Start", 0 0;
v0x7fdf04da0000_0 .var/i "counter", 31 0;
v0x7fdf04da0090_0 .var/i "flush", 31 0;
v0x7fdf04da0160_0 .var/i "i", 31 0;
v0x7fdf04da0200_0 .var/i "outfile", 31 0;
v0x7fdf04da02b0_0 .var/i "stall", 31 0;
S_0x7fdf04d6e8d0 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x7fdf04d6cfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
o0x10ae7b9d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fdf04da0700 .functor BUFZ 32, o0x10ae7b9d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdf04d9f6a0_0 .net "clk_i", 0 0, v0x7fdf04d9fd50_0;  1 drivers
v0x7fdf04d9f740_0 .net "control_a", 6 0, L_0x7fdf04da0360;  1 drivers
v0x7fdf04d9f7e0_0 .net "control_b", 4 0, L_0x7fdf04da0420;  1 drivers
v0x7fdf04d9f890_0 .net "control_c", 4 0, L_0x7fdf04da0520;  1 drivers
v0x7fdf04d9f940_0 .net "control_d", 4 0, L_0x7fdf04da05c0;  1 drivers
v0x7fdf04d9fa30_0 .net "control_e", 31 0, L_0x7fdf04da0700;  1 drivers
v0x7fdf04d9fae0_0 .net "inst", 31 0, o0x10ae7b9d8;  0 drivers
v0x7fdf04d9fb90_0 .net "rst_i", 0 0, v0x7fdf04d9fee0_0;  1 drivers
v0x7fdf04d9fc20_0 .net "start_i", 0 0, v0x7fdf04d9ff70_0;  1 drivers
L_0x7fdf04da0360 .part o0x10ae7b9d8, 0, 7;
L_0x7fdf04da0420 .part o0x10ae7b9d8, 15, 5;
L_0x7fdf04da0520 .part o0x10ae7b9d8, 20, 5;
L_0x7fdf04da05c0 .part o0x10ae7b9d8, 7, 5;
S_0x7fdf04d6c470 .scope module, "ADD" "Adder_shift" 3 40, 4 1 0, S_0x7fdf04d6e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fdf04d8d880_0 .net *"_s0", 31 0, L_0x7fdf04da09b0;  1 drivers
v0x7fdf04d940e0_0 .net *"_s2", 30 0, L_0x7fdf04da0910;  1 drivers
L_0x10aeab050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdf04d94190_0 .net *"_s4", 0 0, L_0x10aeab050;  1 drivers
v0x7fdf04d94250_0 .net "data1_in", 31 0, v0x7fdf04d9a2c0_0;  1 drivers
v0x7fdf04d94300_0 .net "data2_in", 31 0, L_0x7fdf04da1ef0;  1 drivers
v0x7fdf04d943f0_0 .net "data_o", 31 0, L_0x7fdf04da0b10;  1 drivers
L_0x7fdf04da0910 .part L_0x7fdf04da1ef0, 0, 31;
L_0x7fdf04da09b0 .concat [ 1 31 0 0], L_0x10aeab050, L_0x7fdf04da0910;
L_0x7fdf04da0b10 .arith/sum 32, v0x7fdf04d9a2c0_0, L_0x7fdf04da09b0;
S_0x7fdf04d944d0 .scope module, "ALU" "ALU" 3 118, 5 3 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 4 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7fdf04d94770_0 .net "ALUCtrl_i", 3 0, v0x7fdf04d99b20_0;  1 drivers
v0x7fdf04d94830_0 .net "Zero_o", 0 0, L_0x7fdf04da2290;  1 drivers
v0x7fdf04d948d0_0 .net "data1_i", 31 0, L_0x7fdf04da29d0;  1 drivers
v0x7fdf04d94990_0 .net "data2_i", 31 0, L_0x7fdf04da1890;  1 drivers
v0x7fdf04d94a40_0 .net "data_o", 31 0, L_0x7fdf04da21f0;  1 drivers
v0x7fdf04d94b30_0 .var "temp", 32 0;
E_0x7fdf04d94740 .event edge, v0x7fdf04d94770_0, v0x7fdf04d94990_0, v0x7fdf04d948d0_0;
L_0x7fdf04da21f0 .part v0x7fdf04d94b30_0, 0, 32;
L_0x7fdf04da2290 .part v0x7fdf04d94b30_0, 32, 1;
S_0x7fdf04d94c60 .scope module, "Add_PC" "Adder" 3 34, 6 1 0, S_0x7fdf04d6e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fdf04d94e60_0 .net "data1_in", 31 0, v0x7fdf04d9c8d0_0;  1 drivers
L_0x10aeab008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fdf04d94f00_0 .net "data2_in", 31 0, L_0x10aeab008;  1 drivers
v0x7fdf04d94fb0_0 .net "data_o", 31 0, L_0x7fdf04da0790;  1 drivers
L_0x7fdf04da0790 .arith/sum 32, v0x7fdf04d9c8d0_0, L_0x10aeab008;
S_0x7fdf04d950c0 .scope module, "Control" "Control" 3 27, 7 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 4 "operation_o"
    .port_info 2 /OUTPUT 1 "ALUSrc_o"
v0x7fdf04d95310_0 .var "ALUSrc_o", 0 0;
v0x7fdf04d953c0_0 .net "instr_i", 31 0, v0x7fdf04d9a460_0;  1 drivers
v0x7fdf04d95470_0 .var "operation_o", 3 0;
v0x7fdf04d95530_0 .var "temp", 3 0;
E_0x7fdf04d952c0 .event edge, v0x7fdf04d953c0_0, v0x7fdf04d95530_0;
S_0x7fdf04d95630 .scope module, "Data_Memory" "Data_Memory" 3 60, 8 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 1 "Mem_Read_i"
    .port_info 4 /INPUT 1 "Mem_Write_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fdf04d95910_0 .net "Mem_Read_i", 0 0, v0x7fdf04d96420_0;  1 drivers
v0x7fdf04d959b0_0 .net "Mem_Write_i", 0 0, v0x7fdf04d964d0_0;  1 drivers
v0x7fdf04d95a50_0 .net "clk_i", 0 0, v0x7fdf04d9fd50_0;  alias, 1 drivers
v0x7fdf04d95b00_0 .net "data1_i", 31 0, v0x7fdf04d965a0_0;  1 drivers
v0x7fdf04d95bb0_0 .net "data2_i", 31 0, v0x7fdf04d96b60_0;  1 drivers
v0x7fdf04d95ca0_0 .var "data_o", 31 0;
v0x7fdf04d95d50 .array "memory", 31 0, 7 0;
E_0x7fdf04d958e0 .event edge, v0x7fdf04d959b0_0, v0x7fdf04d95910_0, v0x7fdf04d95bb0_0, v0x7fdf04d95b00_0;
S_0x7fdf04d95e80 .scope module, "EX_MEM" "EX_MEM" 3 176, 9 1 0, S_0x7fdf04d6e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "ID_EX_Wb_i"
    .port_info 2 /INPUT 3 "ID_EX_M_i"
    .port_info 3 /OUTPUT 2 "MEM_WB_Wb_o"
    .port_info 4 /INPUT 32 "alu_i"
    .port_info 5 /INPUT 32 "mux3_i"
    .port_info 6 /INPUT 32 "instr_i"
    .port_info 7 /INPUT 4 "operation_i"
    .port_info 8 /OUTPUT 4 "operation_o"
    .port_info 9 /OUTPUT 1 "Mem_Read_o"
    .port_info 10 /OUTPUT 1 "Mem_Write_o"
    .port_info 11 /OUTPUT 32 "write_data_o"
    .port_info 12 /OUTPUT 32 "addr_data_o"
    .port_info 13 /OUTPUT 5 "forwarding_rd_o"
v0x7fdf04d961f0_0 .net "ID_EX_M_i", 2 0, v0x7fdf04d98d90_0;  1 drivers
v0x7fdf04d962b0_0 .net "ID_EX_Wb_i", 1 0, v0x7fdf04d98e30_0;  1 drivers
v0x7fdf04d96360_0 .var "MEM_WB_Wb_o", 1 0;
v0x7fdf04d96420_0 .var "Mem_Read_o", 0 0;
v0x7fdf04d964d0_0 .var "Mem_Write_o", 0 0;
v0x7fdf04d965a0_0 .var "addr_data_o", 31 0;
v0x7fdf04d96650_0 .net "alu_i", 31 0, L_0x7fdf04da21f0;  alias, 1 drivers
v0x7fdf04d96700_0 .net "clk_i", 0 0, v0x7fdf04d9fd50_0;  alias, 1 drivers
v0x7fdf04d967b0_0 .var "forwarding_rd_o", 4 0;
v0x7fdf04d968c0_0 .net "instr_i", 31 0, v0x7fdf04d99770_0;  1 drivers
v0x7fdf04d96960_0 .net "mux3_i", 31 0, v0x7fdf04d9eef0_0;  1 drivers
v0x7fdf04d96a10_0 .net "operation_i", 3 0, v0x7fdf04d99b20_0;  alias, 1 drivers
v0x7fdf04d96ad0_0 .var "operation_o", 3 0;
v0x7fdf04d96b60_0 .var "write_data_o", 31 0;
E_0x7fdf04d95820 .event posedge, v0x7fdf04d95a50_0;
S_0x7fdf04d96d30 .scope module, "Equal" "Equal" 3 207, 10 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 4 "operation_i"
    .port_info 3 /OUTPUT 1 "data_o"
v0x7fdf04d96fc0_0 .net "data1_i", 31 0, L_0x7fdf04da11e0;  1 drivers
v0x7fdf04d97080_0 .net "data2_i", 31 0, L_0x7fdf04da14f0;  1 drivers
v0x7fdf04d97120_0 .var "data_o", 0 0;
v0x7fdf04d971b0_0 .net "operation_i", 3 0, v0x7fdf04d95470_0;  1 drivers
v0x7fdf04d97240_0 .var "temp_data_o", 0 0;
E_0x7fdf04d96f60 .event edge, v0x7fdf04d96fc0_0, v0x7fdf04d97080_0, v0x7fdf04d95470_0, v0x7fdf04d97240_0;
S_0x7fdf04d97340 .scope module, "Forwarding" "Forwarding" 3 214, 11 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "forward_MUX2_o"
    .port_info 1 /OUTPUT 2 "forward_MUX3_o"
    .port_info 2 /INPUT 5 "ID_EX_rs_i"
    .port_info 3 /INPUT 5 "ID_EX_rt_i"
    .port_info 4 /INPUT 5 "EX_MEM_rd_i"
    .port_info 5 /INPUT 2 "EX_MEM_wb_i"
    .port_info 6 /INPUT 5 "MEM_WB_rd_i"
    .port_info 7 /INPUT 1 "MEM_WB_wb_i"
L_0x7fdf04da1680 .functor BUFZ 2, v0x7fdf04d97c10_0, C4<00>, C4<00>, C4<00>;
L_0x7fdf04da2920 .functor BUFZ 2, v0x7fdf04d97d20_0, C4<00>, C4<00>, C4<00>;
v0x7fdf04d97660_0 .net "EX_MEM_rd_i", 4 0, v0x7fdf04d967b0_0;  1 drivers
v0x7fdf04d97710_0 .net "EX_MEM_wb_i", 1 0, v0x7fdf04d96360_0;  1 drivers
v0x7fdf04d977c0_0 .net "ID_EX_rs_i", 4 0, v0x7fdf04d994c0_0;  1 drivers
v0x7fdf04d97870_0 .net "ID_EX_rt_i", 4 0, v0x7fdf04d99600_0;  1 drivers
v0x7fdf04d97920_0 .net "MEM_WB_rd_i", 4 0, v0x7fdf04d9b390_0;  1 drivers
v0x7fdf04d97a10_0 .net "MEM_WB_wb_i", 0 0, v0x7fdf04d9b750_0;  1 drivers
v0x7fdf04d97ab0_0 .net "forward_MUX2_o", 1 0, L_0x7fdf04da1680;  1 drivers
v0x7fdf04d97b60_0 .net "forward_MUX3_o", 1 0, L_0x7fdf04da2920;  1 drivers
v0x7fdf04d97c10_0 .var "tmp2", 1 0;
v0x7fdf04d97d20_0 .var "tmp3", 1 0;
E_0x7fdf04d975f0/0 .event edge, v0x7fdf04d96360_0, v0x7fdf04d967b0_0, v0x7fdf04d977c0_0, v0x7fdf04d97870_0;
E_0x7fdf04d975f0/1 .event edge, v0x7fdf04d97a10_0, v0x7fdf04d97920_0;
E_0x7fdf04d975f0 .event/or E_0x7fdf04d975f0/0, E_0x7fdf04d975f0/1;
S_0x7fdf04d97e50 .scope module, "Hazard_Detection" "Hazard_Detection" 3 134, 12 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "pc_o"
    .port_info 1 /OUTPUT 1 "branch_o"
    .port_info 2 /INPUT 1 "equal_i"
    .port_info 3 /INPUT 5 "IF_ID_rs_i"
    .port_info 4 /INPUT 5 "IF_ID_rt_i"
    .port_info 5 /INPUT 5 "ID_EX_rd_i"
    .port_info 6 /INPUT 3 "ID_EX_MEM_read_i"
L_0x7fdf04da2370 .functor BUFZ 1, v0x7fdf04d98630_0, C4<0>, C4<0>, C4<0>;
v0x7fdf04d98150_0 .net "ID_EX_MEM_read_i", 2 0, v0x7fdf04d98d90_0;  alias, 1 drivers
v0x7fdf04d98220_0 .net "ID_EX_rd_i", 4 0, L_0x7fdf04da2590;  1 drivers
v0x7fdf04d982c0_0 .net "IF_ID_rs_i", 4 0, L_0x7fdf04da2450;  1 drivers
v0x7fdf04d98380_0 .net "IF_ID_rt_i", 4 0, L_0x7fdf04da24f0;  1 drivers
v0x7fdf04d98430_0 .net "branch_o", 0 0, L_0x7fdf04da2370;  1 drivers
v0x7fdf04d98510_0 .net "equal_i", 0 0, v0x7fdf04d97120_0;  1 drivers
v0x7fdf04d985a0_0 .net "pc_o", 0 0, v0x7fdf04d986d0_0;  1 drivers
v0x7fdf04d98630_0 .var "tmp_branch_o", 0 0;
v0x7fdf04d986d0_0 .var "tmp_pc_o", 0 0;
E_0x7fdf04d974f0 .event edge, v0x7fdf04d97120_0, v0x7fdf04d961f0_0, v0x7fdf04d98220_0, v0x7fdf04d982c0_0;
S_0x7fdf04d98860 .scope module, "ID_EX" "ID_EX" 3 154, 13 1 0, S_0x7fdf04d6e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 4 "operation_i"
    .port_info 3 /OUTPUT 4 "operation_o"
    .port_info 4 /INPUT 32 "data1_i"
    .port_info 5 /INPUT 32 "data2_i"
    .port_info 6 /INPUT 32 "Sign_Extend_i"
    .port_info 7 /INPUT 32 "instr_i"
    .port_info 8 /OUTPUT 32 "mux2_o"
    .port_info 9 /OUTPUT 32 "mux3_o"
    .port_info 10 /OUTPUT 2 "EX_MEM_WB_o"
    .port_info 11 /OUTPUT 3 "EX_MEM_M_o"
    .port_info 12 /INPUT 5 "forwarding_rs_i"
    .port_info 13 /OUTPUT 5 "forwarding_rs_o"
    .port_info 14 /INPUT 5 "forwarding_rt_i"
    .port_info 15 /OUTPUT 5 "forwarding_rt_o"
    .port_info 16 /OUTPUT 32 "instr_o"
    .port_info 17 /INPUT 1 "alu_src_i"
    .port_info 18 /OUTPUT 1 "ALUSrc_o"
    .port_info 19 /OUTPUT 32 "Sign_Extend_o"
v0x7fdf04d98ce0_0 .var "ALUSrc_o", 0 0;
v0x7fdf04d98d90_0 .var "EX_MEM_M_o", 2 0;
v0x7fdf04d98e30_0 .var "EX_MEM_WB_o", 1 0;
v0x7fdf04d98ee0_0 .net "Sign_Extend_i", 31 0, L_0x7fdf04da1ef0;  alias, 1 drivers
v0x7fdf04d98f90_0 .var "Sign_Extend_o", 31 0;
v0x7fdf04d99070_0 .net "addr_i", 31 0, v0x7fdf04d9a2c0_0;  alias, 1 drivers
v0x7fdf04d99110_0 .net "alu_src_i", 0 0, v0x7fdf04d95310_0;  1 drivers
v0x7fdf04d991c0_0 .net "clk_i", 0 0, v0x7fdf04d9fd50_0;  alias, 1 drivers
v0x7fdf04d99290_0 .net "data1_i", 31 0, L_0x7fdf04da11e0;  alias, 1 drivers
v0x7fdf04d993a0_0 .net "data2_i", 31 0, L_0x7fdf04da14f0;  alias, 1 drivers
v0x7fdf04d99430_0 .net "forwarding_rs_i", 4 0, L_0x7fdf04da2670;  1 drivers
v0x7fdf04d994c0_0 .var "forwarding_rs_o", 4 0;
v0x7fdf04d99570_0 .net "forwarding_rt_i", 4 0, L_0x7fdf04da2840;  1 drivers
v0x7fdf04d99600_0 .var "forwarding_rt_o", 4 0;
v0x7fdf04d996c0_0 .net "instr_i", 31 0, v0x7fdf04d9a460_0;  alias, 1 drivers
v0x7fdf04d99770_0 .var "instr_o", 31 0;
v0x7fdf04d99820_0 .var "mux2_o", 31 0;
v0x7fdf04d999c0_0 .var "mux3_o", 31 0;
v0x7fdf04d99a70_0 .net "operation_i", 3 0, L_0x7fdf04da1ae0;  1 drivers
v0x7fdf04d99b20_0 .var "operation_o", 3 0;
v0x7fdf04d99c00_0 .var "temp_EX_MEM_M_o", 2 0;
v0x7fdf04d99c90_0 .var "temp_EX_MEM_WB_o", 1 0;
E_0x7fdf04d98c90 .event edge, v0x7fdf04d99a70_0;
L_0x7fdf04da2590 .part v0x7fdf04d99770_0, 7, 5;
S_0x7fdf04d99ec0 .scope module, "IF_ID" "IF_ID" 3 144, 14 1 0, S_0x7fdf04d6e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "Instruction_Memory_i"
    .port_info 3 /INPUT 1 "Hazard_Detection_i"
    .port_info 4 /INPUT 1 "Flush_i"
    .port_info 5 /OUTPUT 32 "instr_o"
    .port_info 6 /OUTPUT 32 "addr_o"
v0x7fdf04d9a160_0 .net "Flush_i", 0 0, L_0x7fdf04da2370;  alias, 1 drivers
v0x7fdf04d98a10_0 .net "Hazard_Detection_i", 0 0, v0x7fdf04d986d0_0;  alias, 1 drivers
v0x7fdf04d9a230_0 .net "Instruction_Memory_i", 31 0, L_0x7fdf04da0f30;  1 drivers
v0x7fdf04d9a2c0_0 .var "addr_o", 31 0;
v0x7fdf04d9a390_0 .net "clk_i", 0 0, v0x7fdf04d9fd50_0;  alias, 1 drivers
v0x7fdf04d9a460_0 .var "instr_o", 31 0;
v0x7fdf04d9a530_0 .net "pc_i", 31 0, v0x7fdf04d9c8d0_0;  alias, 1 drivers
L_0x7fdf04da15a0 .part v0x7fdf04d9a460_0, 15, 5;
L_0x7fdf04da1700 .part v0x7fdf04d9a460_0, 20, 5;
L_0x7fdf04da2450 .part v0x7fdf04d9a460_0, 15, 5;
L_0x7fdf04da24f0 .part v0x7fdf04d9a460_0, 20, 5;
L_0x7fdf04da2670 .part v0x7fdf04d9a460_0, 15, 5;
L_0x7fdf04da2840 .part v0x7fdf04d9a460_0, 20, 5;
S_0x7fdf04d9a640 .scope module, "Instruction_Memory" "Instruction_Memory" 3 55, 15 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fdf04da0f30 .functor BUFZ 32, L_0x7fdf04da0c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdf04d9a830_0 .net *"_s0", 31 0, L_0x7fdf04da0c50;  1 drivers
v0x7fdf04d9a8f0_0 .net *"_s2", 31 0, L_0x7fdf04da0db0;  1 drivers
v0x7fdf04d9a990_0 .net *"_s4", 29 0, L_0x7fdf04da0cf0;  1 drivers
L_0x10aeab098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf04d9aa20_0 .net *"_s6", 1 0, L_0x10aeab098;  1 drivers
v0x7fdf04d9aad0_0 .net "addr_i", 31 0, v0x7fdf04d9c8d0_0;  alias, 1 drivers
v0x7fdf04d9abf0_0 .net "instr_o", 31 0, L_0x7fdf04da0f30;  alias, 1 drivers
v0x7fdf04d9ac80 .array "memory", 255 0, 31 0;
L_0x7fdf04da0c50 .array/port v0x7fdf04d9ac80, L_0x7fdf04da0db0;
L_0x7fdf04da0cf0 .part v0x7fdf04d9c8d0_0, 2, 30;
L_0x7fdf04da0db0 .concat [ 30 2 0 0], L_0x7fdf04da0cf0, L_0x10aeab098;
S_0x7fdf04d9ad30 .scope module, "MEM_WB" "MEM_WB" 3 194, 16 1 0, S_0x7fdf04d6e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "EX_MEM_Wb_i"
    .port_info 2 /INPUT 32 "Data_Memory_i"
    .port_info 3 /INPUT 32 "addr_data_i"
    .port_info 4 /INPUT 5 "instr_i"
    .port_info 5 /INPUT 4 "operation_i"
    .port_info 6 /OUTPUT 1 "reg_write_o"
    .port_info 7 /OUTPUT 5 "reg_RDaddr_o"
    .port_info 8 /OUTPUT 32 "reg_RDdata_o"
    .port_info 9 /OUTPUT 5 "forwarding_rd_o"
v0x7fdf04d9b020_0 .net "Data_Memory_i", 31 0, v0x7fdf04d95ca0_0;  1 drivers
v0x7fdf04d9b0e0_0 .net "EX_MEM_Wb_i", 1 0, v0x7fdf04d96360_0;  alias, 1 drivers
v0x7fdf04d9b1b0_0 .net "addr_data_i", 31 0, v0x7fdf04d965a0_0;  alias, 1 drivers
v0x7fdf04d9b280_0 .net "clk_i", 0 0, v0x7fdf04d9fd50_0;  alias, 1 drivers
v0x7fdf04d9b390_0 .var "forwarding_rd_o", 4 0;
v0x7fdf04d9b420_0 .net "instr_i", 4 0, v0x7fdf04d967b0_0;  alias, 1 drivers
v0x7fdf04d9b4f0_0 .net "operation_i", 3 0, v0x7fdf04d96ad0_0;  1 drivers
v0x7fdf04d9b580_0 .var "reg_RDaddr_o", 4 0;
v0x7fdf04d9b620_0 .var "reg_RDdata_o", 31 0;
v0x7fdf04d9b750_0 .var "reg_write_o", 0 0;
S_0x7fdf04d9b8a0 .scope module, "MUX_ALUSrc" "MUX4" 3 90, 17 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x10aeab170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fdf04da17a0 .functor XNOR 1, v0x7fdf04d98ce0_0, L_0x10aeab170, C4<0>, C4<0>;
v0x7fdf04d9ba80_0 .net/2u *"_s0", 0 0, L_0x10aeab170;  1 drivers
v0x7fdf04d9bb40_0 .net *"_s2", 0 0, L_0x7fdf04da17a0;  1 drivers
v0x7fdf04d9bbe0_0 .net "data1_i", 31 0, v0x7fdf04d9eef0_0;  alias, 1 drivers
v0x7fdf04d9bcb0_0 .net "data2_i", 31 0, v0x7fdf04d98f90_0;  1 drivers
v0x7fdf04d9bd60_0 .net "data_o", 31 0, L_0x7fdf04da1890;  alias, 1 drivers
v0x7fdf04d9be30_0 .net "select_i", 0 0, v0x7fdf04d98ce0_0;  1 drivers
L_0x7fdf04da1890 .functor MUXZ 32, v0x7fdf04d98f90_0, v0x7fdf04d9eef0_0, L_0x7fdf04da17a0, C4<>;
S_0x7fdf04d9bf20 .scope module, "MUX_PC" "MUX_PC" 3 104, 18 1 0, S_0x7fdf04d6e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fdf04d9c190_0 .net "data1_i", 31 0, L_0x7fdf04da0790;  alias, 1 drivers
v0x7fdf04d9c260_0 .net "data2_i", 31 0, L_0x7fdf04da0b10;  alias, 1 drivers
v0x7fdf04d9c310_0 .var "data_o", 31 0;
v0x7fdf04d9c3c0_0 .net "select_i", 0 0, L_0x7fdf04da2370;  alias, 1 drivers
E_0x7fdf04d9c130 .event edge, v0x7fdf04d98430_0, v0x7fdf04d943f0_0, v0x7fdf04d94fb0_0;
S_0x7fdf04d9c4d0 .scope module, "PC" "PC" 3 46, 19 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
    .port_info 5 /INPUT 1 "select_i"
v0x7fdf04d9c790_0 .net "clk_i", 0 0, v0x7fdf04d9fd50_0;  alias, 1 drivers
v0x7fdf04d9c830_0 .net "pc_i", 31 0, v0x7fdf04d9c310_0;  1 drivers
v0x7fdf04d9c8d0_0 .var "pc_o", 31 0;
v0x7fdf04d9c980_0 .net "rst_i", 0 0, v0x7fdf04d9fee0_0;  alias, 1 drivers
v0x7fdf04d9ca10_0 .net "select_i", 0 0, v0x7fdf04d986d0_0;  alias, 1 drivers
v0x7fdf04d9cb20_0 .net "start_i", 0 0, v0x7fdf04d9ff70_0;  alias, 1 drivers
E_0x7fdf04d9c740/0 .event negedge, v0x7fdf04d9cb20_0;
E_0x7fdf04d9c740/1 .event posedge, v0x7fdf04d95a50_0;
E_0x7fdf04d9c740 .event/or E_0x7fdf04d9c740/0, E_0x7fdf04d9c740/1;
S_0x7fdf04d9cc30 .scope module, "Registers" "Registers" 3 69, 20 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fdf04da11e0 .functor BUFZ 32, L_0x7fdf04da1020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdf04da14f0 .functor BUFZ 32, L_0x7fdf04da1290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdf04d9d000_0 .net "RDaddr_i", 4 0, v0x7fdf04d9b580_0;  1 drivers
v0x7fdf04d9d0c0_0 .net "RDdata_i", 31 0, v0x7fdf04d9b620_0;  1 drivers
v0x7fdf04d9d150_0 .net "RSaddr_i", 4 0, L_0x7fdf04da15a0;  1 drivers
v0x7fdf04d9d1e0_0 .net "RSdata_o", 31 0, L_0x7fdf04da11e0;  alias, 1 drivers
v0x7fdf04d9d2b0_0 .net "RTaddr_i", 4 0, L_0x7fdf04da1700;  1 drivers
v0x7fdf04d9d380_0 .net "RTdata_o", 31 0, L_0x7fdf04da14f0;  alias, 1 drivers
v0x7fdf04d9d450_0 .net "RegWrite_i", 0 0, v0x7fdf04d9b750_0;  alias, 1 drivers
v0x7fdf04d9d520_0 .net *"_s0", 31 0, L_0x7fdf04da1020;  1 drivers
v0x7fdf04d9d5b0_0 .net *"_s10", 6 0, L_0x7fdf04da1350;  1 drivers
L_0x10aeab128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf04d9d6c0_0 .net *"_s13", 1 0, L_0x10aeab128;  1 drivers
v0x7fdf04d9d750_0 .net *"_s2", 6 0, L_0x7fdf04da10c0;  1 drivers
L_0x10aeab0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdf04d9d7e0_0 .net *"_s5", 1 0, L_0x10aeab0e0;  1 drivers
v0x7fdf04d9d890_0 .net *"_s8", 31 0, L_0x7fdf04da1290;  1 drivers
v0x7fdf04d9d940_0 .net "clk_i", 0 0, v0x7fdf04d9fd50_0;  alias, 1 drivers
v0x7fdf04d9d9d0 .array "register", 31 0, 31 0;
E_0x7fdf04d9c680 .event edge, v0x7fdf04d97a10_0, v0x7fdf04d9b620_0, v0x7fdf04d9b580_0;
L_0x7fdf04da1020 .array/port v0x7fdf04d9d9d0, L_0x7fdf04da10c0;
L_0x7fdf04da10c0 .concat [ 5 2 0 0], L_0x7fdf04da15a0, L_0x10aeab0e0;
L_0x7fdf04da1290 .array/port v0x7fdf04d9d9d0, L_0x7fdf04da1350;
L_0x7fdf04da1350 .concat [ 5 2 0 0], L_0x7fdf04da1700, L_0x10aeab128;
S_0x7fdf04d9daf0 .scope module, "Sign_Extend" "Sign_Extend" 3 111, 21 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fdf04d9dd30_0 .net *"_s1", 0 0, L_0x7fdf04da1c40;  1 drivers
v0x7fdf04d9ddf0_0 .net *"_s2", 19 0, L_0x7fdf04da1ce0;  1 drivers
v0x7fdf04d9de90_0 .net "data_i", 31 0, v0x7fdf04d9a460_0;  alias, 1 drivers
v0x7fdf04d9df20_0 .net "data_o", 31 0, L_0x7fdf04da1ef0;  alias, 1 drivers
v0x7fdf04d9dff0_0 .var "temp", 11 0;
E_0x7fdf04d9dce0 .event edge, v0x7fdf04d953c0_0;
L_0x7fdf04da1c40 .part v0x7fdf04d9dff0_0, 11, 1;
LS_0x7fdf04da1ce0_0_0 .concat [ 1 1 1 1], L_0x7fdf04da1c40, L_0x7fdf04da1c40, L_0x7fdf04da1c40, L_0x7fdf04da1c40;
LS_0x7fdf04da1ce0_0_4 .concat [ 1 1 1 1], L_0x7fdf04da1c40, L_0x7fdf04da1c40, L_0x7fdf04da1c40, L_0x7fdf04da1c40;
LS_0x7fdf04da1ce0_0_8 .concat [ 1 1 1 1], L_0x7fdf04da1c40, L_0x7fdf04da1c40, L_0x7fdf04da1c40, L_0x7fdf04da1c40;
LS_0x7fdf04da1ce0_0_12 .concat [ 1 1 1 1], L_0x7fdf04da1c40, L_0x7fdf04da1c40, L_0x7fdf04da1c40, L_0x7fdf04da1c40;
LS_0x7fdf04da1ce0_0_16 .concat [ 1 1 1 1], L_0x7fdf04da1c40, L_0x7fdf04da1c40, L_0x7fdf04da1c40, L_0x7fdf04da1c40;
LS_0x7fdf04da1ce0_1_0 .concat [ 4 4 4 4], LS_0x7fdf04da1ce0_0_0, LS_0x7fdf04da1ce0_0_4, LS_0x7fdf04da1ce0_0_8, LS_0x7fdf04da1ce0_0_12;
LS_0x7fdf04da1ce0_1_4 .concat [ 4 0 0 0], LS_0x7fdf04da1ce0_0_16;
L_0x7fdf04da1ce0 .concat [ 16 4 0 0], LS_0x7fdf04da1ce0_1_0, LS_0x7fdf04da1ce0_1_4;
L_0x7fdf04da1ef0 .concat [ 12 20 0 0], v0x7fdf04d9dff0_0, L_0x7fdf04da1ce0;
S_0x7fdf04d9e0f0 .scope module, "mux2" "MUX32" 3 226, 22 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "data_o"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
L_0x7fdf04da29d0 .functor BUFZ 32, v0x7fdf04d9e740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdf04d9e380_0 .net "data1_i", 31 0, v0x7fdf04d99820_0;  1 drivers
v0x7fdf04d9e450_0 .net "data2_i", 31 0, v0x7fdf04d9b620_0;  alias, 1 drivers
v0x7fdf04d9e520_0 .net "data3_i", 31 0, v0x7fdf04d965a0_0;  alias, 1 drivers
v0x7fdf04d9e5b0_0 .net "data_o", 31 0, L_0x7fdf04da29d0;  alias, 1 drivers
v0x7fdf04d9e670_0 .net "select_i", 1 0, L_0x7fdf04da1680;  alias, 1 drivers
v0x7fdf04d9e740_0 .var "tmp_data_o", 31 0;
E_0x7fdf04d9e350 .event edge, v0x7fdf04d95b00_0, v0x7fdf04d9b620_0, v0x7fdf04d99820_0, v0x7fdf04d97ab0_0;
S_0x7fdf04d9e860 .scope module, "mux3" "MUX32" 3 234, 22 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "data_o"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
v0x7fdf04d9eaf0_0 .net "data1_i", 31 0, v0x7fdf04d999c0_0;  1 drivers
v0x7fdf04d9ebc0_0 .net "data2_i", 31 0, v0x7fdf04d9b620_0;  alias, 1 drivers
v0x7fdf04d9ec50_0 .net "data3_i", 31 0, v0x7fdf04d965a0_0;  alias, 1 drivers
v0x7fdf04d9ed80_0 .net "data_o", 31 0, v0x7fdf04d9eef0_0;  alias, 1 drivers
v0x7fdf04d9ee20_0 .net "select_i", 1 0, L_0x7fdf04da2920;  alias, 1 drivers
v0x7fdf04d9eef0_0 .var "tmp_data_o", 31 0;
E_0x7fdf04d9ea90 .event edge, v0x7fdf04d95b00_0, v0x7fdf04d9b620_0, v0x7fdf04d999c0_0, v0x7fdf04d97b60_0;
S_0x7fdf04d9f000 .scope module, "muxhazard" "muxhazard" 3 96, 23 1 0, S_0x7fdf04d6e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data1_i"
    .port_info 1 /INPUT 4 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 4 "data_o"
L_0x10aeab1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fdf04da19f0 .functor XNOR 1, v0x7fdf04d986d0_0, L_0x10aeab1b8, C4<0>, C4<0>;
v0x7fdf04d9f230_0 .net/2u *"_s0", 0 0, L_0x10aeab1b8;  1 drivers
v0x7fdf04d9f2f0_0 .net *"_s2", 0 0, L_0x7fdf04da19f0;  1 drivers
v0x7fdf04d9f390_0 .net "data1_i", 3 0, v0x7fdf04d95470_0;  alias, 1 drivers
L_0x10aeab200 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fdf04d9f460_0 .net "data2_i", 3 0, L_0x10aeab200;  1 drivers
v0x7fdf04d9f500_0 .net "data_o", 3 0, L_0x7fdf04da1ae0;  alias, 1 drivers
v0x7fdf04d9f5d0_0 .net "select_i", 0 0, v0x7fdf04d986d0_0;  alias, 1 drivers
L_0x7fdf04da1ae0 .functor MUXZ 4, L_0x10aeab200, v0x7fdf04d95470_0, L_0x7fdf04da19f0, C4<>;
    .scope S_0x7fdf04d950c0;
T_0 ;
    %wait E_0x7fdf04d952c0;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdf04d95530_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fdf04d95530_0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fdf04d95530_0, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdf04d95530_0, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fdf04d95530_0, 0, 4;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fdf04d95530_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fdf04d95530_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fdf04d95530_0, 0, 4;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fdf04d95530_0, 0, 4;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x7fdf04d95530_0;
    %store/vec4 v0x7fdf04d95470_0, 0, 4;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf04d95310_0, 0, 1;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf04d95310_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x7fdf04d953c0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf04d95310_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf04d95310_0, 0, 1;
T_0.21 ;
T_0.19 ;
T_0.17 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fdf04d9c4d0;
T_1 ;
    %wait E_0x7fdf04d9c740;
    %load/vec4 v0x7fdf04d9cb20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdf04d9c8d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdf04d9ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fdf04d9c8d0_0;
    %assign/vec4 v0x7fdf04d9c8d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fdf04d9cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fdf04d9c830_0;
    %assign/vec4 v0x7fdf04d9c8d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fdf04d9c8d0_0;
    %assign/vec4 v0x7fdf04d9c8d0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdf04d95630;
T_2 ;
    %wait E_0x7fdf04d958e0;
    %load/vec4 v0x7fdf04d959b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fdf04d95bb0_0;
    %pad/u 8;
    %ix/getv 3, v0x7fdf04d95b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdf04d95d50, 0, 4;
T_2.0 ;
    %load/vec4 v0x7fdf04d95910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv 4, v0x7fdf04d95b00_0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %pad/u 32;
    %assign/vec4 v0x7fdf04d95ca0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdf04d95ca0_0, 0;
T_2.3 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fdf04d9cc30;
T_3 ;
    %wait E_0x7fdf04d9c680;
    %load/vec4 v0x7fdf04d9d450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fdf04d9d0c0_0;
    %load/vec4 v0x7fdf04d9d000_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fdf04d9d9d0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fdf04d9bf20;
T_4 ;
    %wait E_0x7fdf04d9c130;
    %load/vec4 v0x7fdf04d9c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fdf04d9c260_0;
    %store/vec4 v0x7fdf04d9c310_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fdf04d9c190_0;
    %store/vec4 v0x7fdf04d9c310_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdf04d9daf0;
T_5 ;
    %wait E_0x7fdf04d9dce0;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fdf04d9dff0_0, 0, 12;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdf04d9dff0_0, 4, 5;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdf04d9dff0_0, 4, 7;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdf04d9dff0_0, 4, 4;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdf04d9dff0_0, 4, 6;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdf04d9dff0_0, 4, 1;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdf04d9dff0_0, 4, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x7fdf04d9de90_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fdf04d9dff0_0, 0, 12;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fdf04d944d0;
T_6 ;
    %wait E_0x7fdf04d94740;
    %load/vec4 v0x7fdf04d94770_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fdf04d948d0_0;
    %pad/u 33;
    %load/vec4 v0x7fdf04d94990_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x7fdf04d94b30_0, 0, 33;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fdf04d94770_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fdf04d948d0_0;
    %pad/u 33;
    %load/vec4 v0x7fdf04d94990_0;
    %pad/u 33;
    %and;
    %store/vec4 v0x7fdf04d94b30_0, 0, 33;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fdf04d94770_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x7fdf04d948d0_0;
    %pad/u 33;
    %load/vec4 v0x7fdf04d94990_0;
    %pad/u 33;
    %or;
    %store/vec4 v0x7fdf04d94b30_0, 0, 33;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fdf04d94770_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x7fdf04d948d0_0;
    %pad/u 33;
    %load/vec4 v0x7fdf04d94990_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fdf04d94b30_0, 0, 33;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x7fdf04d94770_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0x7fdf04d948d0_0;
    %pad/u 33;
    %load/vec4 v0x7fdf04d94990_0;
    %pad/u 33;
    %mul;
    %store/vec4 v0x7fdf04d94b30_0, 0, 33;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x7fdf04d94770_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x7fdf04d948d0_0;
    %pad/u 33;
    %load/vec4 v0x7fdf04d94990_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fdf04d94b30_0, 0, 33;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x7fdf04d94770_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0x7fdf04d948d0_0;
    %pad/u 33;
    %load/vec4 v0x7fdf04d94990_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fdf04d94b30_0, 0, 33;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x7fdf04d94770_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0x7fdf04d948d0_0;
    %pad/u 33;
    %load/vec4 v0x7fdf04d94990_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fdf04d94b30_0, 0, 33;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 4294967295, 4294967295, 33;
    %store/vec4 v0x7fdf04d94b30_0, 0, 33;
T_6.15 ;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fdf04d97e50;
T_7 ;
    %wait E_0x7fdf04d974f0;
    %load/vec4 v0x7fdf04d98510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf04d98630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf04d986d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf04d98630_0, 0;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf04d986d0_0, 0;
    %load/vec4 v0x7fdf04d98150_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7fdf04d98220_0;
    %load/vec4 v0x7fdf04d982c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdf04d98220_0;
    %load/vec4 v0x7fdf04d982c0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf04d986d0_0, 0;
T_7.4 ;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fdf04d99ec0;
T_8 ;
    %wait E_0x7fdf04d95820;
    %load/vec4 v0x7fdf04d98a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fdf04d9a460_0;
    %assign/vec4 v0x7fdf04d9a460_0, 0;
    %load/vec4 v0x7fdf04d9a2c0_0;
    %assign/vec4 v0x7fdf04d9a2c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fdf04d9a160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdf04d9a460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdf04d9a2c0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fdf04d9a230_0;
    %assign/vec4 v0x7fdf04d9a460_0, 0;
    %load/vec4 v0x7fdf04d9a530_0;
    %assign/vec4 v0x7fdf04d9a2c0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fdf04d98860;
T_9 ;
    %wait E_0x7fdf04d98c90;
    %load/vec4 v0x7fdf04d99a70_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdf04d99a70_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdf04d99a70_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdf04d99a70_0;
    %cmpi/e 3, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdf04d99a70_0;
    %cmpi/e 4, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdf04d99a70_0;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdf04d99c00_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdf04d99c90_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fdf04d99a70_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdf04d99c00_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fdf04d99c90_0, 0, 2;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fdf04d99a70_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdf04d99c00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdf04d99c90_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fdf04d99a70_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdf04d99c00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdf04d99c90_0, 0, 2;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdf04d99c00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdf04d99c90_0, 0, 2;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fdf04d98860;
T_10 ;
    %wait E_0x7fdf04d95820;
    %load/vec4 v0x7fdf04d99c00_0;
    %assign/vec4 v0x7fdf04d98d90_0, 0;
    %load/vec4 v0x7fdf04d99c90_0;
    %assign/vec4 v0x7fdf04d98e30_0, 0;
    %load/vec4 v0x7fdf04d996c0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x7fdf04d994c0_0, 0;
    %load/vec4 v0x7fdf04d996c0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x7fdf04d99600_0, 0;
    %load/vec4 v0x7fdf04d99a70_0;
    %assign/vec4 v0x7fdf04d99b20_0, 0;
    %load/vec4 v0x7fdf04d996c0_0;
    %assign/vec4 v0x7fdf04d99770_0, 0;
    %load/vec4 v0x7fdf04d99290_0;
    %assign/vec4 v0x7fdf04d99820_0, 0;
    %load/vec4 v0x7fdf04d993a0_0;
    %assign/vec4 v0x7fdf04d999c0_0, 0;
    %load/vec4 v0x7fdf04d99110_0;
    %assign/vec4 v0x7fdf04d98ce0_0, 0;
    %load/vec4 v0x7fdf04d98ee0_0;
    %assign/vec4 v0x7fdf04d98f90_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fdf04d95e80;
T_11 ;
    %wait E_0x7fdf04d95820;
    %load/vec4 v0x7fdf04d96a10_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf04d96420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf04d964d0_0, 0;
T_11.0 ;
    %load/vec4 v0x7fdf04d96a10_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf04d96420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf04d964d0_0, 0;
T_11.2 ;
    %load/vec4 v0x7fdf04d96a10_0;
    %assign/vec4 v0x7fdf04d96ad0_0, 0;
    %load/vec4 v0x7fdf04d96650_0;
    %assign/vec4 v0x7fdf04d965a0_0, 0;
    %load/vec4 v0x7fdf04d968c0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x7fdf04d967b0_0, 0;
    %load/vec4 v0x7fdf04d96960_0;
    %assign/vec4 v0x7fdf04d96b60_0, 0;
    %load/vec4 v0x7fdf04d962b0_0;
    %assign/vec4 v0x7fdf04d96360_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fdf04d9ad30;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf04d9b750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fdf04d9b580_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fdf04d9b390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdf04d9b620_0, 0;
    %end;
    .thread T_12;
    .scope S_0x7fdf04d9ad30;
T_13 ;
    %wait E_0x7fdf04d95820;
    %load/vec4 v0x7fdf04d9b0e0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fdf04d9b020_0;
    %assign/vec4 v0x7fdf04d9b620_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fdf04d9b1b0_0;
    %assign/vec4 v0x7fdf04d9b620_0, 0;
T_13.1 ;
    %load/vec4 v0x7fdf04d9b0e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fdf04d9b750_0, 0;
    %load/vec4 v0x7fdf04d9b420_0;
    %assign/vec4 v0x7fdf04d9b580_0, 0;
    %load/vec4 v0x7fdf04d9b420_0;
    %assign/vec4 v0x7fdf04d9b390_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fdf04d96d30;
T_14 ;
    %wait E_0x7fdf04d96f60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf04d97240_0, 0, 1;
    %load/vec4 v0x7fdf04d96fc0_0;
    %load/vec4 v0x7fdf04d97080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdf04d971b0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf04d97240_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf04d97240_0, 0, 1;
T_14.1 ;
    %load/vec4 v0x7fdf04d97240_0;
    %store/vec4 v0x7fdf04d97120_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fdf04d97340;
T_15 ;
    %wait E_0x7fdf04d975f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdf04d97c10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdf04d97d20_0, 0, 2;
    %load/vec4 v0x7fdf04d97710_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fdf04d97660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdf04d97660_0;
    %load/vec4 v0x7fdf04d977c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdf04d97c10_0, 0, 2;
T_15.0 ;
    %load/vec4 v0x7fdf04d97710_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fdf04d97660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdf04d97660_0;
    %load/vec4 v0x7fdf04d97870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdf04d97d20_0, 0, 2;
T_15.2 ;
    %load/vec4 v0x7fdf04d97a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fdf04d97920_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdf04d97920_0;
    %load/vec4 v0x7fdf04d977c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdf04d97c10_0, 0, 2;
T_15.4 ;
    %load/vec4 v0x7fdf04d97a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fdf04d97920_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdf04d97920_0;
    %load/vec4 v0x7fdf04d97870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdf04d97d20_0, 0, 2;
T_15.6 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fdf04d9e0f0;
T_16 ;
    %wait E_0x7fdf04d9e350;
    %load/vec4 v0x7fdf04d9e670_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fdf04d9e520_0;
    %store/vec4 v0x7fdf04d9e740_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fdf04d9e670_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7fdf04d9e450_0;
    %store/vec4 v0x7fdf04d9e740_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fdf04d9e380_0;
    %store/vec4 v0x7fdf04d9e740_0, 0, 32;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fdf04d9e860;
T_17 ;
    %wait E_0x7fdf04d9ea90;
    %load/vec4 v0x7fdf04d9ee20_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7fdf04d9ec50_0;
    %store/vec4 v0x7fdf04d9eef0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fdf04d9ee20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x7fdf04d9ebc0_0;
    %store/vec4 v0x7fdf04d9eef0_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7fdf04d9eaf0_0;
    %store/vec4 v0x7fdf04d9eef0_0, 0, 32;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fdf04d6cfe0;
T_18 ;
    %delay 25, 0;
    %load/vec4 v0x7fdf04d9fd50_0;
    %inv;
    %store/vec4 v0x7fdf04d9fd50_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fdf04d6cfe0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf04da0000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf04da02b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf04da0090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf04da0160_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x7fdf04da0160_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fdf04da0160_0;
    %store/vec4a v0x7fdf04d9ac80, 4, 0;
    %load/vec4 v0x7fdf04da0160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf04da0160_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf04da0160_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x7fdf04da0160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fdf04da0160_0;
    %store/vec4a v0x7fdf04d95d50, 4, 0;
    %load/vec4 v0x7fdf04da0160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf04da0160_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf04da0160_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x7fdf04da0160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fdf04da0160_0;
    %store/vec4a v0x7fdf04d9d9d0, 4, 0;
    %load/vec4 v0x7fdf04da0160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf04da0160_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %vpi_call 2 40 "$readmemb", "Fibonacci_instruction.txt", v0x7fdf04d9ac80 {0 0 0};
    %vpi_func 2 44 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fdf04da0200_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdf04d95d50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf04d9fd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf04d9fee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf04d9ff70_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf04d9fee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf04d9ff70_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fdf04d6cfe0;
T_20 ;
    %wait E_0x7fdf04d95820;
    %load/vec4 v0x7fdf04da0000_0;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 2 62 "$stop" {0 0 0};
T_20.0 ;
    %load/vec4 v0x7fdf04d985a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdf04d95470_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fdf04da02b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf04da02b0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fdf04d98430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x7fdf04da0090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf04da0090_0, 0, 32;
T_20.4 ;
    %vpi_call 2 69 "$display", "Count %d, Clk %d, Start %d", v0x7fdf04da0000_0, v0x7fdf04d9fd50_0, v0x7fdf04d9ff70_0 {0 0 0};
    %vpi_call 2 70 "$display", "[CPU]: clk_i=%d, start_i=%d", v0x7fdf04d9f6a0_0, v0x7fdf04d9fc20_0 {0 0 0};
    %vpi_call 2 71 "$display", "[MUX_PC]: add_pc_i = %d, add_branch = %d, select_i = %d, data_o = %d", v0x7fdf04d9c190_0, v0x7fdf04d9c260_0, v0x7fdf04d9c3c0_0, v0x7fdf04d9c310_0 {0 0 0};
    %vpi_call 2 72 "$display", "[PC]: clk_i=%d, start_i=%d, pc_i=%d, pc_o=%d", v0x7fdf04d9c790_0, v0x7fdf04d9cb20_0, v0x7fdf04d9c830_0, v0x7fdf04d9c8d0_0 {0 0 0};
    %vpi_call 2 73 "$display", "[IF_ID]: pc_i=%d, Instruction_Memory_i=%b", v0x7fdf04d9a530_0, v0x7fdf04d9a230_0 {0 0 0};
    %vpi_call 2 74 "$display", "[IF_ID]: addr_o=%d, inst_o=%b", v0x7fdf04d9a2c0_0, v0x7fdf04d9a460_0 {0 0 0};
    %vpi_call 2 75 "$display", "data1 %d data2 %d adder_shift %d", v0x7fdf04d94250_0, v0x7fdf04d94300_0, v0x7fdf04d943f0_0 {0 0 0};
    %vpi_call 2 76 "$display", "[Registers]: RSaddr_i=%d, RTaddr_i=%d, RDaddr_i=%d, RDdata_i=%d, RegWrite_i=%d, RSdata_o=%d, RTdata_o=%d", v0x7fdf04d9d150_0, v0x7fdf04d9d2b0_0, v0x7fdf04d9d000_0, v0x7fdf04d9d0c0_0, v0x7fdf04d9d450_0, v0x7fdf04d9d1e0_0, v0x7fdf04d9d380_0 {0 0 0};
    %vpi_call 2 78 "$display", "[Hazard]: stall_o=%d, flush_o=%d", v0x7fdf04d985a0_0, v0x7fdf04d98430_0 {0 0 0};
    %vpi_call 2 79 "$display", "[ID_EX]: opeation_i=%b, ALUSrc_i=%d", v0x7fdf04d99a70_0, v0x7fdf04d99110_0 {0 0 0};
    %vpi_call 2 80 "$display", "[ID_EX]: RSdata_i=%d, RTdata_i=%d, RSaddr_i=%d, RTaddr_i=%d, instr_i=%b, Sign_Extend_i=%d", v0x7fdf04d99290_0, v0x7fdf04d993a0_0, v0x7fdf04d99430_0, v0x7fdf04d99570_0, v0x7fdf04d996c0_0, v0x7fdf04d98ee0_0 {0 0 0};
    %vpi_call 2 81 "$display", "[ID_EX]: operation_o=%b, ALUSrc_o=%d", v0x7fdf04d99b20_0, v0x7fdf04d98ce0_0 {0 0 0};
    %vpi_call 2 82 "$display", "[ID_EX]: RSdata_o=%d, RTdata_o=%d, RSaddr_o=%d, RTaddr_o=%d, instr_o=%b, Sign_Extend_o=%d,", v0x7fdf04d99820_0, v0x7fdf04d999c0_0, v0x7fdf04d994c0_0, v0x7fdf04d99600_0, v0x7fdf04d99770_0, v0x7fdf04d98f90_0 {0 0 0};
    %vpi_call 2 83 "$display", "[ALU]: data1_i=%d, data2_i=%d, ALUCtrl_i=%b, data_o=%d, Zero_o=%d", v0x7fdf04d948d0_0, v0x7fdf04d94990_0, v0x7fdf04d94770_0, v0x7fdf04d94a40_0, v0x7fdf04d94830_0 {0 0 0};
    %vpi_call 2 84 "$display", "[EX_MEM]: ALU_i=%d, RTdata_i=%d, inst_i=%b, RegWrite_signal_i=%b, Memsignal_i=%b", v0x7fdf04d96650_0, v0x7fdf04d96960_0, v0x7fdf04d968c0_0, v0x7fdf04d962b0_0, v0x7fdf04d961f0_0 {0 0 0};
    %vpi_call 2 85 "$display", "[EX_MEM]: ALU_o=%d, RTdata_o=%d, inst_o=%d, RegWrite_signal_o=%b, Mem_write_o=%d, Mem_read_o=%d", v0x7fdf04d965a0_0, v0x7fdf04d96b60_0, v0x7fdf04d967b0_0, v0x7fdf04d96360_0, v0x7fdf04d964d0_0, v0x7fdf04d96420_0 {0 0 0};
    %vpi_call 2 86 "$display", "[MEM_WB]: Data_Memory_i=%d, addr_data_i=%d, RDaddr_i=%d, RegWrite_i=%b", v0x7fdf04d9b020_0, v0x7fdf04d9b1b0_0, v0x7fdf04d9b420_0, v0x7fdf04d9b0e0_0 {0 0 0};
    %vpi_call 2 87 "$display", "[MEM_WB]: reg_RDdata_o=%b, reg_RDaddr_o=%b, RegWrite_o=%d", v0x7fdf04d9b620_0, v0x7fdf04d9b580_0, v0x7fdf04d9b750_0 {0 0 0};
    %vpi_call 2 88 "$display", "[Forward]: Sselect_o=%b, Tselect_o=%b", v0x7fdf04d97ab0_0, v0x7fdf04d97b60_0 {0 0 0};
    %vpi_call 2 92 "$fdisplay", v0x7fdf04da0200_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fdf04da0000_0, v0x7fdf04d9ff70_0, v0x7fdf04da02b0_0, v0x7fdf04da0090_0, v0x7fdf04d9c8d0_0 {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7fdf04da0200_0, "Registers" {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7fdf04da0200_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fdf04d9d9d0, 0>, &A<v0x7fdf04d9d9d0, 8>, &A<v0x7fdf04d9d9d0, 16>, &A<v0x7fdf04d9d9d0, 24> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7fdf04da0200_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fdf04d9d9d0, 1>, &A<v0x7fdf04d9d9d0, 9>, &A<v0x7fdf04d9d9d0, 17>, &A<v0x7fdf04d9d9d0, 25> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7fdf04da0200_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fdf04d9d9d0, 2>, &A<v0x7fdf04d9d9d0, 10>, &A<v0x7fdf04d9d9d0, 18>, &A<v0x7fdf04d9d9d0, 26> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7fdf04da0200_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fdf04d9d9d0, 3>, &A<v0x7fdf04d9d9d0, 11>, &A<v0x7fdf04d9d9d0, 19>, &A<v0x7fdf04d9d9d0, 27> {0 0 0};
    %vpi_call 2 100 "$fdisplay", v0x7fdf04da0200_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fdf04d9d9d0, 4>, &A<v0x7fdf04d9d9d0, 12>, &A<v0x7fdf04d9d9d0, 20>, &A<v0x7fdf04d9d9d0, 28> {0 0 0};
    %vpi_call 2 101 "$fdisplay", v0x7fdf04da0200_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fdf04d9d9d0, 5>, &A<v0x7fdf04d9d9d0, 13>, &A<v0x7fdf04d9d9d0, 21>, &A<v0x7fdf04d9d9d0, 29> {0 0 0};
    %vpi_call 2 102 "$fdisplay", v0x7fdf04da0200_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fdf04d9d9d0, 6>, &A<v0x7fdf04d9d9d0, 14>, &A<v0x7fdf04d9d9d0, 22>, &A<v0x7fdf04d9d9d0, 30> {0 0 0};
    %vpi_call 2 103 "$fdisplay", v0x7fdf04da0200_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fdf04d9d9d0, 7>, &A<v0x7fdf04d9d9d0, 15>, &A<v0x7fdf04d9d9d0, 23>, &A<v0x7fdf04d9d9d0, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 106 "$fdisplay", v0x7fdf04da0200_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 107 "$fdisplay", v0x7fdf04da0200_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 108 "$fdisplay", v0x7fdf04da0200_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 109 "$fdisplay", v0x7fdf04da0200_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 110 "$fdisplay", v0x7fdf04da0200_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 111 "$fdisplay", v0x7fdf04da0200_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 112 "$fdisplay", v0x7fdf04da0200_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdf04d95d50, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 113 "$fdisplay", v0x7fdf04da0200_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7fdf04da0200_0, "\012" {0 0 0};
    %load/vec4 v0x7fdf04da0000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf04da0000_0, 0, 32;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "adder_shift.v";
    "alu.v";
    "adder.v";
    "control.v";
    "data_memory.v";
    "EX_MEM.v";
    "equla.v";
    "forwarding.v";
    "hazard_detection.v";
    "ID_EX.v";
    "IF_ID.v";
    "instruction_memory.v";
    "MEM_MB.v";
    "mux4.v";
    "Mux_pc.v";
    "pc.v";
    "register.v";
    "sign_extend.v";
    "mux32.v";
    "muxhazard.v";
