Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Study/AUT/Term 4/Logical Circuit/Project/FullAdder/FourBitAdder_isim_beh.exe -prj D:/Study/AUT/Term 4/Logical Circuit/Project/FullAdder/FourBitAdder_beh.prj work.FourBitAdder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Study/AUT/Term 4/Logical Circuit/Project/FullAdder/FullAdder.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term 4/Logical Circuit/Project/FullAdder/FourBitAdder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity FullAdder [fulladder_default]
Compiling architecture behavioral of entity fourbitadder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/Study/AUT/Term 4/Logical Circuit/Project/FullAdder/FourBitAdder_isim_beh.exe
Fuse Memory Usage: 34316 KB
Fuse CPU Usage: 953 ms
