TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened new HwDB with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-11-14.02:47:12::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level"
		}]
}
TRACE::2023-11-14.02:47:12::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-11-14.02:47:12::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-11-14.02:47:12::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level"
		}]
}
TRACE::2023-11-14.02:47:12::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level"
		}]
}
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:12::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:12::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-14.02:47:12::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::mss does not exists at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::Creating sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::Adding the swdes entry, created swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::Writing mss at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:47:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-11-14.02:47:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-11-14.02:47:12::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:47:12::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-11-14.02:47:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-14.02:47:13::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-14.02:47:13::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.02:47:13::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.02:47:13::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.02:47:13::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-14.02:47:13::SCWSystem::Not a boot domain 
LOG::2023-11-14.02:47:13::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.02:47:13::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.02:47:13::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.02:47:13::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:47:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-14.02:47:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-14.02:47:13::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2023-11-14.02:47:13::SCWMssOS::skipping the bsp build ... 
TRACE::2023-11-14.02:47:13::SCWMssOS::Copying to export directory.
TRACE::2023-11-14.02:47:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.02:47:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.02:47:13::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.02:47:13::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.02:47:13::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.02:47:13::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.02:47:13::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.02:47:13::SCWSystem::dir created 
TRACE::2023-11-14.02:47:13::SCWSystem::Writing the bif 
TRACE::2023-11-14.02:47:13::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.02:47:13::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.02:47:13::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.02:47:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:47:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:47:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.02:47:13::SCWPlatform::updated the xpfm file.
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:47:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:47:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:47:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:47:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-14.02:47:13::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.02:47:13::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.02:47:13::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.02:47:13::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.02:47:14::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.02:47:14::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.02:47:14::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:47:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-14.02:47:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-14.02:47:14::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-11-14.02:47:14::SCWMssOS::skipping the bsp build ... 
TRACE::2023-11-14.02:47:14::SCWMssOS::Copying to export directory.
TRACE::2023-11-14.02:47:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.02:47:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.02:47:14::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.02:47:14::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.02:47:14::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.02:47:14::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.02:47:14::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.02:47:14::SCWSystem::dir created 
TRACE::2023-11-14.02:47:14::SCWSystem::Writing the bif 
TRACE::2023-11-14.02:47:14::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.02:47:14::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.02:47:14::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.02:47:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:47:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:47:14::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.02:47:14::SCWPlatform::updated the xpfm file.
LOG::2023-11-14.02:47:55::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.02:47:55::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.02:47:55::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.02:47:55::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-14.02:47:55::SCWSystem::Not a boot domain 
LOG::2023-11-14.02:47:55::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.02:47:55::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.02:47:55::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.02:47:55::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.02:47:55::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:55::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:55::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:55::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:55::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:55::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:55::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:55::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:55::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:55::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:47:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-14.02:47:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-14.02:47:55::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-11-14.02:47:55::SCWMssOS::doing bsp build ... 
TRACE::2023-11-14.02:47:55::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-14.02:47:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-14.02:47:56::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-14.02:47:56::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:47:56::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:47:56::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:47:56::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.02:47:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.02:47:56::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:47:56::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-14.02:47:56::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-14.02:47:56::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.02:47:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.02:47:56::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-14.02:47:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-14.02:47:56::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:47:56::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:47:56::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:47:56::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-14.02:47:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-14.02:47:56::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:47:56::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.02:47:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.02:47:56::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:47:56::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.02:47:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.02:47:56::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:57::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-14.02:47:57::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-14.02:47:57::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-14.02:47:57::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-14.02:47:57::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-14.02:47:57::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-14.02:47:57::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-14.02:47:57::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-14.02:47:57::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-14.02:47:57::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-14.02:47:57::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-14.02:47:57::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-14.02:47:57::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-14.02:47:57::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-14.02:47:57::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-14.02:47:57::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-14.02:47:57::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-14.02:47:57::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-14.02:47:57::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-14.02:47:57::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-14.02:47:57::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-14.02:47:57::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-14.02:47:57::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-14.02:47:57::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-14.02:47:57::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-14.02:47:57::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-14.02:47:57::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-14.02:47:57::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-14.02:47:57::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-14.02:47:57::SCWMssOS::'Finished building libraries'

TRACE::2023-11-14.02:47:57::SCWMssOS::Copying to export directory.
TRACE::2023-11-14.02:47:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.02:47:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.02:47:58::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.02:47:58::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.02:47:58::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.02:47:58::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.02:47:58::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.02:47:58::SCWSystem::dir created 
TRACE::2023-11-14.02:47:58::SCWSystem::Writing the bif 
TRACE::2023-11-14.02:47:58::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.02:47:58::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.02:47:58::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.02:47:58::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:47:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:47:58::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.02:47:58::SCWPlatform::updated the xpfm file.
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:20::SCWMssOS::cleaning the bsp 
TRACE::2023-11-14.02:48:20::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-14.02:48:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-14.02:48:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-14.02:48:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-11-14.02:48:27::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.02:48:27::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.02:48:27::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.02:48:27::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-14.02:48:27::SCWSystem::Not a boot domain 
LOG::2023-11-14.02:48:27::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.02:48:27::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.02:48:27::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.02:48:27::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.02:48:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:48:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:48:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:48:27::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:48:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:48:27::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:27::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:48:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-14.02:48:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-14.02:48:27::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-11-14.02:48:27::SCWMssOS::doing bsp build ... 
TRACE::2023-11-14.02:48:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-14.02:48:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-14.02:48:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-14.02:48:27::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:48:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:48:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:48:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:48:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:48:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:48:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.02:48:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.02:48:27::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:48:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:48:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-14.02:48:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-14.02:48:27::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.02:48:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.02:48:27::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-14.02:48:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-14.02:48:27::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:48:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:48:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:48:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:48:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:48:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:48:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-14.02:48:27::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-14.02:48:27::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:48:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:48:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.02:48:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.02:48:27::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:48:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:48:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.02:48:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.02:48:27::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:28::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-14.02:48:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-14.02:48:28::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-14.02:48:28::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-14.02:48:28::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-14.02:48:28::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-14.02:48:28::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-14.02:48:28::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-14.02:48:28::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-14.02:48:28::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-14.02:48:28::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-14.02:48:28::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-14.02:48:28::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-14.02:48:28::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-14.02:48:28::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-14.02:48:28::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-14.02:48:28::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-14.02:48:28::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-14.02:48:28::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-14.02:48:28::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-14.02:48:28::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-14.02:48:28::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-14.02:48:28::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-14.02:48:28::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-14.02:48:28::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-14.02:48:28::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-14.02:48:28::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-14.02:48:28::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-14.02:48:28::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-14.02:48:28::SCWMssOS::'Finished building libraries'

TRACE::2023-11-14.02:48:28::SCWMssOS::Copying to export directory.
TRACE::2023-11-14.02:48:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.02:48:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.02:48:28::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.02:48:28::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.02:48:28::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.02:48:28::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.02:48:28::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.02:48:28::SCWSystem::dir created 
TRACE::2023-11-14.02:48:28::SCWSystem::Writing the bif 
TRACE::2023-11-14.02:48:28::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.02:48:28::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.02:48:28::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.02:48:28::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:48:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:48:28::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:48:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:48:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:48:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:48:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:48:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:48:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:48:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:48:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:48:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.02:48:28::SCWPlatform::updated the xpfm file.
TRACE::2023-11-14.02:48:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:48:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:48:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:48:29::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:48:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:48:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:48:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened new HwDB with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-14.03:43:47::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-14.03:43:47::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-14.03:43:47::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-14.03:43:47::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-14.03:43:47::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.03:43:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.03:43:47::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:43:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-14.03:43:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWReader::No isolation master present  
TRACE::2023-11-14.03:43:47::SCWMssOS::cleaning the bsp 
TRACE::2023-11-14.03:43:47::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-14.03:43:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-14.03:43:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-14.03:43:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-14.03:43:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-14.03:43:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-14.03:43:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-14.03:43:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-14.03:43:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-14.03:43:48::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-11-14.03:43:51::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.03:43:51::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.03:43:51::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.03:43:51::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-14.03:43:51::SCWSystem::Not a boot domain 
LOG::2023-11-14.03:43:51::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.03:43:51::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.03:43:51::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.03:43:51::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.03:43:51::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:51::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:51::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:51::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:51::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:51::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:51::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:51::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:43:51::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:51::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.03:43:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-14.03:43:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-14.03:43:51::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-11-14.03:43:51::SCWMssOS::doing bsp build ... 
TRACE::2023-11-14.03:43:51::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-14.03:43:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-14.03:43:51::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-14.03:43:51::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:43:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:43:51::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:43:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:43:51::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:43:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:43:51::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.03:43:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.03:43:51::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:43:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:43:51::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-14.03:43:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-14.03:43:51::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.03:43:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.03:43:51::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-14.03:43:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-14.03:43:51::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:43:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:43:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:43:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-14.03:43:52::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-14.03:43:52::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:43:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.03:43:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.03:43:52::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:43:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:43:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.03:43:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.03:43:52::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:53::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-14.03:43:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-14.03:43:53::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-14.03:43:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-14.03:43:53::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-14.03:43:53::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-14.03:43:53::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-14.03:43:53::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-14.03:43:53::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-14.03:43:53::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-14.03:43:53::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-14.03:43:53::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-14.03:43:53::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-14.03:43:53::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-14.03:43:53::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-14.03:43:53::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-14.03:43:53::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-14.03:43:53::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-14.03:43:53::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-14.03:43:53::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-14.03:43:53::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-14.03:43:53::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-14.03:43:53::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-14.03:43:53::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-14.03:43:53::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-14.03:43:53::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-14.03:43:53::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-14.03:43:53::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-14.03:43:53::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-14.03:43:53::SCWMssOS::'Finished building libraries'

TRACE::2023-11-14.03:43:53::SCWMssOS::Copying to export directory.
TRACE::2023-11-14.03:43:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.03:43:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.03:43:53::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.03:43:53::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.03:43:53::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.03:43:53::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.03:43:53::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.03:43:53::SCWSystem::dir created 
TRACE::2023-11-14.03:43:53::SCWSystem::Writing the bif 
TRACE::2023-11-14.03:43:53::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.03:43:53::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.03:43:53::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.03:43:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.03:43:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.03:43:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:43:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:53::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:43:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:53::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.03:43:53::SCWPlatform::updated the xpfm file.
TRACE::2023-11-14.03:43:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:53::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:43:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-14.03:44:52::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-14.03:44:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-14.03:44:52::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.03:44:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.03:44:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:44:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-14.03:44:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:44:52::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWReader::No isolation master present  
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:54::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:54::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:54::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:44:54::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:54::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.03:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:54::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.03:44:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.03:44:54::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:44:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-14.03:44:54::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-14.03:44:55::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-14.03:44:55::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-14.03:44:55::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:55::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:44:55::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:55::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:55::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:55::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:55::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:55::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-14.03:44:55::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-14.03:44:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:55::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:44:55::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:55::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-14.03:45:00::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.03:45:00::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.03:45:00::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.03:45:00::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-14.03:45:00::SCWSystem::Not a boot domain 
LOG::2023-11-14.03:45:00::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.03:45:00::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.03:45:00::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.03:45:00::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.03:45:00::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:00::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:00::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:00::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:45:00::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:45:00::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-14.03:45:00::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-14.03:45:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:45:00::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:45:00::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:00::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.03:45:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:00::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-14.03:45:01::SCWMssOS::doing bsp build ... 
TRACE::2023-11-14.03:45:01::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-14.03:45:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-14.03:45:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-14.03:45:01::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-14.03:45:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.03:45:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:45:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:45:01::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.03:45:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:45:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:45:01::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:45:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:45:02::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.03:45:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.03:45:02::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:45:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:45:02::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-14.03:45:02::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-14.03:45:02::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.03:45:02::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.03:45:02::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-14.03:45:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-14.03:45:02::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:45:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:45:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:45:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:45:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:45:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:45:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-14.03:45:02::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-14.03:45:02::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:45:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:45:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.03:45:02::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.03:45:02::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:45:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:45:02::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.03:45:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.03:45:02::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:03::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-14.03:45:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-14.03:45:03::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-14.03:45:03::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-14.03:45:03::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-14.03:45:03::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-14.03:45:03::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-14.03:45:03::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-14.03:45:03::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-14.03:45:03::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-14.03:45:03::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-14.03:45:03::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-14.03:45:03::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-14.03:45:03::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-14.03:45:03::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-14.03:45:03::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-14.03:45:03::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-14.03:45:03::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-14.03:45:03::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-14.03:45:03::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-14.03:45:03::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-14.03:45:03::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-14.03:45:03::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-14.03:45:03::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-14.03:45:03::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-14.03:45:03::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-14.03:45:03::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-14.03:45:03::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-14.03:45:03::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-14.03:45:03::SCWMssOS::'Finished building libraries'

TRACE::2023-11-14.03:45:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.03:45:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.03:45:03::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.03:45:03::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.03:45:03::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.03:45:03::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.03:45:03::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.03:45:03::SCWSystem::dir created 
TRACE::2023-11-14.03:45:03::SCWSystem::Writing the bif 
TRACE::2023-11-14.03:45:03::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.03:45:03::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.03:45:03::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.03:45:03::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-14.03:45:03::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:03::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:45:03::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:45:03::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:45:03::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-14.03:45:03::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-14.03:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:45:03::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:45:03::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:03::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.03:45:03::SCWPlatform::updated the xpfm file.
TRACE::2023-11-14.03:45:03::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:45:03::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:45:03::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-14.03:45:03::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-14.03:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:45:03::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:45:03::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.21:21:35::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:21:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.21:21:35::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:21:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:21:35::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:21:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.21:21:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:21:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWReader::No isolation master present  
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.21:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:37::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:21:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:21:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:21:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.21:21:37::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.21:21:37::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.21:21:37::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:21:37::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:21:37::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.21:21:38::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:21:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:21:38::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:21:38::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:38::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:38::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:21:38::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:21:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:38::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:21:38::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.21:21:38::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:21:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:21:38::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:21:38::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:38::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:38::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:21:38::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:21:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:38::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:21:38::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
LOG::2023-11-15.21:24:12::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.21:24:12::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.21:24:12::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.21:24:12::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.21:24:12::SCWSystem::Not a boot domain 
LOG::2023-11-15.21:24:12::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.21:24:12::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.21:24:12::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.21:24:12::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.21:24:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:24:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:24:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:24:12::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:24:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:24:12::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.21:24:12::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:24:12::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.21:24:12::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.21:24:12::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.21:24:14::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.21:24:14::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.21:24:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.21:24:14::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.21:24:14::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:24:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:24:14::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:24:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:24:14::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:24:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:24:14::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.21:24:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.21:24:14::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:24:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:24:14::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.21:24:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.21:24:14::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.21:24:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.21:24:14::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.21:24:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.21:24:14::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:24:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:24:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:24:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:24:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:24:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:24:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.21:24:15::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.21:24:15::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:24:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:24:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.21:24:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.21:24:15::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:24:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:24:15::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.21:24:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.21:24:15::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:16::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.21:24:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.21:24:16::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.21:24:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.21:24:16::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.21:24:16::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.21:24:16::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.21:24:16::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.21:24:16::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.21:24:16::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.21:24:16::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.21:24:16::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.21:24:16::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.21:24:16::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.21:24:16::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.21:24:16::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.21:24:16::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.21:24:16::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.21:24:16::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.21:24:16::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.21:24:16::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.21:24:16::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.21:24:16::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.21:24:16::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.21:24:16::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.21:24:16::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.21:24:16::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.21:24:16::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.21:24:16::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.21:24:16::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.21:24:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.21:24:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.21:24:16::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.21:24:16::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.21:24:16::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.21:24:16::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.21:24:16::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.21:24:16::SCWSystem::dir created 
TRACE::2023-11-15.21:24:16::SCWSystem::Writing the bif 
TRACE::2023-11-15.21:24:16::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.21:24:16::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.21:24:16::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.21:24:16::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:24:16::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:16::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:24:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:24:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:24:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:24:16::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:24:16::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:24:16::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:16::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.21:24:16::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.21:24:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:24:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:24:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:24:17::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:24:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:24:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:24:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.21:37:50::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:37:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.21:37:50::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:37:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:37:50::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:37:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.21:37:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:37:50::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWReader::No isolation master present  
TRACE::2023-11-15.21:37:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:52::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.21:37:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:53::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:53::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:37:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.21:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:37:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:37:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:37:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.21:37:53::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.21:37:53::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.21:37:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:37:53::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:37:53::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:37:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-15.21:37:58::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.21:37:58::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.21:37:58::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.21:37:58::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.21:37:58::SCWSystem::Not a boot domain 
LOG::2023-11-15.21:37:58::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.21:37:58::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.21:37:58::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.21:37:58::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.21:37:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:37:58::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:37:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:37:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:58::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.21:37:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:58::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.21:37:59::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.21:37:59::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.21:37:59::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.21:37:59::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.21:37:59::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:37:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:37:59::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:37:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:37:59::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:37:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:37:59::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.21:37:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.21:37:59::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:37:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:37:59::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.21:37:59::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.21:37:59::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.21:37:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.21:37:59::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.21:37:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.21:37:59::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:38:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:38:00::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:38:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:38:00::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:38:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:38:00::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.21:38:00::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.21:38:00::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:38:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:38:00::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.21:38:00::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.21:38:00::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:38:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:38:00::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.21:38:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.21:38:00::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:01::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.21:38:01::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.21:38:01::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.21:38:01::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.21:38:01::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.21:38:01::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.21:38:01::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.21:38:01::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.21:38:01::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.21:38:01::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.21:38:01::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.21:38:01::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.21:38:01::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.21:38:01::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.21:38:01::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.21:38:01::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.21:38:01::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.21:38:01::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.21:38:01::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.21:38:01::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.21:38:01::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.21:38:01::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.21:38:01::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.21:38:01::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.21:38:01::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.21:38:01::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.21:38:01::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.21:38:01::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.21:38:01::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.21:38:01::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.21:38:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.21:38:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.21:38:01::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.21:38:01::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.21:38:01::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.21:38:01::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.21:38:01::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.21:38:01::SCWSystem::dir created 
TRACE::2023-11-15.21:38:01::SCWSystem::Writing the bif 
TRACE::2023-11-15.21:38:01::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.21:38:01::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.21:38:01::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.21:38:01::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:38:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:38:01::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:38:01::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:38:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:38:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:38:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:38:01::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:38:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:38:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:38:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:38:01::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.21:38:01::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.21:38:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:38:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:38:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:38:01::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:38:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:38:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:38:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.22:18:52::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:18:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.22:18:52::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:18:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:18:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:18:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.22:18:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:18:52::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWReader::No isolation master present  
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:57::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:57::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:57::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:18:57::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.22:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:57::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:18:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:18:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:18:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:18:57::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:18:57::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.22:18:57::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:18:57::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:18:57::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:57::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:18:57::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.22:18:59::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:18:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:18:59::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:18:59::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:59::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:18:59::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:59::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:18:59::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.22:18:59::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:18:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:18:59::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:18:59::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:59::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:18:59::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:59::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:18:59::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWPlatform::Clearing the existing platform
TRACE::2023-11-15.22:19:16::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-15.22:19:16::SCWSystem::Clearing the domains completed.
TRACE::2023-11-15.22:19:16::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened new HwDB with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.22:19:16::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.22:19:16::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:16::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.22:19:16::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:19:16::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.22:19:16::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:19:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:19:16::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:19:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.22:19:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:16::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:16::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWReader::No isolation master present  
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:18::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:18::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:18::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:18::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::update - Opened existing hwdb Final_Top_Level_3
TRACE::2023-11-15.22:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:18::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:19:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:19:18::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:19:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:19:18::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:19:18::SCWPlatform::Opened new HwDB with name Final_Top_Level_4
TRACE::2023-11-15.22:19:18::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:19:18::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-11-15.22:19:18::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-11-15.22:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:18::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:18::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-15.22:19:25::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.22:19:25::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.22:19:25::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.22:19:25::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.22:19:25::SCWSystem::Not a boot domain 
LOG::2023-11-15.22:19:25::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.22:19:25::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.22:19:25::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.22:19:25::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.22:19:25::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:25::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:25::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-11-15.22:19:25::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-11-15.22:19:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:25::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:25::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:25::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.22:19:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:25::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.22:19:27::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.22:19:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.22:19:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.22:19:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.22:19:27::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:19:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:19:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:19:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:19:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:19:27::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:19:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.22:19:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.22:19:27::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:19:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:19:27::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.22:19:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.22:19:27::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:19:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:19:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:19:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:19:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:19:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:19:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.22:19:27::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.22:19:27::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:19:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:19:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:19:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:19:27::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:19:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:19:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:19:27::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:28::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.22:19:29::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.22:19:29::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.22:19:29::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.22:19:29::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.22:19:29::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.22:19:29::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.22:19:29::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.22:19:29::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.22:19:29::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.22:19:29::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.22:19:29::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.22:19:29::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.22:19:29::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.22:19:29::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.22:19:29::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.22:19:29::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.22:19:29::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.22:19:29::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.22:19:29::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.22:19:29::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.22:19:29::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.22:19:29::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.22:19:29::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.22:19:29::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.22:19:29::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.22:19:29::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.22:19:29::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.22:19:29::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.22:19:29::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.22:19:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.22:19:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.22:19:29::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.22:19:29::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.22:19:29::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.22:19:29::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.22:19:29::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.22:19:29::SCWSystem::dir created 
TRACE::2023-11-15.22:19:29::SCWSystem::Writing the bif 
TRACE::2023-11-15.22:19:29::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.22:19:29::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.22:19:29::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.22:19:29::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:19:29::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:29::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:19:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-11-15.22:19:29::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-11-15.22:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:29::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.22:19:29::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.22:19:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-11-15.22:19:29::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-11-15.22:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.22:47:27::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:47:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.22:47:27::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:47:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:47:27::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:47:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.22:47:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:27::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWReader::No isolation master present  
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:29::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:29::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:29::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.22:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:29::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:47:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:47:29::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:47:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:47:29::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:47:30::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.22:47:30::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:47:30::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:30::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:47:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:47:30::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:30::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:30::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:30::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-15.22:47:35::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.22:47:35::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.22:47:35::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.22:47:35::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.22:47:35::SCWSystem::Not a boot domain 
LOG::2023-11-15.22:47:35::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.22:47:35::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.22:47:35::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.22:47:35::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.22:47:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:47:35::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:35::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.22:47:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:36::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.22:47:37::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.22:47:37::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.22:47:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.22:47:37::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.22:47:37::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:47:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:47:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:47:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:47:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:47:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:47:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:47:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:47:37::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:47:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:47:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.22:47:37::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.22:47:37::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:47:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:47:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.22:47:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.22:47:37::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:47:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:47:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:47:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:47:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:47:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:47:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.22:47:37::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.22:47:37::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:47:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:47:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:47:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:47:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:47:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:47:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:47:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:47:37::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:38::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.22:47:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.22:47:38::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.22:47:38::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.22:47:38::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.22:47:38::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.22:47:38::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.22:47:38::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.22:47:38::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.22:47:38::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.22:47:38::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.22:47:38::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.22:47:38::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.22:47:38::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.22:47:38::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.22:47:38::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.22:47:38::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.22:47:38::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.22:47:38::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.22:47:38::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.22:47:38::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.22:47:38::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.22:47:38::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.22:47:38::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.22:47:38::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.22:47:38::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.22:47:38::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.22:47:38::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.22:47:38::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.22:47:38::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.22:47:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.22:47:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.22:47:38::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.22:47:38::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.22:47:38::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.22:47:38::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.22:47:38::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.22:47:38::SCWSystem::dir created 
TRACE::2023-11-15.22:47:38::SCWSystem::Writing the bif 
TRACE::2023-11-15.22:47:38::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.22:47:38::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.22:47:38::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.22:47:38::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:47:38::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:38::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:47:38::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:38::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:38::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:38::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:38::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:38::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:47:38::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:47:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:38::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:38::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:38::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.22:47:38::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.22:47:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:47:39::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:39::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:39::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.22:56:56::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:56:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.22:56:56::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:56:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:56:56::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:56:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.22:56:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:56:56::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWReader::No isolation master present  
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:58::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:58::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:56:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.22:56:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:58::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:56:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:56:58::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:56:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:56:58::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:56:58::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.22:56:58::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:56:58::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:56:58::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:56:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:56:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.22:57:01::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:57:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:57:01::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:57:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:57:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:57:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:57:01::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:57:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:57:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:57:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.22:57:01::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:57:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:57:01::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:57:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:57:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:57:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:57:01::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:57:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:57:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:57:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
LOG::2023-11-15.22:57:05::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.22:57:05::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.22:57:05::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.22:57:05::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.22:57:05::SCWSystem::Not a boot domain 
LOG::2023-11-15.22:57:05::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.22:57:05::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.22:57:05::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.22:57:05::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.22:57:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:57:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:57:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:57:05::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:57:05::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.22:57:05::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:57:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.22:57:05::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.22:57:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.22:57:06::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.22:57:06::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.22:57:06::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.22:57:06::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.22:57:06::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.22:57:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:57:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:57:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:57:06::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:57:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:57:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:57:06::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:57:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:57:07::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:57:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:57:07::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:57:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:57:07::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.22:57:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.22:57:07::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:57:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:57:07::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.22:57:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.22:57:07::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:57:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:57:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:57:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.22:57:07::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.22:57:07::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:57:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:57:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:57:07::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:57:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:57:07::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:57:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:57:07::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:08::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.22:57:08::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.22:57:08::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.22:57:08::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.22:57:08::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.22:57:08::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.22:57:08::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.22:57:08::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.22:57:08::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.22:57:08::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.22:57:08::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.22:57:08::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.22:57:08::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.22:57:08::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.22:57:08::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.22:57:08::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.22:57:08::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.22:57:08::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.22:57:08::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.22:57:08::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.22:57:08::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.22:57:08::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.22:57:08::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.22:57:08::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.22:57:08::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.22:57:08::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.22:57:08::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.22:57:08::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.22:57:08::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.22:57:08::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.22:57:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.22:57:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.22:57:09::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.22:57:09::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.22:57:09::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.22:57:09::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.22:57:09::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.22:57:09::SCWSystem::dir created 
TRACE::2023-11-15.22:57:09::SCWSystem::Writing the bif 
TRACE::2023-11-15.22:57:09::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.22:57:09::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.22:57:09::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.22:57:09::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:57:09::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:09::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:57:09::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:57:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:57:09::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:57:09::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:57:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:57:09::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:57:09::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:09::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.22:57:09::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.22:57:09::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:57:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:57:09::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:57:09::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:57:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:57:09::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:57:09::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:36::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:36::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:36::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:36::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:36::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.23:04:37::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.23:04:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.23:04:37::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.23:04:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.23:04:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.23:04:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWReader::No isolation master present  
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:40::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:40::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:40::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.23:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:40::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.23:04:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.23:04:40::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.23:04:40::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.23:04:40::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.23:04:40::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.23:04:40::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:40::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:40::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.23:04:45::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.23:04:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.23:04:45::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:45::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.23:04:45::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.23:04:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.23:04:45::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:45::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
LOG::2023-11-15.23:04:45::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.23:04:45::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.23:04:45::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.23:04:45::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.23:04:45::SCWSystem::Not a boot domain 
LOG::2023-11-15.23:04:45::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.23:04:45::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.23:04:45::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.23:04:45::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.23:04:45::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.23:04:45::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.23:04:45::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.23:04:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.23:04:46::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.23:04:46::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.23:04:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.23:04:46::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.23:04:46::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.23:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.23:04:47::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.23:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.23:04:47::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.23:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.23:04:47::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.23:04:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.23:04:47::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.23:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.23:04:47::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.23:04:47::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.23:04:47::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.23:04:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.23:04:47::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.23:04:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.23:04:47::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.23:04:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.23:04:47::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.23:04:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.23:04:47::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.23:04:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.23:04:47::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.23:04:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.23:04:47::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.23:04:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.23:04:47::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.23:04:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.23:04:47::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.23:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.23:04:47::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.23:04:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.23:04:47::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:48::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.23:04:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.23:04:48::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.23:04:48::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.23:04:48::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.23:04:48::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.23:04:48::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.23:04:48::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.23:04:48::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.23:04:48::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.23:04:48::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.23:04:48::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.23:04:48::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.23:04:48::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.23:04:48::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.23:04:48::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.23:04:48::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.23:04:48::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.23:04:48::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.23:04:48::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.23:04:48::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.23:04:48::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.23:04:48::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.23:04:48::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.23:04:48::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.23:04:48::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.23:04:48::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.23:04:48::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.23:04:48::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.23:04:48::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.23:04:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.23:04:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.23:04:49::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.23:04:49::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.23:04:49::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.23:04:49::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.23:04:49::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.23:04:49::SCWSystem::dir created 
TRACE::2023-11-15.23:04:49::SCWSystem::Writing the bif 
TRACE::2023-11-15.23:04:49::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.23:04:49::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.23:04:49::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.23:04:49::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.23:04:49::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:49::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:49::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:49::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:49::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:49::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:49::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:49::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:49::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.23:04:49::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.23:04:49::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:49::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:49::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:49::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:49::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:49::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:06::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:06::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:06::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-16.03:07:08::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-16.03:07:08::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-16.03:07:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-16.03:07:08::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-16.03:07:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-16.03:07:08::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:07:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-16.03:07:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:07:08::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWReader::No isolation master present  
TRACE::2023-11-16.03:07:08::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-16.03:07:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-16.03:07:08::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:07:08::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-16.03:07:08::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-16.03:07:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-16.03:07:08::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:07:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:07:08::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:08::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:10::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:10::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:10::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-16.03:07:10::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-16.03:07:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:11::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:07:11::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:11::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:07:11::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:11::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-16.03:07:11::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-16.03:07:11::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-16.03:07:11::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-16.03:07:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:11::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-16.03:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:11::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-16.03:07:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-16.03:07:11::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:07:11::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-16.03:07:11::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-16.03:07:11::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-16.03:07:11::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-16.03:07:11::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:07:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:07:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:07:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:07:11::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-16.03:07:11::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-16.03:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:07:11::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:07:11::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:07:11::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-16.03:08:27::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-16.03:08:27::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-16.03:08:27::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-16.03:08:27::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-16.03:08:27::SCWSystem::Not a boot domain 
LOG::2023-11-16.03:08:27::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-16.03:08:27::SCWDomain::Generating domain artifcats
TRACE::2023-11-16.03:08:27::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-16.03:08:27::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-16.03:08:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:08:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:08:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-16.03:08:27::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-16.03:08:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:08:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:08:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:08:27::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:08:27::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-16.03:08:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:08:27::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-16.03:08:29::SCWMssOS::doing bsp build ... 
TRACE::2023-11-16.03:08:29::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-16.03:08:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-16.03:08:29::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-16.03:08:29::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-16.03:08:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-16.03:08:29::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-16.03:08:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-16.03:08:29::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-16.03:08:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-16.03:08:29::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-16.03:08:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-16.03:08:29::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-16.03:08:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-16.03:08:29::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-16.03:08:29::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-16.03:08:29::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-16.03:08:29::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-16.03:08:29::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-16.03:08:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-16.03:08:29::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-16.03:08:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-16.03:08:29::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-16.03:08:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-16.03:08:29::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-16.03:08:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-16.03:08:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-16.03:08:29::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-16.03:08:30::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-16.03:08:30::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-16.03:08:30::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-16.03:08:30::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-16.03:08:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-16.03:08:30::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-16.03:08:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-16.03:08:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-16.03:08:30::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-16.03:08:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-16.03:08:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-16.03:08:30::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-16.03:08:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-16.03:08:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-16.03:08:30::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:08:31::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-16.03:08:31::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-16.03:08:31::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-16.03:08:31::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-16.03:08:31::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-16.03:08:31::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-16.03:08:31::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-16.03:08:31::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-16.03:08:31::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-16.03:08:31::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-16.03:08:31::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-16.03:08:31::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-16.03:08:31::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-16.03:08:31::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-16.03:08:31::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-16.03:08:31::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-16.03:08:31::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-16.03:08:31::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-16.03:08:31::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-16.03:08:31::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-16.03:08:31::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-16.03:08:31::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-16.03:08:31::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-16.03:08:31::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-16.03:08:31::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-16.03:08:31::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-16.03:08:31::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-16.03:08:31::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-16.03:08:31::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-16.03:08:31::SCWMssOS::'Finished building libraries'

TRACE::2023-11-16.03:08:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-16.03:08:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-16.03:08:31::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-16.03:08:31::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-16.03:08:31::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-16.03:08:31::SCWPlatform::Started preparing the platform 
TRACE::2023-11-16.03:08:31::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-16.03:08:31::SCWSystem::dir created 
TRACE::2023-11-16.03:08:31::SCWSystem::Writing the bif 
TRACE::2023-11-16.03:08:31::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-16.03:08:31::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-16.03:08:31::SCWPlatform::Completed generating the platform
TRACE::2023-11-16.03:08:31::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:08:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-16.03:08:31::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:08:31::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:08:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:08:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:08:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-16.03:08:31::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-16.03:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:08:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:08:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:08:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:08:31::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-16.03:08:31::SCWPlatform::updated the xpfm file.
TRACE::2023-11-16.03:08:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:08:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:08:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:08:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-16.03:08:31::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-16.03:08:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:08:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:08:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:08:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-16.03:26:14::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-16.03:26:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-16.03:26:14::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:14::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:14::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:14::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-16.03:26:14::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-16.03:26:14::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-16.03:26:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-16.03:26:14::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:26:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-16.03:26:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-16.03:26:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:26:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:14::SCWReader::No isolation master present  
TRACE::2023-11-16.03:26:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:16::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-16.03:26:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:26:17::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:26:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-16.03:26:17::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-16.03:26:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:26:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-16.03:26:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:17::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-16.03:26:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:17::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-16.03:26:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-16.03:26:17::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:26:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-16.03:26:17::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-16.03:26:17::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-16.03:26:17::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-16.03:26:17::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-16.03:26:17::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-16.03:26:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:26:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-16.03:26:17::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-16.03:26:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-16.03:26:17::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-16.03:26:17::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-16.03:26:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:26:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-16.03:26:17::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-16.03:26:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-16.03:26:17::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-16.03:26:17::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-16.03:26:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:26:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:17::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
LOG::2023-11-16.03:26:31::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-16.03:26:31::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-16.03:26:31::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-16.03:26:31::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-16.03:26:31::SCWSystem::Not a boot domain 
LOG::2023-11-16.03:26:31::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-16.03:26:31::SCWDomain::Generating domain artifcats
TRACE::2023-11-16.03:26:31::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-16.03:26:31::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-16.03:26:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-16.03:26:31::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-16.03:26:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-16.03:26:31::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:31::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:31::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:31::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-16.03:26:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-16.03:26:31::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:31::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-16.03:26:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:31::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-16.03:26:33::SCWMssOS::doing bsp build ... 
TRACE::2023-11-16.03:26:33::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-16.03:26:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-16.03:26:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-16.03:26:33::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-16.03:26:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-16.03:26:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-16.03:26:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-16.03:26:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-16.03:26:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-16.03:26:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-16.03:26:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-16.03:26:33::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-16.03:26:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-16.03:26:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-16.03:26:33::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-16.03:26:33::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-16.03:26:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-16.03:26:33::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-16.03:26:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-16.03:26:33::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-16.03:26:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-16.03:26:33::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-16.03:26:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-16.03:26:33::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-16.03:26:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-16.03:26:33::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-16.03:26:33::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-16.03:26:33::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-16.03:26:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-16.03:26:33::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-16.03:26:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-16.03:26:33::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-16.03:26:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-16.03:26:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-16.03:26:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-16.03:26:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-16.03:26:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-16.03:26:34::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-16.03:26:35::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-16.03:26:35::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-16.03:26:35::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-16.03:26:35::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-16.03:26:35::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-16.03:26:35::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-16.03:26:35::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-16.03:26:35::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-16.03:26:35::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-16.03:26:35::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-16.03:26:35::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-16.03:26:35::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-16.03:26:35::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-16.03:26:35::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-16.03:26:35::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-16.03:26:35::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-16.03:26:35::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-16.03:26:35::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-16.03:26:35::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-16.03:26:35::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-16.03:26:35::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-16.03:26:35::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-16.03:26:35::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-16.03:26:35::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-16.03:26:35::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-16.03:26:35::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-16.03:26:35::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-16.03:26:35::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-16.03:26:35::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-16.03:26:35::SCWMssOS::'Finished building libraries'

TRACE::2023-11-16.03:26:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-16.03:26:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-16.03:26:35::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-16.03:26:35::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-16.03:26:35::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-16.03:26:35::SCWPlatform::Started preparing the platform 
TRACE::2023-11-16.03:26:35::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-16.03:26:35::SCWSystem::dir created 
TRACE::2023-11-16.03:26:35::SCWSystem::Writing the bif 
TRACE::2023-11-16.03:26:35::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-16.03:26:35::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-16.03:26:35::SCWPlatform::Completed generating the platform
TRACE::2023-11-16.03:26:35::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-16.03:26:35::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:35::SCWMssOS::Commit changes completed.
TRACE::2023-11-16.03:26:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-16.03:26:35::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-16.03:26:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:26:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:35::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-16.03:26:35::SCWPlatform::updated the xpfm file.
TRACE::2023-11-16.03:26:36::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:36::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:36::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:36::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-16.03:26:36::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-16.03:26:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-16.03:26:36::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-16.03:26:36::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-16.03:26:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-16.03:26:36::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-16.03:26:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-16.03:26:36::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:10::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:10::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:10::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.16:05:11::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.16:05:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:11::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:11::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:11::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:11::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:11::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.16:05:11::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:11::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:11::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:11::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.16:05:11::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.16:05:11::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:11::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.16:05:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.16:05:11::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:05:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.16:05:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.16:05:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:11::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-26.16:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:11::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:05:11::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:11::SCWReader::No isolation master present  
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.16:05:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.16:05:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-26.16:05:14::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-26.16:05:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-26.16:05:14::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-26.16:05:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:05:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.16:05:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:14::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-26.16:05:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.16:05:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.16:05:14::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:05:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.16:05:14::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.16:05:14::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-26.16:05:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.16:05:14::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:14::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:05:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-26.16:05:14::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-26.16:05:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:05:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:14::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-26.16:05:50::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-26.16:05:50::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-26.16:05:50::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-26.16:05:50::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-26.16:05:50::SCWSystem::Not a boot domain 
LOG::2023-11-26.16:05:50::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-26.16:05:50::SCWDomain::Generating domain artifcats
TRACE::2023-11-26.16:05:50::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-26.16:05:50::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-26.16:05:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-26.16:05:50::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-26.16:05:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:05:50::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:50::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-26.16:05:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:50::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-26.16:05:52::SCWMssOS::doing bsp build ... 
TRACE::2023-11-26.16:05:52::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-26.16:05:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-26.16:05:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-26.16:05:52::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-26.16:05:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.16:05:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.16:05:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.16:05:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.16:05:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.16:05:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.16:05:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.16:05:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.16:05:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.16:05:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.16:05:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.16:05:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.16:05:52::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.16:05:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.16:05:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.16:05:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.16:05:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-26.16:05:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-26.16:05:52::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.16:05:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.16:05:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.16:05:52::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.16:05:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-26.16:05:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-26.16:05:52::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.16:05:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.16:05:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.16:05:53::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.16:05:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.16:05:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.16:05:53::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.16:05:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.16:05:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.16:05:53::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.16:05:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-26.16:05:53::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-26.16:05:53::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.16:05:53::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.16:05:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.16:05:53::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.16:05:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.16:05:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.16:05:53::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.16:05:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.16:05:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.16:05:53::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.16:05:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.16:05:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.16:05:53::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:05:54::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-26.16:05:54::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-26.16:05:54::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-26.16:05:54::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-26.16:05:54::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-26.16:05:54::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-26.16:05:54::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-26.16:05:54::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-26.16:05:54::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-26.16:05:54::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-26.16:05:54::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-26.16:05:54::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-26.16:05:54::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-26.16:05:54::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-26.16:05:54::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-26.16:05:54::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-26.16:05:54::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-26.16:05:54::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-26.16:05:54::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-26.16:05:54::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-26.16:05:54::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-26.16:05:54::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-26.16:05:54::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-26.16:05:54::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-26.16:05:54::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-26.16:05:54::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-26.16:05:54::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-26.16:05:54::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-26.16:05:54::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-26.16:05:54::SCWMssOS::'Finished building libraries'

TRACE::2023-11-26.16:05:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-26.16:05:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-26.16:05:55::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-26.16:05:55::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-26.16:05:55::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-26.16:05:55::SCWPlatform::Started preparing the platform 
TRACE::2023-11-26.16:05:55::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-26.16:05:55::SCWSystem::dir created 
TRACE::2023-11-26.16:05:55::SCWSystem::Writing the bif 
TRACE::2023-11-26.16:05:55::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-26.16:05:55::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-26.16:05:55::SCWPlatform::Completed generating the platform
TRACE::2023-11-26.16:05:55::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.16:05:55::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:55::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:05:55::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:55::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:55::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:55::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:55::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:55::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-26.16:05:55::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-26.16:05:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:55::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:05:55::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:55::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-26.16:05:55::SCWPlatform::updated the xpfm file.
TRACE::2023-11-26.16:05:55::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:55::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:55::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:55::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:05:55::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:05:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:05:55::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-26.16:05:55::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-26.16:05:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:05:55::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:05:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:05:55::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:19::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.16:06:19::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.16:06:19::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:19::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.16:06:19::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.16:06:19::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:19::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:19::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:19::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:19::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:19::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:19::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:19::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:19::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:19::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.16:06:20::SCWPlatform::Opened new HwDB with name Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.16:06:20::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.16:06:20::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.16:06:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:06:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:06:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:06:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:06:20::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.16:06:20::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:20::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:20::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:20::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.16:06:20::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.16:06:20::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:20::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.16:06:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.16:06:20::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:06:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.16:06:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.16:06:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-11-26.16:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:06:20::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:06:20::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:20::SCWReader::No isolation master present  
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.16:06:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:06:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.16:06:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-11-26.16:06:22::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-11-26.16:06:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:06:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-11-26.16:06:22::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-11-26.16:06:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:06:22::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:06:22::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.16:06:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:22::SCWPlatform::update - Opened existing hwdb Final_Top_Level_4
TRACE::2023-11-26.16:06:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:06:22::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.16:06:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.16:06:22::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:06:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.16:06:22::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.16:06:22::SCWPlatform::Opened new HwDB with name Final_Top_Level_5
TRACE::2023-11-26.16:06:22::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.16:06:22::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:22::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:06:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:06:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:06:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:06:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-11-26.16:06:22::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-11-26.16:06:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:06:22::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:06:22::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:06:22::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-26.16:06:43::SCWMssOS::cleaning the bsp 
TRACE::2023-11-26.16:06:43::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-26.16:06:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-26.16:06:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-26.16:06:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-26.16:06:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-26.16:06:43::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-26.16:06:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-26.16:06:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-26.16:06:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-26.16:06:44::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-26.16:07:01::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.16:07:01::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.16:07:01::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:01::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.16:07:01::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:01::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.16:07:01::SCWPlatform::Opened new HwDB with name Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.16:07:01::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.16:07:01::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.16:07:01::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:01::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:01::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:01::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.16:07:01::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.16:07:01::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:01::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.16:07:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.16:07:01::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:07:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.16:07:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-11-26.16:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:07:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:01::SCWReader::No isolation master present  
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.16:07:03::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.16:07:03::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:03::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:03::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-11-26.16:07:03::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-11-26.16:07:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:03::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:03::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:03::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-11-26.16:07:03::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-11-26.16:07:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:03::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:07:03::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:03::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:03::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.16:07:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:04::SCWPlatform::update - Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-26.16:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:04::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.16:07:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.16:07:04::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:07:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.16:07:04::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.16:07:04::SCWPlatform::Opened new HwDB with name Final_Top_Level_8
TRACE::2023-11-26.16:07:04::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.16:07:04::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:04::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:07:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:04::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-11-26.16:07:04::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-11-26.16:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:04::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:07:04::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:04::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-26.16:07:09::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-26.16:07:09::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-26.16:07:09::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-26.16:07:09::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-26.16:07:09::SCWSystem::Not a boot domain 
LOG::2023-11-26.16:07:09::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-26.16:07:09::SCWDomain::Generating domain artifcats
TRACE::2023-11-26.16:07:09::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-26.16:07:09::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-26.16:07:09::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:09::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:09::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-11-26.16:07:09::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-11-26.16:07:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:09::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:07:09::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:09::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-26.16:07:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:09::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-26.16:07:10::SCWMssOS::doing bsp build ... 
TRACE::2023-11-26.16:07:10::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-26.16:07:10::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-26.16:07:10::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-26.16:07:10::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.16:07:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.16:07:11::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.16:07:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.16:07:11::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.16:07:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.16:07:11::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.16:07:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.16:07:11::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.16:07:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.16:07:11::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-26.16:07:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-26.16:07:11::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.16:07:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.16:07:11::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-26.16:07:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-26.16:07:11::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.16:07:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.16:07:11::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.16:07:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.16:07:11::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.16:07:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.16:07:11::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-26.16:07:11::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-26.16:07:11::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.16:07:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.16:07:11::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.16:07:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.16:07:11::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.16:07:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.16:07:11::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.16:07:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.16:07:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.16:07:11::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.16:07:12::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-26.16:07:12::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-26.16:07:12::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-26.16:07:12::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-26.16:07:12::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-26.16:07:12::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-26.16:07:12::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-26.16:07:12::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-26.16:07:12::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-26.16:07:12::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-26.16:07:12::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-26.16:07:12::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-26.16:07:12::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-26.16:07:12::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-26.16:07:12::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-26.16:07:12::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-26.16:07:12::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-26.16:07:12::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-26.16:07:12::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-26.16:07:12::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-26.16:07:12::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-26.16:07:12::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-26.16:07:12::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-26.16:07:12::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-26.16:07:12::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-26.16:07:12::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-26.16:07:12::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-26.16:07:12::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-26.16:07:12::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-26.16:07:12::SCWMssOS::'Finished building libraries'

TRACE::2023-11-26.16:07:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-26.16:07:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-26.16:07:12::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-26.16:07:12::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-26.16:07:12::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-26.16:07:12::SCWPlatform::Started preparing the platform 
TRACE::2023-11-26.16:07:12::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-26.16:07:12::SCWSystem::dir created 
TRACE::2023-11-26.16:07:12::SCWSystem::Writing the bif 
TRACE::2023-11-26.16:07:12::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-26.16:07:13::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-26.16:07:13::SCWPlatform::Completed generating the platform
TRACE::2023-11-26.16:07:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.16:07:13::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.16:07:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-11-26.16:07:13::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-11-26.16:07:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:07:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-26.16:07:13::SCWPlatform::updated the xpfm file.
TRACE::2023-11-26.16:07:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.16:07:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.16:07:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.16:07:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-11-26.16:07:13::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-11-26.16:07:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.16:07:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.16:07:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.16:07:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:45::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.17:58:45::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.17:58:45::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:45::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.17:58:45::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:45::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.17:58:45::SCWPlatform::Opened new HwDB with name Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.17:58:45::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.17:58:45::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:58:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.17:58:45::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:45::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:45::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:45::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.17:58:45::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.17:58:45::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:45::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.17:58:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.17:58:45::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.17:58:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.17:58:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-11-26.17:58:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:58:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.17:58:45::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:45::SCWReader::No isolation master present  
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.17:58:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:58:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.17:58:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-11-26.17:58:47::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-11-26.17:58:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:58:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-11-26.17:58:47::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-11-26.17:58:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:58:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.17:58:47::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.17:58:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:47::SCWPlatform::update - Opened existing hwdb Final_Top_Level_10
TRACE::2023-11-26.17:58:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:58:47::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.17:58:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.17:58:47::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.17:58:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.17:58:47::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.17:58:48::SCWPlatform::Opened new HwDB with name Final_Top_Level_11
TRACE::2023-11-26.17:58:48::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.17:58:48::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:48::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.17:58:48::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:48::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:48::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:48::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:58:48::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:58:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:58:48::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-11-26.17:58:48::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-11-26.17:58:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:58:48::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.17:58:48::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:58:48::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-26.17:59:01::SCWMssOS::cleaning the bsp 
TRACE::2023-11-26.17:59:01::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-26.17:59:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-26.17:59:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-26.17:59:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-26.17:59:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-26.17:59:01::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-26.17:59:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-26.17:59:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-26.17:59:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-26.17:59:02::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-26.17:59:05::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.17:59:05::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.17:59:05::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:05::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.17:59:05::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.17:59:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:05::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:05::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.17:59:06::SCWPlatform::Opened new HwDB with name Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.17:59:06::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.17:59:06::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.17:59:06::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:06::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:06::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:06::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:06::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:06::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:06::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:06::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:06::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:06::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:06::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:06::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:06::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.17:59:06::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:06::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:06::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:06::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.17:59:06::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.17:59:06::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:06::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.17:59:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.17:59:06::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.17:59:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.17:59:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.17:59:06::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:06::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:06::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-11-26.17:59:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:06::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.17:59:06::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:06::SCWReader::No isolation master present  
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.17:59:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.17:59:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-11-26.17:59:08::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-11-26.17:59:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-11-26.17:59:08::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-11-26.17:59:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.17:59:08::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.17:59:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:08::SCWPlatform::update - Opened existing hwdb Final_Top_Level_13
TRACE::2023-11-26.17:59:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:08::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.17:59:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.17:59:08::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.17:59:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.17:59:08::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.17:59:08::SCWPlatform::Opened new HwDB with name Final_Top_Level_14
TRACE::2023-11-26.17:59:08::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.17:59:08::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:08::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.17:59:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_14
TRACE::2023-11-26.17:59:08::SCWPlatform::Opened existing hwdb Final_Top_Level_14
TRACE::2023-11-26.17:59:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.17:59:08::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:08::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-26.17:59:35::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-26.17:59:35::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-26.17:59:35::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-26.17:59:35::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-26.17:59:35::SCWSystem::Not a boot domain 
LOG::2023-11-26.17:59:35::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-26.17:59:35::SCWDomain::Generating domain artifcats
TRACE::2023-11-26.17:59:35::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-26.17:59:35::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-26.17:59:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_14
TRACE::2023-11-26.17:59:35::SCWPlatform::Opened existing hwdb Final_Top_Level_14
TRACE::2023-11-26.17:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.17:59:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:35::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-26.17:59:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:35::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-26.17:59:37::SCWMssOS::doing bsp build ... 
TRACE::2023-11-26.17:59:37::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-26.17:59:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-26.17:59:37::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-26.17:59:37::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.17:59:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.17:59:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.17:59:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.17:59:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.17:59:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.17:59:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.17:59:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.17:59:37::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.17:59:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.17:59:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-26.17:59:37::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-26.17:59:37::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.17:59:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.17:59:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-26.17:59:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-26.17:59:37::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.17:59:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.17:59:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.17:59:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.17:59:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.17:59:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.17:59:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-26.17:59:37::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-26.17:59:37::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.17:59:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.17:59:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.17:59:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.17:59:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.17:59:38::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.17:59:38::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.17:59:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.17:59:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.17:59:38::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.17:59:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.17:59:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.17:59:38::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.17:59:39::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-26.17:59:39::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-26.17:59:39::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-26.17:59:39::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-26.17:59:39::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-26.17:59:39::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-26.17:59:39::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-26.17:59:39::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-26.17:59:39::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-26.17:59:39::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-26.17:59:39::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-26.17:59:39::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-26.17:59:39::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-26.17:59:39::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-26.17:59:39::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-26.17:59:39::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-26.17:59:39::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-26.17:59:39::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-26.17:59:39::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-26.17:59:39::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-26.17:59:39::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-26.17:59:39::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-26.17:59:39::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-26.17:59:39::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-26.17:59:39::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-26.17:59:39::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-26.17:59:39::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-26.17:59:39::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-26.17:59:39::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-26.17:59:39::SCWMssOS::'Finished building libraries'

TRACE::2023-11-26.17:59:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-26.17:59:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-26.17:59:40::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-26.17:59:40::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-26.17:59:40::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-26.17:59:40::SCWPlatform::Started preparing the platform 
TRACE::2023-11-26.17:59:40::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-26.17:59:40::SCWSystem::dir created 
TRACE::2023-11-26.17:59:40::SCWSystem::Writing the bif 
TRACE::2023-11-26.17:59:40::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-26.17:59:40::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-26.17:59:40::SCWPlatform::Completed generating the platform
TRACE::2023-11-26.17:59:40::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.17:59:40::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:40::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.17:59:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_14
TRACE::2023-11-26.17:59:40::SCWPlatform::Opened existing hwdb Final_Top_Level_14
TRACE::2023-11-26.17:59:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.17:59:40::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:40::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-26.17:59:40::SCWPlatform::updated the xpfm file.
TRACE::2023-11-26.17:59:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.17:59:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.17:59:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.17:59:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_14
TRACE::2023-11-26.17:59:40::SCWPlatform::Opened existing hwdb Final_Top_Level_14
TRACE::2023-11-26.17:59:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.17:59:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.17:59:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.17:59:40::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:21::SCWMssOS::cleaning the bsp 
TRACE::2023-11-26.18:30:21::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-26.18:30:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-26.18:30:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-26.18:30:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-26.18:30:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-26.18:30:21::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-26.18:30:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-26.18:30:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-26.18:30:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-26.18:30:22::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-26.18:30:26::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.18:30:26::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.18:30:26::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:26::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.18:30:26::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:26::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.18:30:26::SCWPlatform::Opened new HwDB with name Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.18:30:26::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.18:30:26::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:26::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.18:30:26::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:26::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:26::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:26::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.18:30:26::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.18:30:26::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:26::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.18:30:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.18:30:26::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.18:30:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.18:30:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:26::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-11-26.18:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:26::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.18:30:26::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:26::SCWReader::No isolation master present  
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.18:30:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.18:30:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-11-26.18:30:28::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-11-26.18:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-11-26.18:30:28::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-11-26.18:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.18:30:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.18:30:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:28::SCWPlatform::update - Opened existing hwdb Final_Top_Level_17
TRACE::2023-11-26.18:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:28::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.18:30:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.18:30:28::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.18:30:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.18:30:28::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.18:30:28::SCWPlatform::Opened new HwDB with name Final_Top_Level_18
TRACE::2023-11-26.18:30:28::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.18:30:28::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:28::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.18:30:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-11-26.18:30:28::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-11-26.18:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.18:30:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:28::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-26.18:30:37::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-26.18:30:37::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-26.18:30:37::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-26.18:30:37::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-26.18:30:37::SCWSystem::Not a boot domain 
LOG::2023-11-26.18:30:37::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-26.18:30:37::SCWDomain::Generating domain artifcats
TRACE::2023-11-26.18:30:37::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-26.18:30:37::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-26.18:30:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-11-26.18:30:37::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-11-26.18:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.18:30:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:37::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-26.18:30:37::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:37::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-26.18:30:38::SCWMssOS::doing bsp build ... 
TRACE::2023-11-26.18:30:38::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-26.18:30:38::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-26.18:30:38::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-26.18:30:38::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-26.18:30:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.18:30:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.18:30:39::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.18:30:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.18:30:39::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.18:30:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.18:30:39::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.18:30:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.18:30:39::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.18:30:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.18:30:39::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-26.18:30:39::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-26.18:30:39::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.18:30:39::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.18:30:39::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-26.18:30:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-26.18:30:39::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.18:30:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.18:30:39::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.18:30:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.18:30:39::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.18:30:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.18:30:39::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-26.18:30:39::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-26.18:30:39::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.18:30:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.18:30:39::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.18:30:39::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.18:30:39::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.18:30:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.18:30:39::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.18:30:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.18:30:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.18:30:39::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.18:30:41::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-26.18:30:41::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-26.18:30:41::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-26.18:30:41::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-26.18:30:41::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-26.18:30:41::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-26.18:30:41::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-26.18:30:41::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-26.18:30:41::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-26.18:30:41::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-26.18:30:41::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-26.18:30:41::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-26.18:30:41::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-26.18:30:41::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-26.18:30:41::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-26.18:30:41::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-26.18:30:41::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-26.18:30:41::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-26.18:30:41::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-26.18:30:41::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-26.18:30:41::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-26.18:30:41::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-26.18:30:41::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-26.18:30:41::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-26.18:30:41::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-26.18:30:41::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-26.18:30:41::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-26.18:30:41::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-26.18:30:41::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-26.18:30:41::SCWMssOS::'Finished building libraries'

TRACE::2023-11-26.18:30:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-26.18:30:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-26.18:30:41::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-26.18:30:41::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-26.18:30:41::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-26.18:30:41::SCWPlatform::Started preparing the platform 
TRACE::2023-11-26.18:30:41::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-26.18:30:41::SCWSystem::dir created 
TRACE::2023-11-26.18:30:41::SCWSystem::Writing the bif 
TRACE::2023-11-26.18:30:41::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-26.18:30:41::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-26.18:30:41::SCWPlatform::Completed generating the platform
TRACE::2023-11-26.18:30:41::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.18:30:41::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:41::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.18:30:41::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:41::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:41::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:41::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:41::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:41::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-11-26.18:30:41::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-11-26.18:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:41::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.18:30:41::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:41::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-26.18:30:41::SCWPlatform::updated the xpfm file.
TRACE::2023-11-26.18:30:41::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:41::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:41::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:41::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.18:30:41::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.18:30:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.18:30:41::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-11-26.18:30:41::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-11-26.18:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.18:30:41::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.18:30:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.18:30:41::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:25:36::SCWMssOS::cleaning the bsp 
TRACE::2023-11-26.19:25:36::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-26.19:25:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-26.19:25:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-26.19:25:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-26.19:25:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-26.19:25:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-26.19:25:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-26.19:25:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-26.19:25:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-26.19:25:38::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-26.19:25:59::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.19:25:59::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.19:25:59::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:25:59::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.19:25:59::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:25:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:25:59::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:25:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:25:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.19:25:59::SCWPlatform::Opened new HwDB with name Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.19:25:59::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.19:25:59::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:25:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:25:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:25:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:25:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:25:59::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:25:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.19:25:59::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:25:59::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:25:59::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:25:59::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.19:25:59::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.19:25:59::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:25:59::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:25:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.19:25:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.19:25:59::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:25:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.19:25:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:25:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:25:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:25:59::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-11-26.19:25:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:25:59::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:25:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:25:59::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:25:59::SCWReader::No isolation master present  
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.19:26:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:26:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:26:02::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.19:26:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:26:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:26:02::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-11-26.19:26:02::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-11-26.19:26:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:26:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:26:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:26:02::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-11-26.19:26:02::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-11-26.19:26:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:26:02::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:26:02::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.19:26:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:26:02::SCWPlatform::update - Opened existing hwdb Final_Top_Level_21
TRACE::2023-11-26.19:26:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:26:02::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.19:26:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.19:26:02::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:26:02::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.19:26:02::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:26:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:26:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.19:26:02::SCWPlatform::Opened new HwDB with name Final_Top_Level_22
TRACE::2023-11-26.19:26:02::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.19:26:02::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:02::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:26:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:26:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:26:02::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_22
TRACE::2023-11-26.19:26:02::SCWPlatform::Opened existing hwdb Final_Top_Level_22
TRACE::2023-11-26.19:26:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:26:02::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:26:02::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:02::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-26.19:26:23::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-26.19:26:23::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-26.19:26:23::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-26.19:26:23::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-26.19:26:23::SCWSystem::Not a boot domain 
LOG::2023-11-26.19:26:23::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-26.19:26:23::SCWDomain::Generating domain artifcats
TRACE::2023-11-26.19:26:23::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-26.19:26:23::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-26.19:26:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:26:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:26:23::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_22
TRACE::2023-11-26.19:26:23::SCWPlatform::Opened existing hwdb Final_Top_Level_22
TRACE::2023-11-26.19:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:26:23::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:26:23::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:23::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-26.19:26:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:24::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-26.19:26:25::SCWMssOS::doing bsp build ... 
TRACE::2023-11-26.19:26:25::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-26.19:26:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-26.19:26:25::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-26.19:26:25::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-26.19:26:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.19:26:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.19:26:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.19:26:25::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.19:26:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.19:26:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.19:26:25::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.19:26:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.19:26:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.19:26:25::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.19:26:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.19:26:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.19:26:25::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.19:26:25::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.19:26:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.19:26:25::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-26.19:26:26::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-26.19:26:26::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.19:26:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.19:26:26::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-26.19:26:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-26.19:26:26::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.19:26:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.19:26:26::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.19:26:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.19:26:26::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.19:26:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.19:26:26::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-26.19:26:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-26.19:26:26::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.19:26:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.19:26:26::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.19:26:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.19:26:26::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.19:26:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.19:26:26::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.19:26:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.19:26:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.19:26:26::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:26:27::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-26.19:26:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-26.19:26:28::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-26.19:26:28::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-26.19:26:28::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-26.19:26:28::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-26.19:26:28::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-26.19:26:28::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-26.19:26:28::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-26.19:26:28::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-26.19:26:28::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-26.19:26:28::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-26.19:26:28::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-26.19:26:28::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-26.19:26:28::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-26.19:26:28::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-26.19:26:28::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-26.19:26:28::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-26.19:26:28::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-26.19:26:28::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-26.19:26:28::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-26.19:26:28::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-26.19:26:28::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-26.19:26:28::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-26.19:26:28::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-26.19:26:28::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-26.19:26:28::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-26.19:26:28::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-26.19:26:28::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-26.19:26:28::SCWMssOS::'Finished building libraries'

TRACE::2023-11-26.19:26:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-26.19:26:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-26.19:26:28::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-26.19:26:28::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-26.19:26:28::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-26.19:26:28::SCWPlatform::Started preparing the platform 
TRACE::2023-11-26.19:26:28::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-26.19:26:28::SCWSystem::dir created 
TRACE::2023-11-26.19:26:28::SCWSystem::Writing the bif 
TRACE::2023-11-26.19:26:28::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-26.19:26:28::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-26.19:26:28::SCWPlatform::Completed generating the platform
TRACE::2023-11-26.19:26:28::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.19:26:28::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:28::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:26:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:26:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_22
TRACE::2023-11-26.19:26:28::SCWPlatform::Opened existing hwdb Final_Top_Level_22
TRACE::2023-11-26.19:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:26:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:26:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:28::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-26.19:26:28::SCWPlatform::updated the xpfm file.
TRACE::2023-11-26.19:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:26:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:26:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:26:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_22
TRACE::2023-11-26.19:26:28::SCWPlatform::Opened existing hwdb Final_Top_Level_22
TRACE::2023-11-26.19:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:26:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:26:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:26:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:30::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.19:27:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.19:27:30::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:30::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.19:27:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.19:27:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:30::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:30::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.19:27:31::SCWPlatform::Opened new HwDB with name Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.19:27:31::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.19:27:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.19:27:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWPlatform::Opened existing hwdb Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWPlatform::Opened existing hwdb Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWPlatform::Opened existing hwdb Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWPlatform::Opened existing hwdb Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.19:27:31::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:31::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:31::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:31::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.19:27:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.19:27:31::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:31::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.19:27:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.19:27:31::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:27:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.19:27:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.19:27:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWPlatform::Opened existing hwdb Final_Top_Level_24
TRACE::2023-11-26.19:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:27:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:31::SCWReader::No isolation master present  
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.19:27:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.19:27:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:33::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_24
TRACE::2023-11-26.19:27:33::SCWPlatform::Opened existing hwdb Final_Top_Level_24
TRACE::2023-11-26.19:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:33::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_24
TRACE::2023-11-26.19:27:33::SCWPlatform::Opened existing hwdb Final_Top_Level_24
TRACE::2023-11-26.19:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:33::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:27:33::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.19:27:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:33::SCWPlatform::update - Opened existing hwdb Final_Top_Level_25
TRACE::2023-11-26.19:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:33::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.19:27:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.19:27:33::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:27:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.19:27:33::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.19:27:33::SCWPlatform::Opened new HwDB with name Final_Top_Level_26
TRACE::2023-11-26.19:27:33::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.19:27:33::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:33::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:27:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:33::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_26
TRACE::2023-11-26.19:27:33::SCWPlatform::Opened existing hwdb Final_Top_Level_26
TRACE::2023-11-26.19:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:33::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:27:33::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:33::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-26.19:27:40::SCWMssOS::cleaning the bsp 
TRACE::2023-11-26.19:27:40::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-26.19:27:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-26.19:27:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-26.19:27:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-26.19:27:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-26.19:27:40::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-26.19:27:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-26.19:27:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-26.19:27:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-26.19:27:41::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-26.19:27:44::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.19:27:44::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.19:27:44::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:44::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.19:27:44::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:44::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.19:27:44::SCWPlatform::Opened new HwDB with name Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.19:27:44::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.19:27:44::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWPlatform::Opened existing hwdb Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWPlatform::Opened existing hwdb Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWPlatform::Opened existing hwdb Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWPlatform::Opened existing hwdb Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:44::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.19:27:44::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:44::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:44::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:44::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.19:27:44::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.19:27:44::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:44::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.19:27:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.19:27:44::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:27:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.19:27:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWPlatform::Opened existing hwdb Final_Top_Level_27
TRACE::2023-11-26.19:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:44::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:27:44::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:44::SCWReader::No isolation master present  
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.19:27:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.19:27:46::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:46::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_27
TRACE::2023-11-26.19:27:46::SCWPlatform::Opened existing hwdb Final_Top_Level_27
TRACE::2023-11-26.19:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:46::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:46::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_27
TRACE::2023-11-26.19:27:46::SCWPlatform::Opened existing hwdb Final_Top_Level_27
TRACE::2023-11-26.19:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:46::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:27:46::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:46::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.19:27:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:46::SCWPlatform::update - Opened existing hwdb Final_Top_Level_28
TRACE::2023-11-26.19:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:46::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.19:27:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.19:27:46::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:27:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.19:27:46::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:46::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.19:27:47::SCWPlatform::Opened new HwDB with name Final_Top_Level_29
TRACE::2023-11-26.19:27:47::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.19:27:47::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:47::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:27:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_29
TRACE::2023-11-26.19:27:47::SCWPlatform::Opened existing hwdb Final_Top_Level_29
TRACE::2023-11-26.19:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:27:47::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:47::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-26.19:27:53::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-26.19:27:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-26.19:27:53::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-26.19:27:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-26.19:27:53::SCWSystem::Not a boot domain 
LOG::2023-11-26.19:27:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-26.19:27:53::SCWDomain::Generating domain artifcats
TRACE::2023-11-26.19:27:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-26.19:27:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-26.19:27:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_29
TRACE::2023-11-26.19:27:53::SCWPlatform::Opened existing hwdb Final_Top_Level_29
TRACE::2023-11-26.19:27:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:27:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:53::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-26.19:27:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:53::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-26.19:27:55::SCWMssOS::doing bsp build ... 
TRACE::2023-11-26.19:27:55::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-26.19:27:55::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-26.19:27:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-26.19:27:55::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.19:27:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.19:27:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.19:27:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.19:27:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.19:27:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.19:27:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.19:27:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.19:27:55::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.19:27:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.19:27:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-26.19:27:55::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-26.19:27:55::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.19:27:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.19:27:55::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-26.19:27:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-26.19:27:55::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.19:27:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.19:27:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.19:27:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.19:27:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.19:27:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.19:27:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-26.19:27:55::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-26.19:27:55::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.19:27:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.19:27:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.19:27:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.19:27:55::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.19:27:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.19:27:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.19:27:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.19:27:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.19:27:55::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.19:27:56::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-26.19:27:56::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-26.19:27:56::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-26.19:27:56::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-26.19:27:56::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-26.19:27:56::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-26.19:27:56::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-26.19:27:56::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-26.19:27:56::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-26.19:27:56::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-26.19:27:56::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-26.19:27:56::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-26.19:27:56::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-26.19:27:56::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-26.19:27:56::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-26.19:27:56::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-26.19:27:56::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-26.19:27:56::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-26.19:27:56::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-26.19:27:56::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-26.19:27:56::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-26.19:27:56::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-26.19:27:56::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-26.19:27:56::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-26.19:27:56::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-26.19:27:56::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-26.19:27:56::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-26.19:27:56::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-26.19:27:56::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-26.19:27:56::SCWMssOS::'Finished building libraries'

TRACE::2023-11-26.19:27:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-26.19:27:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-26.19:27:57::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-26.19:27:57::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-26.19:27:57::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-26.19:27:57::SCWPlatform::Started preparing the platform 
TRACE::2023-11-26.19:27:57::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-26.19:27:57::SCWSystem::dir created 
TRACE::2023-11-26.19:27:57::SCWSystem::Writing the bif 
TRACE::2023-11-26.19:27:57::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-26.19:27:57::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-26.19:27:57::SCWPlatform::Completed generating the platform
TRACE::2023-11-26.19:27:57::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.19:27:57::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.19:27:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_29
TRACE::2023-11-26.19:27:57::SCWPlatform::Opened existing hwdb Final_Top_Level_29
TRACE::2023-11-26.19:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:57::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:57::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-26.19:27:57::SCWPlatform::updated the xpfm file.
TRACE::2023-11-26.19:27:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.19:27:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.19:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.19:27:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_29
TRACE::2023-11-26.19:27:57::SCWPlatform::Opened existing hwdb Final_Top_Level_29
TRACE::2023-11-26.19:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.19:27:57::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.19:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.19:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:09:54::SCWMssOS::cleaning the bsp 
TRACE::2023-11-26.20:09:54::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-26.20:09:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-26.20:09:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-26.20:09:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-26.20:09:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-26.20:09:54::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-26.20:09:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-26.20:09:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-26.20:09:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-26.20:09:55::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-26.20:10:12::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.20:10:12::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.20:10:12::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:12::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.20:10:12::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.20:10:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:12::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:12::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.20:10:13::SCWPlatform::Opened new HwDB with name Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.20:10:13::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.20:10:13::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.20:10:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.20:10:13::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:13::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:13::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:13::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.20:10:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.20:10:13::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.20:10:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.20:10:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:10:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.20:10:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.20:10:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-11-26.20:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:10:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:13::SCWReader::No isolation master present  
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.20:10:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.20:10:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-11-26.20:10:15::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-11-26.20:10:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-11-26.20:10:15::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-11-26.20:10:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:10:15::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.20:10:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:15::SCWPlatform::update - Opened existing hwdb Final_Top_Level_31
TRACE::2023-11-26.20:10:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:15::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.20:10:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.20:10:15::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:10:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.20:10:15::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.20:10:15::SCWPlatform::Opened new HwDB with name Final_Top_Level_32
TRACE::2023-11-26.20:10:15::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.20:10:15::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:15::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:10:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_32
TRACE::2023-11-26.20:10:15::SCWPlatform::Opened existing hwdb Final_Top_Level_32
TRACE::2023-11-26.20:10:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:10:15::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:15::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-26.20:10:50::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.20:10:50::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.20:10:50::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:50::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.20:10:50::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:50::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.20:10:50::SCWPlatform::Opened new HwDB with name Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.20:10:50::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.20:10:50::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.20:10:50::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:50::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:50::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:50::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.20:10:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.20:10:50::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:50::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.20:10:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.20:10:50::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:10:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.20:10:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-11-26.20:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:10:50::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:50::SCWReader::No isolation master present  
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.20:10:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.20:10:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-11-26.20:10:52::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-11-26.20:10:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-11-26.20:10:52::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-11-26.20:10:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:10:52::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.20:10:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:52::SCWPlatform::update - Opened existing hwdb Final_Top_Level_34
TRACE::2023-11-26.20:10:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:52::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.20:10:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.20:10:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:10:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.20:10:52::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.20:10:52::SCWPlatform::Opened new HwDB with name Final_Top_Level_35
TRACE::2023-11-26.20:10:52::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.20:10:52::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:10:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:10:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:10:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:10:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_35
TRACE::2023-11-26.20:10:52::SCWPlatform::Opened existing hwdb Final_Top_Level_35
TRACE::2023-11-26.20:10:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:10:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:10:52::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:10:52::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-26.20:11:02::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-26.20:11:02::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-26.20:11:02::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-26.20:11:02::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-26.20:11:02::SCWSystem::Not a boot domain 
LOG::2023-11-26.20:11:02::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-26.20:11:02::SCWDomain::Generating domain artifcats
TRACE::2023-11-26.20:11:02::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-26.20:11:02::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-26.20:11:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:11:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:11:02::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_35
TRACE::2023-11-26.20:11:02::SCWPlatform::Opened existing hwdb Final_Top_Level_35
TRACE::2023-11-26.20:11:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:11:02::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:11:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:11:02::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:11:02::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-26.20:11:02::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:11:02::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-26.20:11:04::SCWMssOS::doing bsp build ... 
TRACE::2023-11-26.20:11:04::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-26.20:11:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-26.20:11:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-26.20:11:04::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.20:11:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.20:11:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.20:11:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.20:11:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.20:11:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.20:11:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.20:11:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.20:11:04::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.20:11:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.20:11:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-26.20:11:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-26.20:11:04::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.20:11:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.20:11:04::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-26.20:11:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-26.20:11:04::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.20:11:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.20:11:04::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.20:11:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.20:11:04::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.20:11:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.20:11:04::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-26.20:11:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-26.20:11:04::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.20:11:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.20:11:04::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.20:11:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.20:11:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.20:11:04::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.20:11:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.20:11:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.20:11:05::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.20:11:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.20:11:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.20:11:05::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:11:06::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-26.20:11:06::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-26.20:11:06::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-26.20:11:06::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-26.20:11:06::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-26.20:11:06::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-26.20:11:06::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-26.20:11:06::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-26.20:11:06::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-26.20:11:06::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-26.20:11:06::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-26.20:11:06::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-26.20:11:06::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-26.20:11:06::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-26.20:11:06::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-26.20:11:06::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-26.20:11:06::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-26.20:11:06::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-26.20:11:06::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-26.20:11:06::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-26.20:11:06::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-26.20:11:06::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-26.20:11:06::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-26.20:11:06::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-26.20:11:06::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-26.20:11:06::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-26.20:11:06::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-26.20:11:06::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-26.20:11:06::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-26.20:11:06::SCWMssOS::'Finished building libraries'

TRACE::2023-11-26.20:11:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-26.20:11:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-26.20:11:06::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-26.20:11:06::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-26.20:11:06::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-26.20:11:06::SCWPlatform::Started preparing the platform 
TRACE::2023-11-26.20:11:06::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-26.20:11:06::SCWSystem::dir created 
TRACE::2023-11-26.20:11:06::SCWSystem::Writing the bif 
TRACE::2023-11-26.20:11:06::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-26.20:11:06::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-26.20:11:06::SCWPlatform::Completed generating the platform
TRACE::2023-11-26.20:11:06::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:11:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.20:11:06::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:11:06::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:11:06::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:06::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:11:06::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:11:06::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_35
TRACE::2023-11-26.20:11:06::SCWPlatform::Opened existing hwdb Final_Top_Level_35
TRACE::2023-11-26.20:11:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:11:06::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:11:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:11:06::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:11:06::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-26.20:11:06::SCWPlatform::updated the xpfm file.
TRACE::2023-11-26.20:11:06::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:06::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:11:06::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:11:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:11:06::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_35
TRACE::2023-11-26.20:11:06::SCWPlatform::Opened existing hwdb Final_Top_Level_35
TRACE::2023-11-26.20:11:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:11:06::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:11:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:11:06::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:02::SCWMssOS::cleaning the bsp 
TRACE::2023-11-26.20:39:02::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-26.20:39:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-26.20:39:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-26.20:39:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-26.20:39:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-26.20:39:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-26.20:39:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-26.20:39:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-26.20:39:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-26.20:39:03::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-26.20:39:18::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.20:39:18::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.20:39:18::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:18::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.20:39:18::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:18::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.20:39:18::SCWPlatform::Opened new HwDB with name Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.20:39:18::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.20:39:18::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:18::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.20:39:18::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:18::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:18::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:18::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.20:39:18::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.20:39:18::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:18::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.20:39:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.20:39:18::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:39:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.20:39:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-11-26.20:39:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:18::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:39:18::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:18::SCWReader::No isolation master present  
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.20:39:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:21::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.20:39:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:21::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-11-26.20:39:21::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-11-26.20:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:21::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-11-26.20:39:21::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-11-26.20:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:21::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:39:21::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.20:39:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:21::SCWPlatform::update - Opened existing hwdb Final_Top_Level_38
TRACE::2023-11-26.20:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:21::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.20:39:21::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.20:39:21::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:39:21::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.20:39:21::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.20:39:21::SCWPlatform::Opened new HwDB with name Final_Top_Level_39
TRACE::2023-11-26.20:39:21::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.20:39:21::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:21::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:39:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:21::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_39
TRACE::2023-11-26.20:39:21::SCWPlatform::Opened existing hwdb Final_Top_Level_39
TRACE::2023-11-26.20:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:21::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:39:21::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:21::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-26.20:39:41::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-26.20:39:41::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-26.20:39:41::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-26.20:39:41::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-26.20:39:41::SCWSystem::Not a boot domain 
LOG::2023-11-26.20:39:41::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-26.20:39:41::SCWDomain::Generating domain artifcats
TRACE::2023-11-26.20:39:41::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-26.20:39:41::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-26.20:39:41::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:41::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:41::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:41::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:41::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:41::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_39
TRACE::2023-11-26.20:39:41::SCWPlatform::Opened existing hwdb Final_Top_Level_39
TRACE::2023-11-26.20:39:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:41::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:39:41::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:41::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-26.20:39:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:41::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-26.20:39:43::SCWMssOS::doing bsp build ... 
TRACE::2023-11-26.20:39:43::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-26.20:39:43::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-26.20:39:43::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-26.20:39:43::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.20:39:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.20:39:43::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.20:39:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.20:39:43::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.20:39:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.20:39:43::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.20:39:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.20:39:43::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.20:39:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.20:39:43::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-26.20:39:43::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-26.20:39:43::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.20:39:43::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.20:39:43::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-26.20:39:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-26.20:39:43::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.20:39:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.20:39:43::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.20:39:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.20:39:43::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.20:39:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.20:39:43::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-26.20:39:43::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-26.20:39:43::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.20:39:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.20:39:43::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.20:39:43::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.20:39:43::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.20:39:43::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.20:39:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.20:39:43::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.20:39:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.20:39:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.20:39:44::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.20:39:44::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-26.20:39:45::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-26.20:39:45::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-26.20:39:45::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-26.20:39:45::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-26.20:39:45::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-26.20:39:45::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-26.20:39:45::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-26.20:39:45::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-26.20:39:45::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-26.20:39:45::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-26.20:39:45::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-26.20:39:45::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-26.20:39:45::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-26.20:39:45::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-26.20:39:45::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-26.20:39:45::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-26.20:39:45::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-26.20:39:45::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-26.20:39:45::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-26.20:39:45::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-26.20:39:45::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-26.20:39:45::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-26.20:39:45::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-26.20:39:45::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-26.20:39:45::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-26.20:39:45::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-26.20:39:45::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-26.20:39:45::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-26.20:39:45::SCWMssOS::'Finished building libraries'

TRACE::2023-11-26.20:39:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-26.20:39:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-26.20:39:45::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-26.20:39:45::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-26.20:39:45::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-26.20:39:45::SCWPlatform::Started preparing the platform 
TRACE::2023-11-26.20:39:45::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-26.20:39:45::SCWSystem::dir created 
TRACE::2023-11-26.20:39:45::SCWSystem::Writing the bif 
TRACE::2023-11-26.20:39:45::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-26.20:39:45::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-26.20:39:45::SCWPlatform::Completed generating the platform
TRACE::2023-11-26.20:39:45::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.20:39:45::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:45::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.20:39:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_39
TRACE::2023-11-26.20:39:45::SCWPlatform::Opened existing hwdb Final_Top_Level_39
TRACE::2023-11-26.20:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:39:45::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:45::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-26.20:39:45::SCWPlatform::updated the xpfm file.
TRACE::2023-11-26.20:39:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.20:39:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.20:39:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.20:39:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_39
TRACE::2023-11-26.20:39:45::SCWPlatform::Opened existing hwdb Final_Top_Level_39
TRACE::2023-11-26.20:39:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.20:39:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.20:39:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.20:39:45::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:26::SCWMssOS::cleaning the bsp 
TRACE::2023-11-26.21:05:26::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-26.21:05:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-26.21:05:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-26.21:05:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-26.21:05:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-26.21:05:26::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-26.21:05:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-26.21:05:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-26.21:05:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-26.21:05:27::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-26.21:05:30::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.21:05:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.21:05:30::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:30::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.21:05:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.21:05:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:30::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:30::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.21:05:31::SCWPlatform::Opened new HwDB with name Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.21:05:31::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.21:05:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.21:05:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWPlatform::Opened existing hwdb Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWPlatform::Opened existing hwdb Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWPlatform::Opened existing hwdb Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWPlatform::Opened existing hwdb Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.21:05:31::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:31::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:31::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:31::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.21:05:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.21:05:31::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:31::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.21:05:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.21:05:31::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.21:05:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.21:05:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.21:05:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWPlatform::Opened existing hwdb Final_Top_Level_41
TRACE::2023-11-26.21:05:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:05:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:31::SCWReader::No isolation master present  
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.21:05:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.21:05:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:33::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_41
TRACE::2023-11-26.21:05:33::SCWPlatform::Opened existing hwdb Final_Top_Level_41
TRACE::2023-11-26.21:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:33::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_41
TRACE::2023-11-26.21:05:33::SCWPlatform::Opened existing hwdb Final_Top_Level_41
TRACE::2023-11-26.21:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:33::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:05:33::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.21:05:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:33::SCWPlatform::update - Opened existing hwdb Final_Top_Level_42
TRACE::2023-11-26.21:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:33::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.21:05:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.21:05:33::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.21:05:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.21:05:33::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.21:05:33::SCWPlatform::Opened new HwDB with name Final_Top_Level_43
TRACE::2023-11-26.21:05:33::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.21:05:33::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:33::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.21:05:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:33::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_43
TRACE::2023-11-26.21:05:33::SCWPlatform::Opened existing hwdb Final_Top_Level_43
TRACE::2023-11-26.21:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:33::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:05:33::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:33::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-26.21:05:43::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-26.21:05:43::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-26.21:05:43::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-26.21:05:43::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-26.21:05:43::SCWSystem::Not a boot domain 
LOG::2023-11-26.21:05:43::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-26.21:05:43::SCWDomain::Generating domain artifcats
TRACE::2023-11-26.21:05:43::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-26.21:05:43::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-26.21:05:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_43
TRACE::2023-11-26.21:05:43::SCWPlatform::Opened existing hwdb Final_Top_Level_43
TRACE::2023-11-26.21:05:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:43::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:05:43::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:43::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-26.21:05:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:43::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-26.21:05:44::SCWMssOS::doing bsp build ... 
TRACE::2023-11-26.21:05:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-26.21:05:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-26.21:05:44::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-26.21:05:44::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-26.21:05:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.21:05:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.21:05:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.21:05:44::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.21:05:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.21:05:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.21:05:44::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.21:05:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.21:05:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.21:05:44::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.21:05:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.21:05:45::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.21:05:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.21:05:45::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-26.21:05:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-26.21:05:45::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.21:05:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.21:05:45::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-26.21:05:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-26.21:05:45::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.21:05:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.21:05:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.21:05:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.21:05:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.21:05:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.21:05:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-26.21:05:45::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-26.21:05:45::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.21:05:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.21:05:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.21:05:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.21:05:45::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.21:05:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.21:05:45::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.21:05:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.21:05:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.21:05:45::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:05:46::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-26.21:05:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-26.21:05:46::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-26.21:05:46::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-26.21:05:46::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-26.21:05:46::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-26.21:05:46::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-26.21:05:46::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-26.21:05:46::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-26.21:05:46::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-26.21:05:46::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-26.21:05:46::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-26.21:05:46::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-26.21:05:46::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-26.21:05:46::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-26.21:05:46::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-26.21:05:46::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-26.21:05:46::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-26.21:05:46::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-26.21:05:46::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-26.21:05:46::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-26.21:05:46::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-26.21:05:46::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-26.21:05:46::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-26.21:05:46::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-26.21:05:46::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-26.21:05:46::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-26.21:05:46::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-26.21:05:46::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-26.21:05:47::SCWMssOS::'Finished building libraries'

TRACE::2023-11-26.21:05:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-26.21:05:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-26.21:05:47::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-26.21:05:47::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-26.21:05:47::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-26.21:05:47::SCWPlatform::Started preparing the platform 
TRACE::2023-11-26.21:05:47::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-26.21:05:47::SCWSystem::dir created 
TRACE::2023-11-26.21:05:47::SCWSystem::Writing the bif 
TRACE::2023-11-26.21:05:47::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-26.21:05:47::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-26.21:05:47::SCWPlatform::Completed generating the platform
TRACE::2023-11-26.21:05:47::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.21:05:47::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:47::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.21:05:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_43
TRACE::2023-11-26.21:05:47::SCWPlatform::Opened existing hwdb Final_Top_Level_43
TRACE::2023-11-26.21:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:05:47::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:47::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-26.21:05:47::SCWPlatform::updated the xpfm file.
TRACE::2023-11-26.21:05:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:05:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:05:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:05:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_43
TRACE::2023-11-26.21:05:47::SCWPlatform::Opened existing hwdb Final_Top_Level_43
TRACE::2023-11-26.21:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:05:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:05:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:05:47::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:23::SCWMssOS::cleaning the bsp 
TRACE::2023-11-26.21:23:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-26.21:23:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-26.21:23:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-26.21:23:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-26.21:23:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-26.21:23:23::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-26.21:23:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-26.21:23:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-26.21:23:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-26.21:23:24::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-26.21:23:27::SCWPlatform::Clearing the existing platform
TRACE::2023-11-26.21:23:27::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-26.21:23:27::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:27::SCWSystem::Clearing the domains completed.
TRACE::2023-11-26.21:23:27::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:27::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.21:23:27::SCWPlatform::Opened new HwDB with name Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-26.21:23:27::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-26.21:23:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWPlatform::Opened existing hwdb Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWPlatform::Opened existing hwdb Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWPlatform::Opened existing hwdb Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWPlatform::Opened existing hwdb Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-26.21:23:27::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:27::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:27::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:27::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.21:23:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-26.21:23:27::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:27::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.21:23:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.21:23:27::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.21:23:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-26.21:23:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWPlatform::Opened existing hwdb Final_Top_Level_45
TRACE::2023-11-26.21:23:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:23:27::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:27::SCWReader::No isolation master present  
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.21:23:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.21:23:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_45
TRACE::2023-11-26.21:23:29::SCWPlatform::Opened existing hwdb Final_Top_Level_45
TRACE::2023-11-26.21:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_45
TRACE::2023-11-26.21:23:29::SCWPlatform::Opened existing hwdb Final_Top_Level_45
TRACE::2023-11-26.21:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:23:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-26.21:23:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:29::SCWPlatform::update - Opened existing hwdb Final_Top_Level_46
TRACE::2023-11-26.21:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:29::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-26.21:23:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-26.21:23:29::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.21:23:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-26.21:23:29::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-26.21:23:29::SCWPlatform::Opened new HwDB with name Final_Top_Level_47
TRACE::2023-11-26.21:23:29::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.21:23:29::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:29::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.21:23:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_47
TRACE::2023-11-26.21:23:29::SCWPlatform::Opened existing hwdb Final_Top_Level_47
TRACE::2023-11-26.21:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:23:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:29::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-26.21:23:38::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-26.21:23:38::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-26.21:23:38::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-26.21:23:38::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-26.21:23:38::SCWSystem::Not a boot domain 
LOG::2023-11-26.21:23:38::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-26.21:23:38::SCWDomain::Generating domain artifcats
TRACE::2023-11-26.21:23:38::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-26.21:23:38::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-26.21:23:38::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:38::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:38::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:38::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:38::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:38::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_47
TRACE::2023-11-26.21:23:38::SCWPlatform::Opened existing hwdb Final_Top_Level_47
TRACE::2023-11-26.21:23:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:38::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:23:38::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:38::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-26.21:23:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:38::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-26.21:23:40::SCWMssOS::doing bsp build ... 
TRACE::2023-11-26.21:23:40::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-26.21:23:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-26.21:23:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-26.21:23:40::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-26.21:23:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.21:23:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.21:23:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.21:23:40::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.21:23:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.21:23:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.21:23:40::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.21:23:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.21:23:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.21:23:40::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.21:23:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.21:23:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.21:23:40::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.21:23:40::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.21:23:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.21:23:40::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.21:23:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-26.21:23:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-26.21:23:40::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.21:23:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.21:23:40::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.21:23:40::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.21:23:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-26.21:23:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-26.21:23:40::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-26.21:23:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.21:23:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.21:23:41::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-26.21:23:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.21:23:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.21:23:41::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-26.21:23:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.21:23:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.21:23:41::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-26.21:23:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-26.21:23:41::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-26.21:23:41::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-26.21:23:41::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-26.21:23:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-26.21:23:41::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-26.21:23:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-26.21:23:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-26.21:23:41::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-26.21:23:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-26.21:23:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-26.21:23:41::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-26.21:23:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-26.21:23:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-26.21:23:41::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-26.21:23:42::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-26.21:23:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-26.21:23:42::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-26.21:23:42::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-26.21:23:42::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-26.21:23:42::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-26.21:23:42::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-26.21:23:42::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-26.21:23:42::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-26.21:23:42::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-26.21:23:42::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-26.21:23:42::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-26.21:23:42::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-26.21:23:42::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-26.21:23:42::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-26.21:23:42::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-26.21:23:42::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-26.21:23:42::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-26.21:23:42::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-26.21:23:42::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-26.21:23:42::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-26.21:23:42::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-26.21:23:42::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-26.21:23:42::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-26.21:23:42::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-26.21:23:42::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-26.21:23:42::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-26.21:23:42::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-26.21:23:42::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-26.21:23:42::SCWMssOS::'Finished building libraries'

TRACE::2023-11-26.21:23:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-26.21:23:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-26.21:23:43::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-26.21:23:43::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-26.21:23:43::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-26.21:23:43::SCWPlatform::Started preparing the platform 
TRACE::2023-11-26.21:23:43::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-26.21:23:43::SCWSystem::dir created 
TRACE::2023-11-26.21:23:43::SCWSystem::Writing the bif 
TRACE::2023-11-26.21:23:43::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-26.21:23:43::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-26.21:23:43::SCWPlatform::Completed generating the platform
TRACE::2023-11-26.21:23:43::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-26.21:23:43::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:43::SCWMssOS::Commit changes completed.
TRACE::2023-11-26.21:23:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_47
TRACE::2023-11-26.21:23:43::SCWPlatform::Opened existing hwdb Final_Top_Level_47
TRACE::2023-11-26.21:23:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:43::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:23:43::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:43::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-26.21:23:43::SCWPlatform::updated the xpfm file.
TRACE::2023-11-26.21:23:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-26.21:23:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-26.21:23:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-26.21:23:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_47
TRACE::2023-11-26.21:23:43::SCWPlatform::Opened existing hwdb Final_Top_Level_47
TRACE::2023-11-26.21:23:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-26.21:23:43::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-26.21:23:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-26.21:23:43::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:14::SCWPlatform::Clearing the existing platform
TRACE::2023-11-30.22:41:14::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-30.22:41:14::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:14::SCWSystem::Clearing the domains completed.
TRACE::2023-11-30.22:41:14::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-30.22:41:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:14::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:14::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.22:41:15::SCWPlatform::Opened new HwDB with name Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-30.22:41:15::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-30.22:41:15::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWPlatform::Opened existing hwdb Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWPlatform::Opened existing hwdb Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWPlatform::Opened existing hwdb Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWPlatform::Opened existing hwdb Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-30.22:41:15::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:15::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:15::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:15::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.22:41:15::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-30.22:41:15::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:15::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.22:41:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.22:41:15::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.22:41:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-30.22:41:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWPlatform::Opened existing hwdb Final_Top_Level_49
TRACE::2023-11-30.22:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.22:41:15::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:15::SCWReader::No isolation master present  
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-30.22:41:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-30.22:41:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_49
TRACE::2023-11-30.22:41:18::SCWPlatform::Opened existing hwdb Final_Top_Level_49
TRACE::2023-11-30.22:41:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_49
TRACE::2023-11-30.22:41:18::SCWPlatform::Opened existing hwdb Final_Top_Level_49
TRACE::2023-11-30.22:41:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:18::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.22:41:18::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-30.22:41:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:18::SCWPlatform::update - Opened existing hwdb Final_Top_Level_50
TRACE::2023-11-30.22:41:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:18::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.22:41:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.22:41:18::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.22:41:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-30.22:41:18::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.22:41:19::SCWPlatform::Opened new HwDB with name Final_Top_Level_51
TRACE::2023-11-30.22:41:19::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.22:41:19::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:19::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.22:41:19::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:19::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:19::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:19::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:19::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:19::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_51
TRACE::2023-11-30.22:41:19::SCWPlatform::Opened existing hwdb Final_Top_Level_51
TRACE::2023-11-30.22:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:19::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.22:41:19::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:19::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-30.22:41:52::SCWMssOS::cleaning the bsp 
TRACE::2023-11-30.22:41:52::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-30.22:41:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-30.22:41:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-30.22:41:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-30.22:41:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-30.22:41:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-30.22:41:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-30.22:41:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-30.22:41:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-30.22:41:53::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-30.22:41:53::SCWPlatform::Clearing the existing platform
TRACE::2023-11-30.22:41:53::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-30.22:41:53::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:53::SCWSystem::Clearing the domains completed.
TRACE::2023-11-30.22:41:53::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-30.22:41:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:53::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:53::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.22:41:54::SCWPlatform::Opened new HwDB with name Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-30.22:41:54::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-30.22:41:54::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-30.22:41:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWPlatform::Opened existing hwdb Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWPlatform::Opened existing hwdb Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWPlatform::Opened existing hwdb Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWPlatform::Opened existing hwdb Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:54::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-30.22:41:54::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:54::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:54::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:54::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.22:41:54::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-30.22:41:54::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:54::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.22:41:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.22:41:54::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.22:41:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-30.22:41:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-30.22:41:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWPlatform::Opened existing hwdb Final_Top_Level_52
TRACE::2023-11-30.22:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:54::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.22:41:54::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:54::SCWReader::No isolation master present  
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-30.22:41:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-30.22:41:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_52
TRACE::2023-11-30.22:41:56::SCWPlatform::Opened existing hwdb Final_Top_Level_52
TRACE::2023-11-30.22:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_52
TRACE::2023-11-30.22:41:56::SCWPlatform::Opened existing hwdb Final_Top_Level_52
TRACE::2023-11-30.22:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.22:41:56::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-30.22:41:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:56::SCWPlatform::update - Opened existing hwdb Final_Top_Level_53
TRACE::2023-11-30.22:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:56::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.22:41:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.22:41:56::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.22:41:56::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-30.22:41:56::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.22:41:57::SCWPlatform::Opened new HwDB with name Final_Top_Level_54
TRACE::2023-11-30.22:41:57::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.22:41:57::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.22:41:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:41:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:41:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_54
TRACE::2023-11-30.22:41:57::SCWPlatform::Opened existing hwdb Final_Top_Level_54
TRACE::2023-11-30.22:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:41:57::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.22:41:57::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:41:57::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-30.22:42:17::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-30.22:42:17::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-30.22:42:17::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-30.22:42:17::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-30.22:42:17::SCWSystem::Not a boot domain 
LOG::2023-11-30.22:42:17::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-30.22:42:17::SCWDomain::Generating domain artifcats
TRACE::2023-11-30.22:42:17::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-30.22:42:17::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-30.22:42:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:42:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:42:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_54
TRACE::2023-11-30.22:42:17::SCWPlatform::Opened existing hwdb Final_Top_Level_54
TRACE::2023-11-30.22:42:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:42:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:42:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.22:42:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:42:17::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-30.22:42:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:42:17::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-30.22:42:20::SCWMssOS::doing bsp build ... 
TRACE::2023-11-30.22:42:20::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-30.22:42:20::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-30.22:42:20::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-30.22:42:20::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.22:42:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-30.22:42:20::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.22:42:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-30.22:42:20::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.22:42:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-30.22:42:20::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-30.22:42:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-30.22:42:20::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.22:42:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-30.22:42:20::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-30.22:42:20::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-30.22:42:20::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-30.22:42:20::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-30.22:42:20::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-30.22:42:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-30.22:42:20::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.22:42:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-30.22:42:20::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.22:42:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-30.22:42:20::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.22:42:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-30.22:42:20::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-30.22:42:20::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-30.22:42:20::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.22:42:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-30.22:42:20::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-30.22:42:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-30.22:42:20::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-30.22:42:20::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-30.22:42:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.22:42:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-30.22:42:21::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-30.22:42:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-30.22:42:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-30.22:42:21::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.22:42:22::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-30.22:42:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-30.22:42:22::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-30.22:42:22::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-30.22:42:22::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-30.22:42:22::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-30.22:42:22::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-30.22:42:22::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-30.22:42:22::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-30.22:42:22::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-30.22:42:22::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-30.22:42:22::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-30.22:42:22::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-30.22:42:22::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-30.22:42:22::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-30.22:42:22::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-30.22:42:22::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-30.22:42:22::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-30.22:42:22::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-30.22:42:22::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-30.22:42:22::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-30.22:42:22::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-30.22:42:22::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-30.22:42:22::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-30.22:42:22::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-30.22:42:22::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-30.22:42:22::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-30.22:42:22::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-30.22:42:22::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-30.22:42:22::SCWMssOS::'Finished building libraries'

TRACE::2023-11-30.22:42:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-30.22:42:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-30.22:42:23::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-30.22:42:23::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-30.22:42:23::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-30.22:42:23::SCWPlatform::Started preparing the platform 
TRACE::2023-11-30.22:42:23::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-30.22:42:23::SCWSystem::dir created 
TRACE::2023-11-30.22:42:23::SCWSystem::Writing the bif 
TRACE::2023-11-30.22:42:23::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-30.22:42:23::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-30.22:42:23::SCWPlatform::Completed generating the platform
TRACE::2023-11-30.22:42:23::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:42:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.22:42:23::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:42:23::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.22:42:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:42:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:42:23::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_54
TRACE::2023-11-30.22:42:23::SCWPlatform::Opened existing hwdb Final_Top_Level_54
TRACE::2023-11-30.22:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:42:23::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:42:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.22:42:23::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:42:23::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-30.22:42:23::SCWPlatform::updated the xpfm file.
TRACE::2023-11-30.22:42:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.22:42:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.22:42:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.22:42:23::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_54
TRACE::2023-11-30.22:42:23::SCWPlatform::Opened existing hwdb Final_Top_Level_54
TRACE::2023-11-30.22:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.22:42:23::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.22:42:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.22:42:23::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:34::SCWPlatform::Clearing the existing platform
TRACE::2023-11-30.23:50:34::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-30.23:50:34::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:34::SCWSystem::Clearing the domains completed.
TRACE::2023-11-30.23:50:34::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:34::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:34::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:34::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.23:50:34::SCWPlatform::Opened new HwDB with name Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-30.23:50:34::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-30.23:50:34::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:34::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWPlatform::Opened existing hwdb Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:34::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWPlatform::Opened existing hwdb Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:34::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWPlatform::Opened existing hwdb Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:34::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWPlatform::Opened existing hwdb Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:50:34::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-30.23:50:34::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:34::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:34::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:34::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.23:50:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-30.23:50:34::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:34::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.23:50:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.23:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.23:50:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-30.23:50:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:34::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:34::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWPlatform::Opened existing hwdb Final_Top_Level_56
TRACE::2023-11-30.23:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:50:34::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.23:50:34::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:34::SCWReader::No isolation master present  
TRACE::2023-11-30.23:50:39::SCWPlatform::Clearing the existing platform
TRACE::2023-11-30.23:50:39::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-30.23:50:39::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:39::SCWSystem::Clearing the domains completed.
TRACE::2023-11-30.23:50:39::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:39::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.23:50:39::SCWPlatform::Opened new HwDB with name Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-30.23:50:39::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-30.23:50:39::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWPlatform::Opened existing hwdb Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWPlatform::Opened existing hwdb Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWPlatform::Opened existing hwdb Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWPlatform::Opened existing hwdb Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:50:39::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-30.23:50:39::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:39::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:39::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:39::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.23:50:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-30.23:50:39::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:39::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.23:50:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.23:50:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.23:50:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-30.23:50:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:50:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:50:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:50:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWPlatform::Opened existing hwdb Final_Top_Level_57
TRACE::2023-11-30.23:50:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:50:39::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.23:50:39::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:50:39::SCWReader::No isolation master present  
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.23:52:02::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:02::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-30.23:52:02::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:02::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:02::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:02::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.23:52:02::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-30.23:52:02::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:02::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.23:52:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.23:52:02::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.23:52:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-30.23:52:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:02::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:02::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-30.23:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:02::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.23:52:02::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:02::SCWReader::No isolation master present  
TRACE::2023-11-30.23:52:03::SCWMssOS::cleaning the bsp 
TRACE::2023-11-30.23:52:03::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-30.23:52:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-30.23:52:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-30.23:52:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-30.23:52:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-30.23:52:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-30.23:52:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-30.23:52:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-30.23:52:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-30.23:52:04::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-11-30.23:52:13::SCWPlatform::Clearing the existing platform
TRACE::2023-11-30.23:52:13::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-30.23:52:13::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:13::SCWSystem::Clearing the domains completed.
TRACE::2023-11-30.23:52:13::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:13::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.23:52:13::SCWPlatform::Opened new HwDB with name Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-30.23:52:13::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-30.23:52:13::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-30.23:52:13::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:13::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:13::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:13::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.23:52:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-30.23:52:13::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.23:52:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.23:52:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.23:52:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-30.23:52:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-30.23:52:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.23:52:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:13::SCWReader::No isolation master present  
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-30.23:52:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-30.23:52:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-30.23:52:16::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-30.23:52:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-30.23:52:16::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-30.23:52:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:16::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.23:52:16::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-30.23:52:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:16::SCWPlatform::update - Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-30.23:52:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:16::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.23:52:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.23:52:16::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.23:52:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-30.23:52:16::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.23:52:16::SCWPlatform::Opened new HwDB with name Final_Top_Level_2
TRACE::2023-11-30.23:52:16::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.23:52:16::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:16::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.23:52:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-30.23:52:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-30.23:52:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:16::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.23:52:16::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:16::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-30.23:52:26::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-30.23:52:26::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-30.23:52:26::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-30.23:52:26::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-30.23:52:26::SCWSystem::Not a boot domain 
LOG::2023-11-30.23:52:26::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-30.23:52:26::SCWDomain::Generating domain artifcats
TRACE::2023-11-30.23:52:26::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-30.23:52:26::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-30.23:52:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:26::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-30.23:52:26::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-30.23:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:26::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.23:52:26::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:26::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-30.23:52:26::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:26::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-30.23:52:28::SCWMssOS::doing bsp build ... 
TRACE::2023-11-30.23:52:28::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-30.23:52:28::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-30.23:52:28::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-30.23:52:28::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.23:52:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-30.23:52:28::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.23:52:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-30.23:52:28::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.23:52:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-30.23:52:28::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-30.23:52:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-30.23:52:28::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.23:52:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-30.23:52:28::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-30.23:52:28::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-30.23:52:28::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-30.23:52:28::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-30.23:52:28::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-30.23:52:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-30.23:52:28::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.23:52:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-30.23:52:28::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.23:52:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-30.23:52:28::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-30.23:52:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.23:52:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-30.23:52:28::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-30.23:52:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-30.23:52:29::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-30.23:52:29::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-30.23:52:29::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.23:52:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-30.23:52:29::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-30.23:52:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-30.23:52:29::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-30.23:52:29::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-30.23:52:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.23:52:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-30.23:52:29::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-30.23:52:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-30.23:52:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-30.23:52:29::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.23:52:30::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-30.23:52:30::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-30.23:52:30::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-30.23:52:30::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-30.23:52:30::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-30.23:52:30::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-30.23:52:30::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-30.23:52:30::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-30.23:52:30::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-30.23:52:30::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-30.23:52:30::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-30.23:52:30::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-30.23:52:30::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-30.23:52:30::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-30.23:52:30::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-30.23:52:30::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-30.23:52:30::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-30.23:52:30::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-30.23:52:30::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-30.23:52:30::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-30.23:52:30::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-30.23:52:30::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-30.23:52:30::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-30.23:52:30::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-30.23:52:30::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-30.23:52:30::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-30.23:52:30::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-30.23:52:30::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-30.23:52:30::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-30.23:52:30::SCWMssOS::'Finished building libraries'

TRACE::2023-11-30.23:52:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-30.23:52:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-30.23:52:31::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-30.23:52:31::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-30.23:52:31::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-30.23:52:31::SCWPlatform::Started preparing the platform 
TRACE::2023-11-30.23:52:31::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-30.23:52:31::SCWSystem::dir created 
TRACE::2023-11-30.23:52:31::SCWSystem::Writing the bif 
TRACE::2023-11-30.23:52:31::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-30.23:52:31::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-30.23:52:31::SCWPlatform::Completed generating the platform
TRACE::2023-11-30.23:52:31::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-30.23:52:31::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:31::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.23:52:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-30.23:52:31::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-30.23:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.23:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:31::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-30.23:52:31::SCWPlatform::updated the xpfm file.
TRACE::2023-11-30.23:52:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-30.23:52:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-30.23:52:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.23:52:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-30.23:52:31::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-30.23:52:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.23:52:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-30.23:52:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-30.23:52:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:02::SCWMssOS::cleaning the bsp 
TRACE::2023-12-01.00:12:02::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-01.00:12:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-01.00:12:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-01.00:12:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-01.00:12:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-01.00:12:02::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-01.00:12:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-01.00:12:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-01.00:12:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-01.00:12:03::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-01.00:12:06::SCWPlatform::Clearing the existing platform
TRACE::2023-12-01.00:12:06::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-01.00:12:06::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:06::SCWSystem::Clearing the domains completed.
TRACE::2023-12-01.00:12:06::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-01.00:12:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:06::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:07::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.00:12:07::SCWPlatform::Opened new HwDB with name Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-01.00:12:07::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-01.00:12:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:07::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.00:12:07::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:07::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:07::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:07::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.00:12:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.00:12:07::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:07::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.00:12:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.00:12:07::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:12:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.00:12:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.00:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:07::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:12:07::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:07::SCWReader::No isolation master present  
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.00:12:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:09::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.00:12:09::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:09::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.00:12:09::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.00:12:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:09::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:09::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.00:12:09::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.00:12:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:09::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:12:09::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:09::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.00:12:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:09::SCWPlatform::update - Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-01.00:12:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:09::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.00:12:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.00:12:09::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:12:09::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.00:12:09::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:09::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.00:12:09::SCWPlatform::Opened new HwDB with name Final_Top_Level_6
TRACE::2023-12-01.00:12:09::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.00:12:09::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:09::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:12:09::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:09::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.00:12:09::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.00:12:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:09::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:12:09::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:09::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-01.00:12:16::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-01.00:12:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-01.00:12:16::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-01.00:12:16::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-01.00:12:16::SCWSystem::Not a boot domain 
LOG::2023-12-01.00:12:16::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-01.00:12:16::SCWDomain::Generating domain artifcats
TRACE::2023-12-01.00:12:16::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-01.00:12:16::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-01.00:12:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.00:12:16::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.00:12:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:16::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:12:16::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:16::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-01.00:12:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:16::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-01.00:12:18::SCWMssOS::doing bsp build ... 
TRACE::2023-12-01.00:12:18::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-01.00:12:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-01.00:12:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-01.00:12:18::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:12:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:12:18::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:12:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:12:18::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:12:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:12:18::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.00:12:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.00:12:18::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:12:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:12:18::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-01.00:12:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-01.00:12:18::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.00:12:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.00:12:18::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-01.00:12:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-01.00:12:18::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:12:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:12:18::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:12:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:12:18::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:12:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:12:18::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-01.00:12:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-01.00:12:18::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:12:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:12:18::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.00:12:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.00:12:18::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.00:12:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:12:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:12:18::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.00:12:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.00:12:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.00:12:19::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:12:20::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-01.00:12:20::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-01.00:12:20::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-01.00:12:20::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-01.00:12:20::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-01.00:12:20::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-01.00:12:20::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-01.00:12:20::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-01.00:12:20::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-01.00:12:20::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-01.00:12:20::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-01.00:12:20::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-01.00:12:20::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-01.00:12:20::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-01.00:12:20::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-01.00:12:20::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-01.00:12:20::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-01.00:12:20::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-01.00:12:20::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-01.00:12:20::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-01.00:12:20::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-01.00:12:20::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-01.00:12:20::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-01.00:12:20::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-01.00:12:20::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-01.00:12:20::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-01.00:12:20::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-01.00:12:20::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-01.00:12:20::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-01.00:12:20::SCWMssOS::'Finished building libraries'

TRACE::2023-12-01.00:12:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-01.00:12:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-01.00:12:20::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-01.00:12:20::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-01.00:12:20::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-01.00:12:20::SCWPlatform::Started preparing the platform 
TRACE::2023-12-01.00:12:20::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-01.00:12:20::SCWSystem::dir created 
TRACE::2023-12-01.00:12:20::SCWSystem::Writing the bif 
TRACE::2023-12-01.00:12:20::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-01.00:12:20::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-01.00:12:20::SCWPlatform::Completed generating the platform
TRACE::2023-12-01.00:12:20::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.00:12:20::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:20::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:12:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.00:12:20::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.00:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:20::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:12:20::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:20::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-01.00:12:20::SCWPlatform::updated the xpfm file.
TRACE::2023-12-01.00:12:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:12:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:12:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:12:21::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.00:12:21::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.00:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:12:21::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:12:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:12:21::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:16::SCWMssOS::cleaning the bsp 
TRACE::2023-12-01.00:33:16::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-01.00:33:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-01.00:33:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-01.00:33:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-01.00:33:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-01.00:33:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-01.00:33:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-01.00:33:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-01.00:33:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-01.00:33:17::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-01.00:33:20::SCWPlatform::Clearing the existing platform
TRACE::2023-12-01.00:33:20::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-01.00:33:20::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:20::SCWSystem::Clearing the domains completed.
TRACE::2023-12-01.00:33:20::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:20::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.00:33:20::SCWPlatform::Opened new HwDB with name Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-01.00:33:20::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-01.00:33:20::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:20::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.00:33:20::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:20::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:20::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:20::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.00:33:20::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.00:33:20::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:20::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.00:33:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.00:33:20::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:33:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.00:33:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.00:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:20::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:33:20::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:20::SCWReader::No isolation master present  
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.00:33:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.00:33:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.00:33:22::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.00:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.00:33:22::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.00:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:22::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:33:22::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.00:33:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:22::SCWPlatform::update - Opened existing hwdb Final_Top_Level_9
TRACE::2023-12-01.00:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:22::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.00:33:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.00:33:22::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:33:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.00:33:22::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.00:33:22::SCWPlatform::Opened new HwDB with name Final_Top_Level_10
TRACE::2023-12-01.00:33:22::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.00:33:22::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:22::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:33:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.00:33:22::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.00:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:22::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:33:22::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:22::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-01.00:33:28::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-01.00:33:28::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-01.00:33:28::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-01.00:33:28::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-01.00:33:28::SCWSystem::Not a boot domain 
LOG::2023-12-01.00:33:28::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-01.00:33:28::SCWDomain::Generating domain artifcats
TRACE::2023-12-01.00:33:28::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-01.00:33:28::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-01.00:33:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.00:33:28::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.00:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:28::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-01.00:33:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:28::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-01.00:33:30::SCWMssOS::doing bsp build ... 
TRACE::2023-12-01.00:33:30::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-01.00:33:31::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-01.00:33:31::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-01.00:33:31::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:33:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:33:31::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:33:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:33:31::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:33:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:33:31::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.00:33:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.00:33:31::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:33:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:33:31::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-01.00:33:31::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-01.00:33:31::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.00:33:31::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.00:33:31::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-01.00:33:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-01.00:33:31::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:33:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:33:31::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:33:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:33:31::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:33:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:33:31::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-01.00:33:31::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-01.00:33:31::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:33:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:33:31::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.00:33:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.00:33:31::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.00:33:31::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.00:33:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:33:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:33:32::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.00:33:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.00:33:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.00:33:32::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:33:33::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-01.00:33:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-01.00:33:33::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-01.00:33:33::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-01.00:33:33::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-01.00:33:33::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-01.00:33:33::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-01.00:33:33::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-01.00:33:33::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-01.00:33:33::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-01.00:33:33::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-01.00:33:33::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-01.00:33:33::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-01.00:33:33::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-01.00:33:33::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-01.00:33:33::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-01.00:33:33::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-01.00:33:33::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-01.00:33:33::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-01.00:33:33::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-01.00:33:33::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-01.00:33:33::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-01.00:33:33::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-01.00:33:33::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-01.00:33:33::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-01.00:33:33::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-01.00:33:33::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-01.00:33:33::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-01.00:33:33::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-01.00:33:33::SCWMssOS::'Finished building libraries'

TRACE::2023-12-01.00:33:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-01.00:33:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-01.00:33:33::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-01.00:33:33::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-01.00:33:33::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-01.00:33:33::SCWPlatform::Started preparing the platform 
TRACE::2023-12-01.00:33:33::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-01.00:33:33::SCWSystem::dir created 
TRACE::2023-12-01.00:33:33::SCWSystem::Writing the bif 
TRACE::2023-12-01.00:33:33::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-01.00:33:33::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-01.00:33:33::SCWPlatform::Completed generating the platform
TRACE::2023-12-01.00:33:33::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.00:33:33::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:33:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:33::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.00:33:33::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.00:33:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:33::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:33:33::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:33::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-01.00:33:33::SCWPlatform::updated the xpfm file.
TRACE::2023-12-01.00:33:34::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:34::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:34::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:34::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:33:34::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:33:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:33:34::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.00:33:34::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.00:33:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:33:34::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:33:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:33:34::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:44::SCWMssOS::cleaning the bsp 
TRACE::2023-12-01.00:50:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-01.00:50:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-01.00:50:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-01.00:50:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-01.00:50:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-01.00:50:44::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-01.00:50:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-01.00:50:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-01.00:50:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-01.00:50:46::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-01.00:50:50::SCWPlatform::Clearing the existing platform
TRACE::2023-12-01.00:50:50::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-01.00:50:50::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:50::SCWSystem::Clearing the domains completed.
TRACE::2023-12-01.00:50:50::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:50::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.00:50:50::SCWPlatform::Opened new HwDB with name Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-01.00:50:50::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-01.00:50:50::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:50:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.00:50:50::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:50::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:50::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:50::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.00:50:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.00:50:50::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:50::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.00:50:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.00:50:50::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:50:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.00:50:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.00:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:50:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:50:50::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:50::SCWReader::No isolation master present  
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.00:50:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:50:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.00:50:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.00:50:53::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.00:50:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:50:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.00:50:53::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.00:50:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:50:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:50:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.00:50:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:53::SCWPlatform::update - Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-01.00:50:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:50:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.00:50:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.00:50:53::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:50:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.00:50:53::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.00:50:53::SCWPlatform::Opened new HwDB with name Final_Top_Level_14
TRACE::2023-12-01.00:50:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.00:50:53::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:53::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:50:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:50:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:50:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:50:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_14
TRACE::2023-12-01.00:50:53::SCWPlatform::Opened existing hwdb Final_Top_Level_14
TRACE::2023-12-01.00:50:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:50:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:50:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:50:53::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-01.00:51:01::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-01.00:51:01::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-01.00:51:01::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-01.00:51:01::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-01.00:51:01::SCWSystem::Not a boot domain 
LOG::2023-12-01.00:51:01::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-01.00:51:01::SCWDomain::Generating domain artifcats
TRACE::2023-12-01.00:51:01::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-01.00:51:01::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-01.00:51:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:51:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:51:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_14
TRACE::2023-12-01.00:51:01::SCWPlatform::Opened existing hwdb Final_Top_Level_14
TRACE::2023-12-01.00:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:51:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:51:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:51:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:51:01::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-01.00:51:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:51:01::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-01.00:51:03::SCWMssOS::doing bsp build ... 
TRACE::2023-12-01.00:51:03::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-01.00:51:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-01.00:51:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-01.00:51:03::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-01.00:51:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.00:51:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:51:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:51:03::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.00:51:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:51:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:51:03::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.00:51:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:51:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:51:03::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.00:51:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.00:51:04::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:51:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:51:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-01.00:51:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-01.00:51:04::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.00:51:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.00:51:04::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-01.00:51:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-01.00:51:04::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:51:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:51:04::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:51:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:51:04::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:51:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:51:04::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-01.00:51:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-01.00:51:04::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.00:51:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.00:51:04::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.00:51:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.00:51:04::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.00:51:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.00:51:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.00:51:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.00:51:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.00:51:04::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.00:51:06::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-01.00:51:06::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-01.00:51:06::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-01.00:51:06::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-01.00:51:06::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-01.00:51:06::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-01.00:51:06::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-01.00:51:06::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-01.00:51:06::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-01.00:51:06::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-01.00:51:06::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-01.00:51:06::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-01.00:51:06::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-01.00:51:06::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-01.00:51:06::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-01.00:51:06::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-01.00:51:06::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-01.00:51:06::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-01.00:51:06::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-01.00:51:06::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-01.00:51:06::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-01.00:51:06::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-01.00:51:06::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-01.00:51:06::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-01.00:51:06::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-01.00:51:06::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-01.00:51:06::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-01.00:51:06::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-01.00:51:06::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-01.00:51:06::SCWMssOS::'Finished building libraries'

TRACE::2023-12-01.00:51:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-01.00:51:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-01.00:51:06::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-01.00:51:06::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-01.00:51:06::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-01.00:51:06::SCWPlatform::Started preparing the platform 
TRACE::2023-12-01.00:51:06::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-01.00:51:06::SCWSystem::dir created 
TRACE::2023-12-01.00:51:06::SCWSystem::Writing the bif 
TRACE::2023-12-01.00:51:06::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-01.00:51:06::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-01.00:51:06::SCWPlatform::Completed generating the platform
TRACE::2023-12-01.00:51:06::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:51:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.00:51:06::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:51:06::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.00:51:06::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:06::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:51:06::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:51:06::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_14
TRACE::2023-12-01.00:51:06::SCWPlatform::Opened existing hwdb Final_Top_Level_14
TRACE::2023-12-01.00:51:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:51:06::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:51:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:51:06::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:51:06::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-01.00:51:06::SCWPlatform::updated the xpfm file.
TRACE::2023-12-01.00:51:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.00:51:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.00:51:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.00:51:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_14
TRACE::2023-12-01.00:51:07::SCWPlatform::Opened existing hwdb Final_Top_Level_14
TRACE::2023-12-01.00:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.00:51:07::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.00:51:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.00:51:07::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:49:33::SCWMssOS::cleaning the bsp 
TRACE::2023-12-01.01:49:33::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-01.01:49:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-01.01:49:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-01.01:49:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-01.01:49:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-01.01:49:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-01.01:49:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-01.01:49:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-01.01:49:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-01.01:49:34::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-01.01:50:21::SCWMssOS::cleaning the bsp 
TRACE::2023-12-01.01:50:21::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-01.01:50:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-01.01:50:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-01.01:50:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-01.01:50:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-01.01:50:21::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-01.01:50:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-01.01:50:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-01.01:50:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-01.01:50:22::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-01.01:50:24::SCWPlatform::Clearing the existing platform
TRACE::2023-12-01.01:50:24::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-01.01:50:24::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:24::SCWSystem::Clearing the domains completed.
TRACE::2023-12-01.01:50:24::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:24::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.01:50:24::SCWPlatform::Opened new HwDB with name Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-01.01:50:24::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-01.01:50:24::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:24::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.01:50:24::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:24::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:24::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:24::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:50:24::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.01:50:24::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:24::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.01:50:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.01:50:24::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:50:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.01:50:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:24::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-01.01:50:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:24::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:50:24::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:24::SCWReader::No isolation master present  
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.01:50:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.01:50:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:26::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-01.01:50:26::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-01.01:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:26::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-01.01:50:26::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-01.01:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:26::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:50:26::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.01:50:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:26::SCWPlatform::update - Opened existing hwdb Final_Top_Level_17
TRACE::2023-12-01.01:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:26::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.01:50:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.01:50:26::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:50:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.01:50:26::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.01:50:26::SCWPlatform::Opened new HwDB with name Final_Top_Level_18
TRACE::2023-12-01.01:50:26::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:50:26::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:26::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:50:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:26::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-01.01:50:26::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-01.01:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:26::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:50:26::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:26::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-01.01:50:31::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-01.01:50:31::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-01.01:50:31::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-01.01:50:31::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-01.01:50:31::SCWSystem::Not a boot domain 
LOG::2023-12-01.01:50:31::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-01.01:50:31::SCWDomain::Generating domain artifcats
TRACE::2023-12-01.01:50:31::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-01.01:50:31::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-01.01:50:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-01.01:50:31::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-01.01:50:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:50:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:31::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-01.01:50:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:31::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-01.01:50:33::SCWMssOS::doing bsp build ... 
TRACE::2023-12-01.01:50:33::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-01.01:50:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-01.01:50:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-01.01:50:33::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-01.01:50:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.01:50:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:50:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:50:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.01:50:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:50:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:50:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.01:50:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:50:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:50:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.01:50:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.01:50:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.01:50:33::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.01:50:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:50:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:50:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-01.01:50:34::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-01.01:50:34::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.01:50:34::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.01:50:34::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-01.01:50:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-01.01:50:34::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:50:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:50:34::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:50:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:50:34::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:50:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:50:34::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-01.01:50:34::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-01.01:50:34::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:50:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:50:34::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.01:50:34::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.01:50:34::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:50:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:50:34::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.01:50:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.01:50:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.01:50:34::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:50:35::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-01.01:50:35::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-01.01:50:35::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-01.01:50:35::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-01.01:50:35::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-01.01:50:35::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-01.01:50:35::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-01.01:50:35::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-01.01:50:35::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-01.01:50:35::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-01.01:50:35::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-01.01:50:35::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-01.01:50:35::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-01.01:50:35::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-01.01:50:35::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-01.01:50:35::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-01.01:50:35::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-01.01:50:35::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-01.01:50:35::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-01.01:50:35::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-01.01:50:35::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-01.01:50:35::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-01.01:50:35::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-01.01:50:35::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-01.01:50:35::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-01.01:50:35::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-01.01:50:35::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-01.01:50:35::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-01.01:50:35::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-01.01:50:35::SCWMssOS::'Finished building libraries'

TRACE::2023-12-01.01:50:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-01.01:50:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-01.01:50:35::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-01.01:50:35::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-01.01:50:35::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-01.01:50:35::SCWPlatform::Started preparing the platform 
TRACE::2023-12-01.01:50:35::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-01.01:50:35::SCWSystem::dir created 
TRACE::2023-12-01.01:50:35::SCWSystem::Writing the bif 
TRACE::2023-12-01.01:50:35::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-01.01:50:35::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-01.01:50:35::SCWPlatform::Completed generating the platform
TRACE::2023-12-01.01:50:35::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:50:35::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:35::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:50:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-01.01:50:35::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-01.01:50:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:50:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:35::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-01.01:50:35::SCWPlatform::updated the xpfm file.
TRACE::2023-12-01.01:50:36::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:36::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:36::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:36::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:50:36::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:50:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:50:36::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-01.01:50:36::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-01.01:50:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:50:36::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:50:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:50:36::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:12::SCWPlatform::Clearing the existing platform
TRACE::2023-12-01.01:51:12::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-01.01:51:12::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:12::SCWSystem::Clearing the domains completed.
TRACE::2023-12-01.01:51:12::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-01.01:51:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:12::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:12::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.01:51:13::SCWPlatform::Opened new HwDB with name Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-01.01:51:13::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-01.01:51:13::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.01:51:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.01:51:13::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:13::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:13::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:13::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:51:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.01:51:13::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.01:51:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.01:51:13::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:51:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.01:51:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.01:51:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-01.01:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:13::SCWReader::No isolation master present  
TRACE::2023-12-01.01:51:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:14::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.01:51:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.01:51:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-01.01:51:15::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-01.01:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-01.01:51:15::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-01.01:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:51:15::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.01:51:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:15::SCWPlatform::update - Opened existing hwdb Final_Top_Level_21
TRACE::2023-12-01.01:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:15::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.01:51:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.01:51:15::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:51:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.01:51:15::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.01:51:15::SCWPlatform::Opened new HwDB with name Final_Top_Level_22
TRACE::2023-12-01.01:51:15::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:51:15::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:15::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:51:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_22
TRACE::2023-12-01.01:51:15::SCWPlatform::Opened existing hwdb Final_Top_Level_22
TRACE::2023-12-01.01:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:51:15::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:15::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-01.01:51:23::SCWMssOS::cleaning the bsp 
TRACE::2023-12-01.01:51:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-01.01:51:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-01.01:51:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-01.01:51:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-01.01:51:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-01.01:51:23::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-01.01:51:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-01.01:51:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-01.01:51:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-01.01:51:24::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-01.01:51:27::SCWPlatform::Clearing the existing platform
TRACE::2023-12-01.01:51:27::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-01.01:51:27::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:27::SCWSystem::Clearing the domains completed.
TRACE::2023-12-01.01:51:27::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-01.01:51:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:27::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:27::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.01:51:28::SCWPlatform::Opened new HwDB with name Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-01.01:51:28::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-01.01:51:28::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.01:51:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.01:51:28::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:28::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:28::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:28::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:51:28::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.01:51:28::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:28::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.01:51:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.01:51:28::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:51:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.01:51:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.01:51:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-01.01:51:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:51:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:28::SCWReader::No isolation master present  
TRACE::2023-12-01.01:51:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:29::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.01:51:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.01:51:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-01.01:51:30::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-01.01:51:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-01.01:51:30::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-01.01:51:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:30::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:51:30::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.01:51:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:30::SCWPlatform::update - Opened existing hwdb Final_Top_Level_24
TRACE::2023-12-01.01:51:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:30::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.01:51:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.01:51:30::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:51:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.01:51:30::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.01:51:30::SCWPlatform::Opened new HwDB with name Final_Top_Level_25
TRACE::2023-12-01.01:51:30::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:51:30::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:30::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:51:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_25
TRACE::2023-12-01.01:51:30::SCWPlatform::Opened existing hwdb Final_Top_Level_25
TRACE::2023-12-01.01:51:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:30::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:51:30::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:30::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-01.01:51:35::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-01.01:51:35::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-01.01:51:35::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-01.01:51:35::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-01.01:51:35::SCWSystem::Not a boot domain 
LOG::2023-12-01.01:51:35::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-01.01:51:35::SCWDomain::Generating domain artifcats
TRACE::2023-12-01.01:51:35::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-01.01:51:35::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-01.01:51:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_25
TRACE::2023-12-01.01:51:35::SCWPlatform::Opened existing hwdb Final_Top_Level_25
TRACE::2023-12-01.01:51:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:51:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:35::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-01.01:51:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:35::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-01.01:51:36::SCWMssOS::doing bsp build ... 
TRACE::2023-12-01.01:51:36::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-01.01:51:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-01.01:51:36::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-01.01:51:36::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-01.01:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.01:51:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:51:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:51:36::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.01:51:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:51:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:51:36::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.01:51:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:51:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:51:36::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.01:51:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.01:51:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.01:51:36::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.01:51:36::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:51:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:51:36::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.01:51:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-01.01:51:36::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-01.01:51:36::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.01:51:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.01:51:36::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.01:51:36::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.01:51:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-01.01:51:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-01.01:51:37::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.01:51:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:51:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:51:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.01:51:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:51:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:51:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.01:51:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:51:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:51:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.01:51:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-01.01:51:37::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-01.01:51:37::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.01:51:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:51:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:51:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.01:51:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.01:51:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.01:51:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.01:51:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:51:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:51:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.01:51:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.01:51:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.01:51:37::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:51:38::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-01.01:51:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-01.01:51:38::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-01.01:51:38::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-01.01:51:38::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-01.01:51:38::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-01.01:51:38::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-01.01:51:38::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-01.01:51:38::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-01.01:51:38::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-01.01:51:38::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-01.01:51:38::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-01.01:51:38::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-01.01:51:38::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-01.01:51:38::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-01.01:51:38::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-01.01:51:38::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-01.01:51:38::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-01.01:51:38::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-01.01:51:38::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-01.01:51:38::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-01.01:51:38::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-01.01:51:38::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-01.01:51:38::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-01.01:51:38::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-01.01:51:38::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-01.01:51:38::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-01.01:51:38::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-01.01:51:38::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-01.01:51:38::SCWMssOS::'Finished building libraries'

TRACE::2023-12-01.01:51:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-01.01:51:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-01.01:51:38::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-01.01:51:38::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-01.01:51:38::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-01.01:51:38::SCWPlatform::Started preparing the platform 
TRACE::2023-12-01.01:51:38::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-01.01:51:38::SCWSystem::dir created 
TRACE::2023-12-01.01:51:38::SCWSystem::Writing the bif 
TRACE::2023-12-01.01:51:38::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-01.01:51:38::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-01.01:51:38::SCWPlatform::Completed generating the platform
TRACE::2023-12-01.01:51:38::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:51:38::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:38::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:51:38::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:38::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:38::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:38::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:38::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:38::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_25
TRACE::2023-12-01.01:51:38::SCWPlatform::Opened existing hwdb Final_Top_Level_25
TRACE::2023-12-01.01:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:38::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:51:38::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:38::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-01.01:51:38::SCWPlatform::updated the xpfm file.
TRACE::2023-12-01.01:51:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:51:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:51:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:51:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_25
TRACE::2023-12-01.01:51:39::SCWPlatform::Opened existing hwdb Final_Top_Level_25
TRACE::2023-12-01.01:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:51:39::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:51:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:51:39::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.01:54:01::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.01:54:01::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:01::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:01::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:01::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:54:01::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.01:54:01::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:01::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.01:54:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.01:54:01::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:54:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.01:54:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-01.01:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:54:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:01::SCWReader::No isolation master present  
TRACE::2023-12-01.01:54:03::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:03::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:03::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.01:54:03::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.01:54:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:04::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-01.01:54:04::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-01.01:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:04::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-01.01:54:04::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-01.01:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:04::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:54:04::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.01:54:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:04::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-12-01.01:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:04::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.01:54:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.01:54:04::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:54:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.01:54:04::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.01:54:04::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-12-01.01:54:04::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:54:04::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:04::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:54:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:04::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-01.01:54:04::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-01.01:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:04::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:54:04::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:04::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-01.01:54:11::SCWMssOS::cleaning the bsp 
TRACE::2023-12-01.01:54:11::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-01.01:54:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-01.01:54:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-01.01:54:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-01.01:54:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-01.01:54:12::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-01.01:54:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-01.01:54:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-01.01:54:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-01.01:54:13::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-01.01:54:15::SCWPlatform::Clearing the existing platform
TRACE::2023-12-01.01:54:15::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-01.01:54:15::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:15::SCWSystem::Clearing the domains completed.
TRACE::2023-12-01.01:54:15::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:15::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.01:54:15::SCWPlatform::Opened new HwDB with name Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-01.01:54:15::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-01.01:54:15::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.01:54:15::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:15::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:15::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:15::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:54:15::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.01:54:15::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:15::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.01:54:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.01:54:15::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:54:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.01:54:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-01.01:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:54:15::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:15::SCWReader::No isolation master present  
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.01:54:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.01:54:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-01.01:54:17::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-01.01:54:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-01.01:54:17::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-01.01:54:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:54:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.01:54:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:17::SCWPlatform::update - Opened existing hwdb Final_Top_Level_3
TRACE::2023-12-01.01:54:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:17::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.01:54:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.01:54:17::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:54:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.01:54:17::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.01:54:18::SCWPlatform::Opened new HwDB with name Final_Top_Level_4
TRACE::2023-12-01.01:54:18::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:54:18::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:18::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:54:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.01:54:18::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.01:54:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:18::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:54:18::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:18::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-01.01:54:25::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-01.01:54:25::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-01.01:54:25::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-01.01:54:25::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-01.01:54:25::SCWSystem::Not a boot domain 
LOG::2023-12-01.01:54:25::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-01.01:54:25::SCWDomain::Generating domain artifcats
TRACE::2023-12-01.01:54:25::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-01.01:54:25::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-01.01:54:25::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:25::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:25::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.01:54:25::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.01:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:25::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:54:25::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:25::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-01.01:54:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:26::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-01.01:54:27::SCWMssOS::doing bsp build ... 
TRACE::2023-12-01.01:54:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-01.01:54:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-01.01:54:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-01.01:54:27::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-01.01:54:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.01:54:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:54:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:54:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.01:54:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:54:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:54:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.01:54:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:54:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:54:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.01:54:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.01:54:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.01:54:27::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.01:54:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:54:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:54:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.01:54:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-01.01:54:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-01.01:54:27::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.01:54:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.01:54:28::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.01:54:28::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.01:54:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-01.01:54:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-01.01:54:28::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.01:54:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:54:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:54:28::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.01:54:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:54:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:54:28::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.01:54:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:54:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:54:28::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.01:54:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-01.01:54:28::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-01.01:54:28::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.01:54:28::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.01:54:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.01:54:28::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.01:54:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.01:54:28::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.01:54:28::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.01:54:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.01:54:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.01:54:28::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.01:54:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.01:54:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.01:54:28::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.01:54:29::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-01.01:54:29::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-01.01:54:29::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-01.01:54:29::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-01.01:54:29::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-01.01:54:29::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-01.01:54:29::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-01.01:54:29::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-01.01:54:29::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-01.01:54:29::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-01.01:54:29::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-01.01:54:29::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-01.01:54:29::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-01.01:54:29::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-01.01:54:29::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-01.01:54:29::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-01.01:54:29::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-01.01:54:29::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-01.01:54:29::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-01.01:54:29::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-01.01:54:29::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-01.01:54:29::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-01.01:54:29::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-01.01:54:29::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-01.01:54:29::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-01.01:54:29::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-01.01:54:29::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-01.01:54:29::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-01.01:54:29::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-01.01:54:29::SCWMssOS::'Finished building libraries'

TRACE::2023-12-01.01:54:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-01.01:54:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-01.01:54:30::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-01.01:54:30::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-01.01:54:30::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-01.01:54:30::SCWPlatform::Started preparing the platform 
TRACE::2023-12-01.01:54:30::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-01.01:54:30::SCWSystem::dir created 
TRACE::2023-12-01.01:54:30::SCWSystem::Writing the bif 
TRACE::2023-12-01.01:54:30::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-01.01:54:30::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-01.01:54:30::SCWPlatform::Completed generating the platform
TRACE::2023-12-01.01:54:30::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.01:54:30::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:30::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.01:54:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.01:54:30::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.01:54:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:30::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:54:30::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:30::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-01.01:54:30::SCWPlatform::updated the xpfm file.
TRACE::2023-12-01.01:54:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.01:54:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.01:54:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.01:54:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-01.01:54:30::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-01.01:54:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.01:54:30::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.01:54:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.01:54:30::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:38::SCWMssOS::cleaning the bsp 
TRACE::2023-12-01.02:19:38::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-01.02:19:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-01.02:19:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-01.02:19:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-01.02:19:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-01.02:19:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-01.02:19:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-01.02:19:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-01.02:19:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-01.02:19:39::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-01.02:19:50::SCWPlatform::Clearing the existing platform
TRACE::2023-12-01.02:19:50::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-01.02:19:50::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:50::SCWSystem::Clearing the domains completed.
TRACE::2023-12-01.02:19:50::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:50::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.02:19:50::SCWPlatform::Opened new HwDB with name Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-01.02:19:50::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-01.02:19:50::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:19:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.02:19:50::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:50::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:50::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:50::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.02:19:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.02:19:50::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:50::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.02:19:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.02:19:50::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.02:19:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.02:19:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.02:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:19:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:19:50::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:50::SCWReader::No isolation master present  
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.02:19:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:19:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.02:19:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.02:19:53::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.02:19:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:19:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-01.02:19:53::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-01.02:19:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:19:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:19:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.02:19:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:53::SCWPlatform::update - Opened existing hwdb Final_Top_Level_7
TRACE::2023-12-01.02:19:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:19:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.02:19:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.02:19:53::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.02:19:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.02:19:53::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.02:19:53::SCWPlatform::Opened new HwDB with name Final_Top_Level_8
TRACE::2023-12-01.02:19:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.02:19:53::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:53::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.02:19:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:19:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:19:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.02:19:53::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.02:19:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:19:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:19:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:19:53::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-01.02:20:08::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-01.02:20:08::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-01.02:20:08::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-01.02:20:08::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-01.02:20:08::SCWSystem::Not a boot domain 
LOG::2023-12-01.02:20:08::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-01.02:20:08::SCWDomain::Generating domain artifcats
TRACE::2023-12-01.02:20:08::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-01.02:20:08::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-01.02:20:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:20:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:20:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.02:20:08::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.02:20:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:20:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:20:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:20:08::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:20:08::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-01.02:20:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:20:09::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-01.02:20:10::SCWMssOS::doing bsp build ... 
TRACE::2023-12-01.02:20:10::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-01.02:20:10::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-01.02:20:10::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-01.02:20:10::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-01.02:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.02:20:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.02:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.02:20:10::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.02:20:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.02:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.02:20:10::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.02:20:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.02:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.02:20:10::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.02:20:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.02:20:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.02:20:10::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.02:20:10::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.02:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.02:20:10::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.02:20:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-01.02:20:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-01.02:20:10::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.02:20:10::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.02:20:10::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.02:20:10::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.02:20:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-01.02:20:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-01.02:20:11::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.02:20:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.02:20:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.02:20:11::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.02:20:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.02:20:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.02:20:11::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.02:20:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.02:20:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.02:20:11::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.02:20:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-01.02:20:11::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-01.02:20:11::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.02:20:11::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.02:20:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.02:20:11::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.02:20:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.02:20:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.02:20:11::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.02:20:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.02:20:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.02:20:11::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.02:20:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.02:20:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.02:20:11::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:20:12::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-01.02:20:13::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-01.02:20:13::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-01.02:20:13::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-01.02:20:13::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-01.02:20:13::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-01.02:20:13::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-01.02:20:13::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-01.02:20:13::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-01.02:20:13::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-01.02:20:13::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-01.02:20:13::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-01.02:20:13::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-01.02:20:13::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-01.02:20:13::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-01.02:20:13::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-01.02:20:13::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-01.02:20:13::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-01.02:20:13::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-01.02:20:13::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-01.02:20:13::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-01.02:20:13::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-01.02:20:13::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-01.02:20:13::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-01.02:20:13::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-01.02:20:13::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-01.02:20:13::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-01.02:20:13::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-01.02:20:13::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-01.02:20:13::SCWMssOS::'Finished building libraries'

TRACE::2023-12-01.02:20:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-01.02:20:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-01.02:20:13::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-01.02:20:13::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-01.02:20:13::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-01.02:20:13::SCWPlatform::Started preparing the platform 
TRACE::2023-12-01.02:20:13::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-01.02:20:13::SCWSystem::dir created 
TRACE::2023-12-01.02:20:13::SCWSystem::Writing the bif 
TRACE::2023-12-01.02:20:13::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-01.02:20:13::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-01.02:20:13::SCWPlatform::Completed generating the platform
TRACE::2023-12-01.02:20:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:20:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.02:20:13::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:20:13::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.02:20:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:20:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:20:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.02:20:13::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.02:20:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:20:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:20:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:20:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:20:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-01.02:20:13::SCWPlatform::updated the xpfm file.
TRACE::2023-12-01.02:20:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:20:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:20:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:20:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-01.02:20:13::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-01.02:20:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:20:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:20:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:20:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:08::SCWMssOS::cleaning the bsp 
TRACE::2023-12-01.02:32:08::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-01.02:32:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-01.02:32:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-01.02:32:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-01.02:32:08::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-01.02:32:08::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-01.02:32:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-01.02:32:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-01.02:32:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-01.02:32:09::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-01.02:32:15::SCWPlatform::Clearing the existing platform
TRACE::2023-12-01.02:32:15::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-01.02:32:15::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:15::SCWSystem::Clearing the domains completed.
TRACE::2023-12-01.02:32:15::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:15::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.02:32:15::SCWPlatform::Opened new HwDB with name Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-01.02:32:15::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-01.02:32:15::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.02:32:15::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:15::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:15::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:15::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.02:32:15::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.02:32:15::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:15::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.02:32:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.02:32:15::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.02:32:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.02:32:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.02:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:32:15::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:15::SCWReader::No isolation master present  
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.02:32:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.02:32:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.02:32:18::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.02:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-01.02:32:18::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-01.02:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:18::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:32:18::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-01.02:32:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:18::SCWPlatform::update - Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-01.02:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:18::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.02:32:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.02:32:18::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.02:32:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-01.02:32:18::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.02:32:18::SCWPlatform::Opened new HwDB with name Final_Top_Level_12
TRACE::2023-12-01.02:32:18::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.02:32:18::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:18::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.02:32:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.02:32:18::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.02:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:18::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:32:18::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:18::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-01.02:32:30::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-01.02:32:30::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-01.02:32:30::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-01.02:32:30::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-01.02:32:30::SCWSystem::Not a boot domain 
LOG::2023-12-01.02:32:30::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-01.02:32:30::SCWDomain::Generating domain artifcats
TRACE::2023-12-01.02:32:30::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-01.02:32:30::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-01.02:32:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.02:32:30::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.02:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:30::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:32:30::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:30::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-01.02:32:30::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:30::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-01.02:32:32::SCWMssOS::doing bsp build ... 
TRACE::2023-12-01.02:32:32::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-01.02:32:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-01.02:32:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-01.02:32:32::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.02:32:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.02:32:32::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.02:32:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.02:32:32::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.02:32:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.02:32:32::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.02:32:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.02:32:32::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.02:32:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.02:32:32::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-01.02:32:32::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-01.02:32:32::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.02:32:32::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.02:32:32::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-01.02:32:32::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-01.02:32:32::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.02:32:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.02:32:32::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.02:32:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.02:32:32::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.02:32:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.02:32:32::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-01.02:32:32::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-01.02:32:32::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.02:32:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-01.02:32:32::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.02:32:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-01.02:32:32::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-01.02:32:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.02:32:32::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-01.02:32:32::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-01.02:32:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.02:32:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-01.02:32:33::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.02:32:34::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-01.02:32:34::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-01.02:32:34::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-01.02:32:34::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-01.02:32:34::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-01.02:32:34::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-01.02:32:34::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-01.02:32:34::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-01.02:32:34::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-01.02:32:34::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-01.02:32:34::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-01.02:32:34::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-01.02:32:34::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-01.02:32:34::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-01.02:32:34::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-01.02:32:34::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-01.02:32:34::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-01.02:32:34::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-01.02:32:34::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-01.02:32:34::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-01.02:32:34::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-01.02:32:34::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-01.02:32:34::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-01.02:32:34::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-01.02:32:34::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-01.02:32:34::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-01.02:32:34::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-01.02:32:34::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-01.02:32:34::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-01.02:32:34::SCWMssOS::'Finished building libraries'

TRACE::2023-12-01.02:32:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-01.02:32:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-01.02:32:34::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-01.02:32:34::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-01.02:32:34::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-01.02:32:34::SCWPlatform::Started preparing the platform 
TRACE::2023-12-01.02:32:34::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-01.02:32:34::SCWSystem::dir created 
TRACE::2023-12-01.02:32:34::SCWSystem::Writing the bif 
TRACE::2023-12-01.02:32:34::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-01.02:32:34::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-01.02:32:34::SCWPlatform::Completed generating the platform
TRACE::2023-12-01.02:32:34::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-01.02:32:34::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.02:32:34::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:34::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:34::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:34::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:34::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:34::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.02:32:34::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.02:32:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:34::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:32:34::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:34::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"e6d5fd13642b766da36f79fb5fff9cef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-01.02:32:34::SCWPlatform::updated the xpfm file.
TRACE::2023-12-01.02:32:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-01.02:32:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-01.02:32:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.02:32:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-01.02:32:35::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-01.02:32:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.02:32:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-01.02:32:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-01.02:32:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:21:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:21:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.02:21:17::SCWPlatform::Opened new HwDB with name Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.02:21:17::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.02:21:17::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:21:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:21:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:21:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:21:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:21:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:21:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.02:21:17::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:21:17::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:21:17::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:21:17::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.02:21:17::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.02:21:17::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:21:17::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:21:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.02:21:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.02:21:17::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:21:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.02:21:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:21:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:21:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:21:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-12-06.02:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:21:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:21:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:21:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:21:17::SCWReader::No isolation master present  
TRACE::2023-12-06.02:21:17::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.02:21:17::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.02:21:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.02:21:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.02:21:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.02:21:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.02:21:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.02:21:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.02:21:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.02:21:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.02:21:19::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.02:22:12::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.02:22:12::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.02:22:12::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:12::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.02:22:12::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:12::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.02:22:12::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.02:22:12::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.02:22:12::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:12::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.02:22:12::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:12::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:12::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:12::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.02:22:12::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.02:22:12::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:12::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.02:22:12::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.02:22:12::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:22:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.02:22:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.02:22:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:12::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:22:12::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:12::SCWReader::No isolation master present  
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.02:22:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.02:22:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.02:22:14::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.02:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.02:22:14::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.02:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:22:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.02:22:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:14::SCWPlatform::update - Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-06.02:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.02:22:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.02:22:14::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:22:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.02:22:14::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.02:22:14::SCWPlatform::Opened new HwDB with name Final_Top_Level_3
TRACE::2023-12-06.02:22:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.02:22:14::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:14::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:22:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-12-06.02:22:14::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-12-06.02:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:22:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:14::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.02:22:20::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.02:22:20::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.02:22:20::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.02:22:20::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.02:22:20::SCWSystem::Not a boot domain 
LOG::2023-12-06.02:22:20::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.02:22:20::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.02:22:20::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.02:22:20::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.02:22:20::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:20::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:20::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:20::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:20::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:20::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-12-06.02:22:20::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-12-06.02:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:20::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:22:20::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:20::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.02:22:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:20::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.02:22:22::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.02:22:22::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.02:22:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.02:22:22::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.02:22:22::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.02:22:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.02:22:22::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.02:22:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.02:22:22::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.02:22:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.02:22:22::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.02:22:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.02:22:22::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.02:22:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.02:22:22::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.02:22:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.02:22:22::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.02:22:22::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.02:22:22::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.02:22:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.02:22:22::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.02:22:22::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.02:22:22::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.02:22:22::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.02:22:22::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.02:22:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.02:22:22::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.02:22:22::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.02:22:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.02:22:23::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.02:22:23::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.02:22:23::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.02:22:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.02:22:23::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.02:22:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.02:22:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.02:22:23::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.02:22:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.02:22:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.02:22:23::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.02:22:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.02:22:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.02:22:23::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:22:24::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.02:22:24::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.02:22:24::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.02:22:24::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.02:22:24::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.02:22:24::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.02:22:24::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.02:22:24::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.02:22:24::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.02:22:24::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.02:22:24::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.02:22:24::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.02:22:24::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.02:22:24::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.02:22:24::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.02:22:24::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.02:22:24::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.02:22:24::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.02:22:24::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.02:22:24::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.02:22:24::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.02:22:24::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.02:22:24::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.02:22:24::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.02:22:24::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.02:22:24::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.02:22:24::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.02:22:24::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.02:22:24::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.02:22:24::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.02:22:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.02:22:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.02:22:24::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.02:22:24::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.02:22:24::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.02:22:24::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.02:22:24::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.02:22:24::SCWSystem::dir created 
TRACE::2023-12-06.02:22:24::SCWSystem::Writing the bif 
TRACE::2023-12-06.02:22:24::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.02:22:24::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.02:22:24::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.02:22:24::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.02:22:24::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:24::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:22:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:24::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-12-06.02:22:24::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-12-06.02:22:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:24::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:22:24::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:24::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.02:22:24::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.02:22:25::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:25::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:22:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:22:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:22:25::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-12-06.02:22:25::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-12-06.02:22:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:22:25::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:22:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:22:25::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:20::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.02:45:20::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.02:45:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.02:45:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.02:45:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.02:45:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.02:45:20::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.02:45:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.02:45:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.02:45:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.02:45:20::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.02:45:28::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.02:45:28::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.02:45:28::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:28::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.02:45:28::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:28::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.02:45:28::SCWPlatform::Opened new HwDB with name Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.02:45:28::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.02:45:28::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.02:45:28::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:28::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:28::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:28::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.02:45:28::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.02:45:28::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:28::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.02:45:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.02:45:28::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:45:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.02:45:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.02:45:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:45:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:28::SCWReader::No isolation master present  
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.02:45:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.02:45:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.02:45:30::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.02:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.02:45:30::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.02:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:30::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:45:30::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.02:45:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:30::SCWPlatform::update - Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-06.02:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:30::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.02:45:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.02:45:30::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:45:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.02:45:30::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.02:45:31::SCWPlatform::Opened new HwDB with name Final_Top_Level_7
TRACE::2023-12-06.02:45:31::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.02:45:31::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:31::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:45:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-12-06.02:45:31::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-12-06.02:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:45:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:31::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.02:45:38::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.02:45:38::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.02:45:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.02:45:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.02:45:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.02:45:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.02:45:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.02:45:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.02:45:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.02:45:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.02:45:39::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.02:45:43::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.02:45:43::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.02:45:43::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:43::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.02:45:43::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:43::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.02:45:43::SCWPlatform::Opened new HwDB with name Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.02:45:43::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.02:45:43::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:43::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.02:45:43::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:43::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:43::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:43::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.02:45:43::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.02:45:43::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:43::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.02:45:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.02:45:43::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:45:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.02:45:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.02:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:43::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:45:43::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:43::SCWReader::No isolation master present  
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.02:45:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.02:45:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.02:45:45::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.02:45:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.02:45:45::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.02:45:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:45:45::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.02:45:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:45::SCWPlatform::update - Opened existing hwdb Final_Top_Level_9
TRACE::2023-12-06.02:45:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:45::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.02:45:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.02:45:45::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:45:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.02:45:45::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.02:45:45::SCWPlatform::Opened new HwDB with name Final_Top_Level_10
TRACE::2023-12-06.02:45:45::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.02:45:45::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:45::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:45:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-06.02:45:45::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-06.02:45:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:45:45::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:45::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.02:45:53::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.02:45:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.02:45:53::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.02:45:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.02:45:53::SCWSystem::Not a boot domain 
LOG::2023-12-06.02:45:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.02:45:53::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.02:45:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.02:45:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.02:45:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-06.02:45:53::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-06.02:45:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:45:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:53::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.02:45:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:53::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.02:45:55::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.02:45:55::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.02:45:55::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.02:45:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.02:45:55::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.02:45:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.02:45:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.02:45:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.02:45:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.02:45:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.02:45:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.02:45:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.02:45:55::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.02:45:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.02:45:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.02:45:55::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.02:45:55::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.02:45:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.02:45:55::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.02:45:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.02:45:55::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.02:45:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.02:45:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.02:45:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.02:45:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.02:45:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.02:45:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.02:45:55::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.02:45:55::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.02:45:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.02:45:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.02:45:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.02:45:55::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.02:45:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.02:45:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.02:45:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.02:45:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.02:45:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.02:45:56::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.02:45:56::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.02:45:56::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.02:45:56::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.02:45:56::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.02:45:56::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.02:45:56::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.02:45:56::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.02:45:56::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.02:45:56::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.02:45:56::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.02:45:56::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.02:45:56::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.02:45:56::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.02:45:56::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.02:45:56::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.02:45:56::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.02:45:56::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.02:45:56::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.02:45:56::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.02:45:56::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.02:45:56::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.02:45:56::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.02:45:56::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.02:45:56::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.02:45:56::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.02:45:56::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.02:45:56::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.02:45:56::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.02:45:56::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.02:45:57::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.02:45:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.02:45:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.02:45:57::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.02:45:57::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.02:45:57::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.02:45:57::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.02:45:57::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.02:45:57::SCWSystem::dir created 
TRACE::2023-12-06.02:45:57::SCWSystem::Writing the bif 
TRACE::2023-12-06.02:45:57::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.02:45:57::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.02:45:57::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.02:45:57::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.02:45:57::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:57::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.02:45:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-06.02:45:57::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-06.02:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:57::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:45:57::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:57::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.02:45:57::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.02:45:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.02:45:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.02:45:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.02:45:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-06.02:45:57::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-06.02:45:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.02:45:57::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.02:45:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.02:45:57::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:22::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.03:52:22::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.03:52:22::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:22::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.03:52:22::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:22::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.03:52:22::SCWPlatform::Opened new HwDB with name Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.03:52:22::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.03:52:22::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:22::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.03:52:22::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:22::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:22::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:22::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.03:52:22::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.03:52:22::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:22::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.03:52:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.03:52:22::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.03:52:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.03:52:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-06.03:52:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:22::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.03:52:22::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:22::SCWReader::No isolation master present  
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.03:52:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.03:52:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:24::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-06.03:52:24::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-06.03:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:24::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_12
TRACE::2023-12-06.03:52:24::SCWPlatform::Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-06.03:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:24::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.03:52:24::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.03:52:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:24::SCWPlatform::update - Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.03:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:24::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.03:52:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.03:52:24::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.03:52:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.03:52:24::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.03:52:24::SCWPlatform::Opened new HwDB with name Final_Top_Level_14
TRACE::2023-12-06.03:52:24::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.03:52:24::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:24::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.03:52:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:24::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_14
TRACE::2023-12-06.03:52:24::SCWPlatform::Opened existing hwdb Final_Top_Level_14
TRACE::2023-12-06.03:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:24::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.03:52:24::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:24::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.03:52:38::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.03:52:38::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.03:52:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.03:52:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.03:52:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.03:52:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.03:52:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.03:52:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.03:52:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.03:52:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.03:52:40::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.03:52:44::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.03:52:44::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.03:52:44::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:44::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.03:52:44::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:44::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.03:52:44::SCWPlatform::Opened new HwDB with name Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.03:52:44::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.03:52:44::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:44::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.03:52:44::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:44::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:44::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:44::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.03:52:44::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.03:52:44::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:44::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.03:52:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.03:52:44::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.03:52:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.03:52:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.03:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:44::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.03:52:44::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:44::SCWReader::No isolation master present  
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.03:52:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.03:52:46::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:46::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.03:52:46::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.03:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:46::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:46::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.03:52:46::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.03:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:46::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.03:52:46::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:46::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.03:52:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:46::SCWPlatform::update - Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-06.03:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:46::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.03:52:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.03:52:46::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.03:52:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.03:52:46::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:46::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.03:52:46::SCWPlatform::Opened new HwDB with name Final_Top_Level_17
TRACE::2023-12-06.03:52:46::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.03:52:46::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:46::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.03:52:46::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:46::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:46::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_17
TRACE::2023-12-06.03:52:46::SCWPlatform::Opened existing hwdb Final_Top_Level_17
TRACE::2023-12-06.03:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:46::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.03:52:46::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:46::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.03:52:52::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.03:52:52::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.03:52:52::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.03:52:52::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.03:52:52::SCWSystem::Not a boot domain 
LOG::2023-12-06.03:52:52::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.03:52:52::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.03:52:52::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.03:52:52::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.03:52:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_17
TRACE::2023-12-06.03:52:52::SCWPlatform::Opened existing hwdb Final_Top_Level_17
TRACE::2023-12-06.03:52:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.03:52:52::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:52::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.03:52:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:52::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.03:52:54::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.03:52:54::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.03:52:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.03:52:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.03:52:54::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.03:52:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.03:52:54::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.03:52:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.03:52:54::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.03:52:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.03:52:54::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.03:52:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.03:52:54::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.03:52:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.03:52:54::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.03:52:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.03:52:54::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.03:52:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.03:52:54::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.03:52:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.03:52:54::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.03:52:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.03:52:54::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.03:52:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.03:52:54::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.03:52:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.03:52:54::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.03:52:54::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.03:52:54::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.03:52:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.03:52:54::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.03:52:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.03:52:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.03:52:54::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.03:52:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.03:52:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.03:52:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.03:52:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.03:52:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.03:52:55::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.03:52:56::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.03:52:56::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.03:52:56::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.03:52:56::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.03:52:56::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.03:52:56::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.03:52:56::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.03:52:56::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.03:52:56::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.03:52:56::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.03:52:56::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.03:52:56::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.03:52:56::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.03:52:56::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.03:52:56::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.03:52:56::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.03:52:56::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.03:52:56::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.03:52:56::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.03:52:56::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.03:52:56::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.03:52:56::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.03:52:56::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.03:52:56::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.03:52:56::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.03:52:56::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.03:52:56::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.03:52:56::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.03:52:56::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.03:52:56::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.03:52:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.03:52:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.03:52:56::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.03:52:56::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.03:52:56::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.03:52:56::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.03:52:56::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.03:52:56::SCWSystem::dir created 
TRACE::2023-12-06.03:52:56::SCWSystem::Writing the bif 
TRACE::2023-12-06.03:52:56::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.03:52:56::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.03:52:56::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.03:52:56::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.03:52:56::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:56::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.03:52:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_17
TRACE::2023-12-06.03:52:56::SCWPlatform::Opened existing hwdb Final_Top_Level_17
TRACE::2023-12-06.03:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.03:52:56::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:56::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.03:52:56::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.03:52:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.03:52:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.03:52:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.03:52:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_17
TRACE::2023-12-06.03:52:56::SCWPlatform::Opened existing hwdb Final_Top_Level_17
TRACE::2023-12-06.03:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.03:52:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.03:52:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.03:52:56::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:29::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.04:27:29::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.04:27:29::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:29::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.04:27:29::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:29::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.04:27:29::SCWPlatform::Opened new HwDB with name Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.04:27:29::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.04:27:29::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWPlatform::Opened existing hwdb Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWPlatform::Opened existing hwdb Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWPlatform::Opened existing hwdb Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWPlatform::Opened existing hwdb Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:27:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.04:27:29::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:29::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:29::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:29::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.04:27:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.04:27:29::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:29::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.04:27:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.04:27:29::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.04:27:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.04:27:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWPlatform::Opened existing hwdb Final_Top_Level_19
TRACE::2023-12-06.04:27:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:27:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.04:27:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:29::SCWReader::No isolation master present  
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.04:27:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:27:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.04:27:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_19
TRACE::2023-12-06.04:27:32::SCWPlatform::Opened existing hwdb Final_Top_Level_19
TRACE::2023-12-06.04:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:27:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_19
TRACE::2023-12-06.04:27:32::SCWPlatform::Opened existing hwdb Final_Top_Level_19
TRACE::2023-12-06.04:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:27:32::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.04:27:32::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.04:27:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:32::SCWPlatform::update - Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.04:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:27:32::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.04:27:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.04:27:32::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.04:27:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.04:27:32::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.04:27:32::SCWPlatform::Opened new HwDB with name Final_Top_Level_21
TRACE::2023-12-06.04:27:32::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.04:27:32::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:32::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.04:27:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:27:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:27:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:27:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_21
TRACE::2023-12-06.04:27:32::SCWPlatform::Opened existing hwdb Final_Top_Level_21
TRACE::2023-12-06.04:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:27:32::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.04:27:32::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:27:32::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.04:27:39::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.04:27:39::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.04:27:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.04:27:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.04:27:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.04:27:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.04:27:40::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.04:27:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.04:27:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.04:27:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.04:27:40::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-12-06.04:28:10::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.04:28:10::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.04:28:10::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.04:28:10::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.04:28:10::SCWSystem::Not a boot domain 
LOG::2023-12-06.04:28:10::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.04:28:10::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.04:28:10::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.04:28:10::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.04:28:10::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:10::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:10::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:10::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:28:10::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:28:10::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_21
TRACE::2023-12-06.04:28:10::SCWPlatform::Opened existing hwdb Final_Top_Level_21
TRACE::2023-12-06.04:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:28:10::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:28:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.04:28:10::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:28:10::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.04:28:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:28:10::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.04:28:12::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.04:28:12::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.04:28:12::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.04:28:12::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.04:28:12::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.04:28:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.04:28:12::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.04:28:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.04:28:12::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.04:28:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.04:28:12::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.04:28:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.04:28:12::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.04:28:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.04:28:12::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.04:28:12::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.04:28:12::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.04:28:12::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.04:28:12::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.04:28:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.04:28:12::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.04:28:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.04:28:12::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.04:28:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.04:28:12::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.04:28:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.04:28:12::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.04:28:12::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.04:28:12::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.04:28:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.04:28:12::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.04:28:12::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.04:28:12::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.04:28:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.04:28:12::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.04:28:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.04:28:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.04:28:12::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.04:28:13::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.04:28:13::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.04:28:13::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.04:28:13::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.04:28:13::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.04:28:13::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.04:28:13::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.04:28:13::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.04:28:13::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.04:28:13::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.04:28:13::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.04:28:13::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.04:28:13::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.04:28:13::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.04:28:13::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.04:28:13::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.04:28:13::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.04:28:13::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.04:28:13::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.04:28:13::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.04:28:13::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.04:28:13::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.04:28:13::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.04:28:13::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.04:28:13::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.04:28:13::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.04:28:13::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.04:28:13::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.04:28:13::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.04:28:13::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.04:28:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.04:28:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.04:28:13::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.04:28:13::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.04:28:13::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.04:28:13::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.04:28:13::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.04:28:13::SCWSystem::dir created 
TRACE::2023-12-06.04:28:13::SCWSystem::Writing the bif 
TRACE::2023-12-06.04:28:13::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.04:28:13::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.04:28:13::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.04:28:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:28:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.04:28:13::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:28:13::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.04:28:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:28:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:28:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_21
TRACE::2023-12-06.04:28:13::SCWPlatform::Opened existing hwdb Final_Top_Level_21
TRACE::2023-12-06.04:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:28:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:28:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.04:28:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:28:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.04:28:13::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.04:28:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.04:28:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.04:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.04:28:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_21
TRACE::2023-12-06.04:28:14::SCWPlatform::Opened existing hwdb Final_Top_Level_21
TRACE::2023-12-06.04:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.04:28:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.04:28:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.04:28:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:40::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.05:17:40::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.05:17:40::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:40::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.05:17:40::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:40::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:17:40::SCWPlatform::Opened new HwDB with name Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.05:17:40::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.05:17:40::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.05:17:40::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:40::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:40::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:40::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:17:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.05:17:40::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:40::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:17:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:17:40::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:17:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.05:17:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-06.05:17:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:17:40::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:40::SCWReader::No isolation master present  
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:17:42::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:17:42::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:42::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:42::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-06.05:17:42::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-06.05:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:42::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:42::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:42::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_23
TRACE::2023-12-06.05:17:42::SCWPlatform::Opened existing hwdb Final_Top_Level_23
TRACE::2023-12-06.05:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:42::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:17:42::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:42::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:17:42::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:42::SCWPlatform::update - Opened existing hwdb Final_Top_Level_24
TRACE::2023-12-06.05:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:42::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:17:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:17:42::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:17:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:17:42::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:42::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:42::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:17:42::SCWPlatform::Opened new HwDB with name Final_Top_Level_25
TRACE::2023-12-06.05:17:42::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:17:42::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:42::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:17:42::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:42::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:42::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_25
TRACE::2023-12-06.05:17:42::SCWPlatform::Opened existing hwdb Final_Top_Level_25
TRACE::2023-12-06.05:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:42::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:17:42::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:42::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.05:17:49::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.05:17:49::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.05:17:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.05:17:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.05:17:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.05:17:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.05:17:50::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.05:17:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.05:17:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.05:17:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.05:17:50::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.05:17:53::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.05:17:53::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.05:17:53::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:53::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.05:17:53::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:53::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:17:53::SCWPlatform::Opened new HwDB with name Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.05:17:53::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.05:17:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWPlatform::Opened existing hwdb Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWPlatform::Opened existing hwdb Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWPlatform::Opened existing hwdb Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWPlatform::Opened existing hwdb Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.05:17:53::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:53::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:53::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:53::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:17:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.05:17:53::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:17:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:17:53::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:17:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.05:17:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWPlatform::Opened existing hwdb Final_Top_Level_26
TRACE::2023-12-06.05:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:17:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:53::SCWReader::No isolation master present  
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:17:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:17:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_26
TRACE::2023-12-06.05:17:56::SCWPlatform::Opened existing hwdb Final_Top_Level_26
TRACE::2023-12-06.05:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_26
TRACE::2023-12-06.05:17:56::SCWPlatform::Opened existing hwdb Final_Top_Level_26
TRACE::2023-12-06.05:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:17:56::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:17:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:56::SCWPlatform::update - Opened existing hwdb Final_Top_Level_27
TRACE::2023-12-06.05:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:56::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:17:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:17:56::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:17:56::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:17:56::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:17:56::SCWPlatform::Opened new HwDB with name Final_Top_Level_28
TRACE::2023-12-06.05:17:56::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:17:56::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:56::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:17:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:17:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:17:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:17:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_28
TRACE::2023-12-06.05:17:56::SCWPlatform::Opened existing hwdb Final_Top_Level_28
TRACE::2023-12-06.05:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:17:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:17:56::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:17:56::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.05:18:01::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.05:18:01::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.05:18:01::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.05:18:01::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.05:18:01::SCWSystem::Not a boot domain 
LOG::2023-12-06.05:18:01::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.05:18:01::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.05:18:01::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.05:18:01::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.05:18:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:18:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:18:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_28
TRACE::2023-12-06.05:18:01::SCWPlatform::Opened existing hwdb Final_Top_Level_28
TRACE::2023-12-06.05:18:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:18:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:18:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:18:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:18:01::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.05:18:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:18:01::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.05:18:03::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.05:18:03::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.05:18:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.05:18:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.05:18:03::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:18:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:18:03::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:18:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:18:03::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:18:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:18:03::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.05:18:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.05:18:03::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:18:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:18:03::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.05:18:03::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.05:18:03::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.05:18:03::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.05:18:03::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.05:18:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.05:18:03::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:18:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:18:03::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:18:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:18:03::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:18:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:18:03::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.05:18:03::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.05:18:03::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:18:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:18:03::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.05:18:03::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.05:18:03::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:18:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:18:03::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.05:18:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.05:18:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.05:18:03::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:18:04::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.05:18:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.05:18:04::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.05:18:04::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.05:18:04::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.05:18:04::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.05:18:04::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.05:18:04::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.05:18:04::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.05:18:04::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.05:18:04::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.05:18:04::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.05:18:04::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.05:18:04::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.05:18:04::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.05:18:04::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.05:18:04::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.05:18:04::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.05:18:04::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.05:18:04::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.05:18:04::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.05:18:04::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.05:18:04::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.05:18:04::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.05:18:04::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.05:18:04::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.05:18:04::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.05:18:04::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.05:18:04::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.05:18:04::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.05:18:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.05:18:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.05:18:04::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.05:18:04::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.05:18:04::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.05:18:04::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.05:18:04::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.05:18:04::SCWSystem::dir created 
TRACE::2023-12-06.05:18:04::SCWSystem::Writing the bif 
TRACE::2023-12-06.05:18:04::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.05:18:04::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.05:18:04::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.05:18:04::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:18:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:18:04::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:18:04::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:18:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:18:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:18:04::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_28
TRACE::2023-12-06.05:18:04::SCWPlatform::Opened existing hwdb Final_Top_Level_28
TRACE::2023-12-06.05:18:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:18:04::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:18:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:18:04::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:18:04::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.05:18:04::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.05:18:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:18:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:18:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:18:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_28
TRACE::2023-12-06.05:18:05::SCWPlatform::Opened existing hwdb Final_Top_Level_28
TRACE::2023-12-06.05:18:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:18:05::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:18:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:18:05::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:14::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.05:33:14::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.05:33:14::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:14::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.05:33:14::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:14::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:33:14::SCWPlatform::Opened new HwDB with name Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.05:33:14::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.05:33:14::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.05:33:14::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:14::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:14::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:14::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:33:14::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.05:33:14::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:33:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:33:14::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:33:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.05:33:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-12-06.05:33:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:33:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:14::SCWReader::No isolation master present  
TRACE::2023-12-06.05:33:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:16::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:33:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:33:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-12-06.05:33:17::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-12-06.05:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_30
TRACE::2023-12-06.05:33:17::SCWPlatform::Opened existing hwdb Final_Top_Level_30
TRACE::2023-12-06.05:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:33:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:33:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:17::SCWPlatform::update - Opened existing hwdb Final_Top_Level_31
TRACE::2023-12-06.05:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:17::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:33:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:33:17::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:33:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:33:17::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:33:17::SCWPlatform::Opened new HwDB with name Final_Top_Level_32
TRACE::2023-12-06.05:33:17::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:33:17::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:17::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:33:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_32
TRACE::2023-12-06.05:33:17::SCWPlatform::Opened existing hwdb Final_Top_Level_32
TRACE::2023-12-06.05:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:33:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:17::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.05:33:24::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.05:33:24::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.05:33:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.05:33:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.05:33:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.05:33:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.05:33:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.05:33:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.05:33:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.05:33:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.05:33:25::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.05:33:30::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.05:33:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.05:33:30::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:30::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.05:33:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:30::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:33:30::SCWPlatform::Opened new HwDB with name Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.05:33:30::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.05:33:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:30::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.05:33:30::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:30::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:30::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:30::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:33:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.05:33:30::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:30::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:33:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:33:30::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:33:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.05:33:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-12-06.05:33:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:30::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:33:30::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:30::SCWReader::No isolation master present  
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:33:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:33:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-12-06.05:33:32::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-12-06.05:33:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_33
TRACE::2023-12-06.05:33:32::SCWPlatform::Opened existing hwdb Final_Top_Level_33
TRACE::2023-12-06.05:33:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:32::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:33:32::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:33:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:32::SCWPlatform::update - Opened existing hwdb Final_Top_Level_34
TRACE::2023-12-06.05:33:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:32::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:33:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:33:32::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:33:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:33:32::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:33:32::SCWPlatform::Opened new HwDB with name Final_Top_Level_35
TRACE::2023-12-06.05:33:32::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:33:32::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:32::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:33:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_35
TRACE::2023-12-06.05:33:32::SCWPlatform::Opened existing hwdb Final_Top_Level_35
TRACE::2023-12-06.05:33:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:32::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:33:32::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:32::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.05:33:48::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.05:33:48::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.05:33:48::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.05:33:48::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.05:33:48::SCWSystem::Not a boot domain 
LOG::2023-12-06.05:33:48::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.05:33:48::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.05:33:48::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.05:33:48::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.05:33:48::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:48::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:48::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:48::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:48::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:48::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_35
TRACE::2023-12-06.05:33:48::SCWPlatform::Opened existing hwdb Final_Top_Level_35
TRACE::2023-12-06.05:33:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:48::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:33:48::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:48::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.05:33:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:49::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.05:33:50::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.05:33:50::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.05:33:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.05:33:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.05:33:50::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:33:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:33:50::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:33:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:33:50::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:33:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:33:50::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.05:33:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.05:33:50::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:33:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:33:50::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.05:33:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.05:33:50::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.05:33:50::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.05:33:50::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.05:33:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.05:33:50::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:33:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:33:50::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:33:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:33:50::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:33:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:33:50::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.05:33:50::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.05:33:50::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:33:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:33:50::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.05:33:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.05:33:50::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.05:33:50::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.05:33:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:33:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:33:51::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.05:33:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.05:33:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.05:33:51::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:33:51::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.05:33:52::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.05:33:52::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.05:33:52::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.05:33:52::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.05:33:52::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.05:33:52::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.05:33:52::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.05:33:52::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.05:33:52::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.05:33:52::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.05:33:52::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.05:33:52::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.05:33:52::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.05:33:52::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.05:33:52::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.05:33:52::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.05:33:52::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.05:33:52::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.05:33:52::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.05:33:52::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.05:33:52::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.05:33:52::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.05:33:52::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.05:33:52::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.05:33:52::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.05:33:52::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.05:33:52::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.05:33:52::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.05:33:52::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.05:33:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.05:33:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.05:33:52::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.05:33:52::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.05:33:52::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.05:33:52::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.05:33:52::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.05:33:52::SCWSystem::dir created 
TRACE::2023-12-06.05:33:52::SCWSystem::Writing the bif 
TRACE::2023-12-06.05:33:52::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.05:33:52::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.05:33:52::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.05:33:52::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:33:52::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:52::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:33:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_35
TRACE::2023-12-06.05:33:52::SCWPlatform::Opened existing hwdb Final_Top_Level_35
TRACE::2023-12-06.05:33:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:33:52::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:52::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.05:33:52::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.05:33:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:33:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:33:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:33:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_35
TRACE::2023-12-06.05:33:52::SCWPlatform::Opened existing hwdb Final_Top_Level_35
TRACE::2023-12-06.05:33:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:33:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:33:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:33:52::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:09::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.05:58:09::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.05:58:09::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:09::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.05:58:09::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.05:58:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:09::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:10::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:10::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:10::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:58:10::SCWPlatform::Opened new HwDB with name Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.05:58:10::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.05:58:10::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:10::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:10::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:10::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:10::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:10::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.05:58:10::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:10::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:10::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:10::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:58:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.05:58:10::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:10::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:58:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:58:10::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:58:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.05:58:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:10::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:10::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-12-06.05:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:10::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:58:10::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:10::SCWReader::No isolation master present  
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:58:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:58:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-12-06.05:58:14::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-12-06.05:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_37
TRACE::2023-12-06.05:58:14::SCWPlatform::Opened existing hwdb Final_Top_Level_37
TRACE::2023-12-06.05:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:58:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:58:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:14::SCWPlatform::update - Opened existing hwdb Final_Top_Level_38
TRACE::2023-12-06.05:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:58:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:58:14::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:58:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:58:14::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:58:14::SCWPlatform::Opened new HwDB with name Final_Top_Level_39
TRACE::2023-12-06.05:58:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:58:14::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:14::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:58:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_39
TRACE::2023-12-06.05:58:14::SCWPlatform::Opened existing hwdb Final_Top_Level_39
TRACE::2023-12-06.05:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:58:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:14::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.05:58:24::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.05:58:24::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.05:58:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.05:58:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.05:58:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.05:58:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.05:58:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.05:58:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.05:58:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.05:58:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.05:58:25::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.05:58:29::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.05:58:29::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.05:58:29::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:29::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.05:58:29::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:29::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:58:29::SCWPlatform::Opened new HwDB with name Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.05:58:29::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.05:58:29::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWPlatform::Opened existing hwdb Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWPlatform::Opened existing hwdb Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWPlatform::Opened existing hwdb Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWPlatform::Opened existing hwdb Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.05:58:29::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:29::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:29::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:29::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:58:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.05:58:29::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:29::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:58:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:58:29::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:58:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.05:58:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWPlatform::Opened existing hwdb Final_Top_Level_40
TRACE::2023-12-06.05:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:58:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:29::SCWReader::No isolation master present  
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:58:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:58:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_40
TRACE::2023-12-06.05:58:31::SCWPlatform::Opened existing hwdb Final_Top_Level_40
TRACE::2023-12-06.05:58:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_40
TRACE::2023-12-06.05:58:31::SCWPlatform::Opened existing hwdb Final_Top_Level_40
TRACE::2023-12-06.05:58:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:58:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.05:58:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:31::SCWPlatform::update - Opened existing hwdb Final_Top_Level_41
TRACE::2023-12-06.05:58:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:31::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.05:58:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.05:58:31::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:58:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.05:58:31::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.05:58:31::SCWPlatform::Opened new HwDB with name Final_Top_Level_42
TRACE::2023-12-06.05:58:31::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:58:31::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:31::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:58:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_42
TRACE::2023-12-06.05:58:31::SCWPlatform::Opened existing hwdb Final_Top_Level_42
TRACE::2023-12-06.05:58:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:58:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:31::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.05:58:36::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.05:58:36::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.05:58:36::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.05:58:36::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.05:58:36::SCWSystem::Not a boot domain 
LOG::2023-12-06.05:58:36::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.05:58:36::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.05:58:36::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.05:58:36::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.05:58:36::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:36::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:36::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:36::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:36::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:36::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_42
TRACE::2023-12-06.05:58:36::SCWPlatform::Opened existing hwdb Final_Top_Level_42
TRACE::2023-12-06.05:58:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:36::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:58:36::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:36::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.05:58:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:36::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.05:58:37::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.05:58:37::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.05:58:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.05:58:37::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.05:58:37::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.05:58:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.05:58:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:58:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:58:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.05:58:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:58:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:58:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.05:58:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:58:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:58:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.05:58:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.05:58:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.05:58:37::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.05:58:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:58:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:58:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.05:58:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.05:58:37::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.05:58:37::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.05:58:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.05:58:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.05:58:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.05:58:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.05:58:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.05:58:37::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.05:58:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:58:38::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:58:38::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.05:58:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:58:38::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:58:38::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.05:58:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:58:38::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:58:38::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.05:58:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.05:58:38::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.05:58:38::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.05:58:38::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.05:58:38::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.05:58:38::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.05:58:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.05:58:38::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.05:58:38::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.05:58:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.05:58:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.05:58:38::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.05:58:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.05:58:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.05:58:38::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.05:58:39::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.05:58:39::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.05:58:39::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.05:58:39::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.05:58:39::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.05:58:39::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.05:58:39::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.05:58:39::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.05:58:39::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.05:58:39::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.05:58:39::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.05:58:39::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.05:58:39::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.05:58:39::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.05:58:39::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.05:58:39::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.05:58:39::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.05:58:39::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.05:58:39::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.05:58:39::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.05:58:39::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.05:58:39::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.05:58:39::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.05:58:39::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.05:58:39::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.05:58:39::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.05:58:39::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.05:58:39::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.05:58:39::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.05:58:39::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.05:58:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.05:58:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.05:58:39::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.05:58:39::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.05:58:39::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.05:58:39::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.05:58:39::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.05:58:39::SCWSystem::dir created 
TRACE::2023-12-06.05:58:39::SCWSystem::Writing the bif 
TRACE::2023-12-06.05:58:39::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.05:58:39::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.05:58:39::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.05:58:39::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.05:58:39::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:39::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.05:58:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_42
TRACE::2023-12-06.05:58:39::SCWPlatform::Opened existing hwdb Final_Top_Level_42
TRACE::2023-12-06.05:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:39::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:58:39::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:39::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.05:58:39::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.05:58:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.05:58:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.05:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.05:58:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_42
TRACE::2023-12-06.05:58:40::SCWPlatform::Opened existing hwdb Final_Top_Level_42
TRACE::2023-12-06.05:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.05:58:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.05:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.05:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:56::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.06:03:56::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.06:03:56::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:56::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.06:03:56::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:56::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.06:03:56::SCWPlatform::Opened new HwDB with name Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.06:03:56::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.06:03:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWPlatform::Opened existing hwdb Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWPlatform::Opened existing hwdb Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWPlatform::Opened existing hwdb Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWPlatform::Opened existing hwdb Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:03:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.06:03:56::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:56::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:56::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:56::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.06:03:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.06:03:56::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:56::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.06:03:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.06:03:56::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.06:03:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.06:03:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWPlatform::Opened existing hwdb Final_Top_Level_44
TRACE::2023-12-06.06:03:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:03:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.06:03:56::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:56::SCWReader::No isolation master present  
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.06:03:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:03:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.06:03:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_44
TRACE::2023-12-06.06:03:58::SCWPlatform::Opened existing hwdb Final_Top_Level_44
TRACE::2023-12-06.06:03:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:03:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_44
TRACE::2023-12-06.06:03:58::SCWPlatform::Opened existing hwdb Final_Top_Level_44
TRACE::2023-12-06.06:03:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:03:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.06:03:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.06:03:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:58::SCWPlatform::update - Opened existing hwdb Final_Top_Level_45
TRACE::2023-12-06.06:03:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:03:58::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.06:03:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.06:03:58::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.06:03:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.06:03:58::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.06:03:58::SCWPlatform::Opened new HwDB with name Final_Top_Level_46
TRACE::2023-12-06.06:03:58::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.06:03:58::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:58::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.06:03:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:03:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:03:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:03:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_46
TRACE::2023-12-06.06:03:58::SCWPlatform::Opened existing hwdb Final_Top_Level_46
TRACE::2023-12-06.06:03:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:03:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.06:03:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:03:58::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.06:05:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:05:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:05:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.06:05:08::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:05:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:05:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:05:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:05:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:05:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.06:05:08::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.06:05:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.06:05:08::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.06:05:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.06:05:08::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.06:05:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.06:05:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:05:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:05:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.06:05:08::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWReader::No isolation master present  
LOG::2023-12-06.06:05:08::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.06:05:08::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.06:05:08::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.06:05:08::SCWSystem::Not a boot domain 
LOG::2023-12-06.06:05:08::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.06:05:08::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.06:05:08::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.06:05:08::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:05:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:05:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.06:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:05:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.06:05:08::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.06:05:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:08::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.06:05:09::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.06:05:09::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.06:05:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.06:05:09::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.06:05:09::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.06:05:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.06:05:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.06:05:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.06:05:09::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.06:05:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.06:05:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.06:05:09::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.06:05:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.06:05:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.06:05:09::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.06:05:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.06:05:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.06:05:09::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.06:05:09::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.06:05:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.06:05:09::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.06:05:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.06:05:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.06:05:09::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.06:05:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.06:05:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.06:05:09::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.06:05:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.06:05:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.06:05:09::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.06:05:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.06:05:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.06:05:10::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.06:05:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.06:05:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.06:05:10::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.06:05:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.06:05:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.06:05:10::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.06:05:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.06:05:10::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.06:05:10::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.06:05:10::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.06:05:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.06:05:10::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.06:05:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.06:05:10::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.06:05:10::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.06:05:10::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.06:05:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.06:05:10::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.06:05:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.06:05:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.06:05:10::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.06:05:11::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.06:05:11::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.06:05:11::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.06:05:11::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.06:05:11::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.06:05:11::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.06:05:11::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.06:05:11::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.06:05:11::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.06:05:11::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.06:05:11::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.06:05:11::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.06:05:11::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.06:05:11::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.06:05:11::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.06:05:11::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.06:05:11::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.06:05:11::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.06:05:11::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.06:05:11::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.06:05:11::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.06:05:11::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.06:05:11::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.06:05:11::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.06:05:11::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.06:05:11::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.06:05:11::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.06:05:11::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.06:05:11::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.06:05:11::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.06:05:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.06:05:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.06:05:11::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.06:05:11::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.06:05:11::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.06:05:11::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.06:05:11::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.06:05:11::SCWSystem::dir created 
TRACE::2023-12-06.06:05:11::SCWSystem::Writing the bif 
TRACE::2023-12-06.06:05:11::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.06:05:11::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.06:05:11::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.06:05:11::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.06:05:11::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:11::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.06:05:11::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:11::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:11::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:11::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:05:11::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:05:11::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.06:05:11::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.06:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:05:11::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.06:05:11::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:11::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.06:05:11::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.06:05:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.06:05:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.06:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.06:05:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.06:05:12::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.06:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.06:05:12::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.06:05:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.06:05:12::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:21::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.07:18:21::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.07:18:21::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:21::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.07:18:21::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:21::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:18:21::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:18:21::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:18:21::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:21::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:18:21::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:21::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:21::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:21::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:18:21::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:18:21::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:21::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:18:21::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:18:21::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:18:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:18:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:21::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:21::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.07:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:21::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:18:21::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:21::SCWReader::No isolation master present  
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:18:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:18:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:23::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.07:18:23::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.07:18:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:23::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.07:18:23::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.07:18:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:23::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:18:23::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:18:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:23::SCWPlatform::update - Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-06.07:18:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:23::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:18:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:18:23::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:18:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:18:23::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:18:24::SCWPlatform::Opened new HwDB with name Final_Top_Level_3
TRACE::2023-12-06.07:18:24::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:18:24::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:24::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:18:24::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:24::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:24::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:24::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:24::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:24::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-12-06.07:18:24::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-12-06.07:18:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:24::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:18:24::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:24::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.07:18:32::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.07:18:32::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.07:18:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.07:18:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.07:18:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.07:18:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.07:18:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.07:18:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.07:18:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.07:18:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.07:18:33::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-12-06.07:18:43::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.07:18:43::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.07:18:43::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.07:18:43::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.07:18:43::SCWSystem::Not a boot domain 
LOG::2023-12-06.07:18:43::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.07:18:43::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.07:18:43::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.07:18:43::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.07:18:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-12-06.07:18:43::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-12-06.07:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:43::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:18:43::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:43::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.07:18:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:43::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.07:18:44::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.07:18:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.07:18:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.07:18:44::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.07:18:44::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.07:18:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:18:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:18:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:18:44::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:18:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:18:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:18:44::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:18:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:18:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:18:44::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:18:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:18:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:18:44::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:18:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:18:45::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.07:18:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.07:18:45::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:18:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:18:45::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.07:18:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.07:18:45::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:18:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:18:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:18:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:18:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:18:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:18:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.07:18:45::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.07:18:45::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:18:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:18:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:18:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:18:45::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:18:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:18:45::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:18:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:18:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:18:45::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:18:46::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.07:18:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.07:18:46::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.07:18:46::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.07:18:46::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.07:18:46::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.07:18:46::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.07:18:46::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.07:18:46::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.07:18:46::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.07:18:46::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.07:18:46::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.07:18:46::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.07:18:46::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.07:18:46::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.07:18:46::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.07:18:46::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.07:18:46::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.07:18:46::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.07:18:46::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.07:18:46::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.07:18:46::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.07:18:46::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.07:18:46::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.07:18:46::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.07:18:46::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.07:18:46::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.07:18:46::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.07:18:46::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.07:18:46::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.07:18:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.07:18:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.07:18:47::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.07:18:47::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.07:18:47::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.07:18:47::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.07:18:47::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.07:18:47::SCWSystem::dir created 
TRACE::2023-12-06.07:18:47::SCWSystem::Writing the bif 
TRACE::2023-12-06.07:18:47::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.07:18:47::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.07:18:47::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.07:18:47::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:18:47::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:47::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:18:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-12-06.07:18:47::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-12-06.07:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:18:47::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:47::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.07:18:47::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.07:18:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:18:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:18:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:18:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_3
TRACE::2023-12-06.07:18:47::SCWPlatform::Opened existing hwdb Final_Top_Level_3
TRACE::2023-12-06.07:18:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:18:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:18:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:18:47::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:23::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.07:19:23::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.07:19:23::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:23::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.07:19:23::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:23::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:19:23::SCWPlatform::Opened new HwDB with name Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:19:23::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:19:23::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:23::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:19:23::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:23::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:23::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:23::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:19:23::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:19:23::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:23::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:19:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:19:23::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:19:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:19:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:23::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:23::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.07:19:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:23::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:19:23::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:23::SCWReader::No isolation master present  
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:19:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:19:25::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:25::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.07:19:25::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.07:19:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:25::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:25::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_5
TRACE::2023-12-06.07:19:25::SCWPlatform::Opened existing hwdb Final_Top_Level_5
TRACE::2023-12-06.07:19:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:25::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:19:25::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:25::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:19:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:25::SCWPlatform::update - Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-06.07:19:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:25::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:19:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:19:25::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:19:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:19:25::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:25::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:19:25::SCWPlatform::Opened new HwDB with name Final_Top_Level_7
TRACE::2023-12-06.07:19:25::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:19:25::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:25::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:19:25::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:25::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-12-06.07:19:25::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-12-06.07:19:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:25::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:19:25::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:25::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.07:19:32::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.07:19:32::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.07:19:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.07:19:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.07:19:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.07:19:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.07:19:32::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.07:19:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.07:19:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.07:19:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.07:19:33::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.07:19:35::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.07:19:35::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.07:19:35::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:35::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.07:19:35::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:35::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:19:35::SCWPlatform::Opened new HwDB with name Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:19:35::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:19:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:19:35::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:35::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:35::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:35::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:19:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:19:35::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:35::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:19:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:19:35::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:19:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:19:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.07:19:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:19:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:35::SCWReader::No isolation master present  
TRACE::2023-12-06.07:19:36::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:36::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:36::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:19:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:19:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.07:19:37::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.07:19:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.07:19:37::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.07:19:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:19:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:19:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:37::SCWPlatform::update - Opened existing hwdb Final_Top_Level_9
TRACE::2023-12-06.07:19:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:37::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:19:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:19:37::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:19:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:19:37::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:19:37::SCWPlatform::Opened new HwDB with name Final_Top_Level_10
TRACE::2023-12-06.07:19:37::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:19:37::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:37::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:19:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-06.07:19:37::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-06.07:19:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:19:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:37::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.07:19:43::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.07:19:43::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.07:19:43::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.07:19:43::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.07:19:43::SCWSystem::Not a boot domain 
LOG::2023-12-06.07:19:43::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.07:19:43::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.07:19:43::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.07:19:43::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.07:19:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-06.07:19:43::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-06.07:19:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:43::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:19:43::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:43::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.07:19:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:43::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.07:19:44::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.07:19:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.07:19:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.07:19:44::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.07:19:44::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.07:19:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:19:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:19:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:19:44::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:19:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:19:45::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:19:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:19:45::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:19:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:19:45::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:19:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:19:45::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.07:19:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.07:19:45::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:19:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:19:45::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.07:19:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.07:19:45::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:19:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:19:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:19:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:19:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:19:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:19:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.07:19:45::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.07:19:45::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:19:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:19:45::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:19:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:19:45::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:19:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:19:45::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:19:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:19:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:19:45::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:19:46::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.07:19:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.07:19:46::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.07:19:46::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.07:19:46::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.07:19:46::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.07:19:46::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.07:19:46::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.07:19:46::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.07:19:46::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.07:19:46::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.07:19:46::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.07:19:46::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.07:19:46::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.07:19:46::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.07:19:46::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.07:19:46::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.07:19:46::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.07:19:46::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.07:19:46::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.07:19:46::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.07:19:46::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.07:19:46::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.07:19:46::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.07:19:46::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.07:19:46::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.07:19:46::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.07:19:46::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.07:19:46::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.07:19:46::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.07:19:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.07:19:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.07:19:47::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.07:19:47::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.07:19:47::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.07:19:47::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.07:19:47::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.07:19:47::SCWSystem::dir created 
TRACE::2023-12-06.07:19:47::SCWSystem::Writing the bif 
TRACE::2023-12-06.07:19:47::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.07:19:47::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.07:19:47::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.07:19:47::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:19:47::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:47::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:19:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-06.07:19:47::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-06.07:19:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:19:47::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:47::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.07:19:47::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.07:19:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:19:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:19:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:19:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_10
TRACE::2023-12-06.07:19:47::SCWPlatform::Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-06.07:19:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:19:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:19:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:19:47::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:45::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.07:20:45::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.07:20:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.07:20:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.07:20:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.07:20:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.07:20:45::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.07:20:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.07:20:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.07:20:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.07:20:46::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.07:20:48::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.07:20:48::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.07:20:48::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:48::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.07:20:48::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:48::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:48::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:48::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:20:48::SCWPlatform::Opened new HwDB with name Final_Top_Level_11
TRACE::2023-12-06.07:20:48::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:20:48::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:20:48::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:20:48::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:48::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:48::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:20:48::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:20:48::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:48::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:48::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:20:48::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:20:48::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:48::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:48::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:20:48::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:20:48::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:48::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:48::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:20:48::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:20:48::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:20:48::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:48::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:48::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:48::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:20:48::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:20:48::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:48::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:20:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:20:48::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:20:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:20:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:20:48::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:48::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:49::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:49::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:20:49::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:20:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:20:49::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:20:49::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:49::SCWReader::No isolation master present  
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:20:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:20:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:20:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:20:50::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:20:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:20:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:20:50::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:20:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:20:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:20:50::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:20:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:50::SCWPlatform::update - Opened existing hwdb Final_Top_Level_12
TRACE::2023-12-06.07:20:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:20:50::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:20:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:20:50::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:20:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:20:50::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:20:51::SCWPlatform::Opened new HwDB with name Final_Top_Level_13
TRACE::2023-12-06.07:20:51::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:20:51::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:51::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:20:51::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:51::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:51::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:51::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:20:51::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:20:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:20:51::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:20:51::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:20:51::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:20:51::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:20:51::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.07:21:01::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.07:21:01::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.07:21:01::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.07:21:01::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.07:21:01::SCWSystem::Not a boot domain 
LOG::2023-12-06.07:21:01::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.07:21:01::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.07:21:01::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.07:21:01::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.07:21:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:21:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:21:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:21:01::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:21:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:21:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:21:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:21:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:21:01::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.07:21:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:21:01::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.07:21:02::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.07:21:02::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.07:21:02::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.07:21:02::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.07:21:02::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:21:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:21:02::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:21:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:21:02::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:21:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:21:02::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:21:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:21:02::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:21:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:21:02::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.07:21:02::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.07:21:02::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:21:02::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:21:02::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.07:21:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.07:21:02::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:21:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:21:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:21:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:21:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:21:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:21:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:21:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:21:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.07:21:03::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.07:21:03::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:21:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:21:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:21:03::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:21:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:21:03::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:21:03::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:21:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:21:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:21:03::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:21:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:21:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:21:03::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:21:04::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.07:21:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.07:21:04::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.07:21:04::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.07:21:04::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.07:21:04::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.07:21:04::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.07:21:04::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.07:21:04::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.07:21:04::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.07:21:04::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.07:21:04::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.07:21:04::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.07:21:04::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.07:21:04::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.07:21:04::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.07:21:04::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.07:21:04::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.07:21:04::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.07:21:04::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.07:21:04::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.07:21:04::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.07:21:04::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.07:21:04::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.07:21:04::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.07:21:04::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.07:21:04::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.07:21:04::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.07:21:04::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.07:21:04::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.07:21:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.07:21:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.07:21:04::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.07:21:04::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.07:21:04::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.07:21:04::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.07:21:04::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.07:21:04::SCWSystem::dir created 
TRACE::2023-12-06.07:21:04::SCWSystem::Writing the bif 
TRACE::2023-12-06.07:21:04::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.07:21:04::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.07:21:04::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.07:21:04::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:21:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:21:04::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:21:04::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:21:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:21:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:21:04::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:21:04::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:21:04::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:21:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:21:04::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:21:04::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.07:21:04::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.07:21:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:21:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:21:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:21:04::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:21:04::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:21:04::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:21:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:21:04::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:13::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.07:41:13::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.07:41:13::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:13::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.07:41:13::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:13::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:41:13::SCWPlatform::Opened new HwDB with name Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:41:13::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:41:13::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:41:13::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:13::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:13::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:13::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:41:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:41:13::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:41:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:41:13::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:41:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:41:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:41:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:13::SCWReader::No isolation master present  
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:41:15::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:41:15::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:41:15::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:15::SCWPlatform::update - Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-06.07:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:15::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:41:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:41:15::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:41:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:41:15::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:41:15::SCWPlatform::Opened new HwDB with name Final_Top_Level_17
TRACE::2023-12-06.07:41:15::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:41:15::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:15::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:41:15::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:15::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:15::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_17
TRACE::2023-12-06.07:41:15::SCWPlatform::Opened existing hwdb Final_Top_Level_17
TRACE::2023-12-06.07:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:15::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:41:15::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:15::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.07:41:24::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.07:41:24::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.07:41:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.07:41:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.07:41:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.07:41:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.07:41:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.07:41:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.07:41:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.07:41:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.07:41:25::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.07:41:28::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.07:41:28::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.07:41:28::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:28::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.07:41:28::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:28::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:41:28::SCWPlatform::Opened new HwDB with name Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:41:28::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:41:28::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:41:28::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:28::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:28::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:28::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:41:28::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:41:28::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:28::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:41:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:41:28::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:41:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:41:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.07:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:41:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:28::SCWReader::No isolation master present  
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:41:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:41:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.07:41:31::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.07:41:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.07:41:31::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.07:41:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:41:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:41:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:31::SCWPlatform::update - Opened existing hwdb Final_Top_Level_19
TRACE::2023-12-06.07:41:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:31::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:41:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:41:31::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:41:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:41:31::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:41:31::SCWPlatform::Opened new HwDB with name Final_Top_Level_20
TRACE::2023-12-06.07:41:31::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:41:31::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:31::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:41:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.07:41:31::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.07:41:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:41:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:31::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.07:41:40::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.07:41:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.07:41:40::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.07:41:40::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.07:41:40::SCWSystem::Not a boot domain 
LOG::2023-12-06.07:41:40::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.07:41:40::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.07:41:40::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.07:41:40::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.07:41:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.07:41:40::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.07:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:41:40::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:40::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.07:41:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:40::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.07:41:41::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.07:41:41::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.07:41:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.07:41:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.07:41:41::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.07:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:41:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:41:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:41:41::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:41:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:41:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:41:41::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:41:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:41:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:41:41::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:41:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:41:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:41:41::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:41:41::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:41:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:41:41::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:41:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.07:41:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.07:41:41::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:41:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:41:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:41:41::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:41:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.07:41:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.07:41:41::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:41:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:41:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:41:42::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:41:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:41:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:41:42::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:41:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:41:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:41:42::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:41:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.07:41:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.07:41:42::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:41:42::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:41:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:41:42::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:41:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:41:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:41:42::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:41:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:41:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:41:42::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:41:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:41:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:41:42::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:41:43::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.07:41:43::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.07:41:43::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.07:41:43::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.07:41:43::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.07:41:43::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.07:41:43::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.07:41:43::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.07:41:43::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.07:41:43::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.07:41:43::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.07:41:43::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.07:41:43::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.07:41:43::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.07:41:43::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.07:41:43::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.07:41:43::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.07:41:43::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.07:41:43::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.07:41:43::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.07:41:43::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.07:41:43::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.07:41:43::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.07:41:43::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.07:41:43::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.07:41:43::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.07:41:43::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.07:41:43::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.07:41:43::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.07:41:43::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.07:41:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.07:41:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.07:41:43::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.07:41:43::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.07:41:43::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.07:41:43::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.07:41:43::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.07:41:43::SCWSystem::dir created 
TRACE::2023-12-06.07:41:43::SCWSystem::Writing the bif 
TRACE::2023-12-06.07:41:43::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.07:41:43::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.07:41:43::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.07:41:43::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:41:43::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:43::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:41:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.07:41:43::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.07:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:43::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:41:43::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:43::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.07:41:43::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.07:41:44::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:44::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:44::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:44::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:41:44::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:41:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:41:44::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.07:41:44::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.07:41:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:41:44::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:41:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:41:44::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:46:12::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:12::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:46:12::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:12::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:12::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:12::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:46:12::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:46:12::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:12::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:46:12::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:46:12::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:46:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:46:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.07:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:12::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:46:12::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:12::SCWReader::No isolation master present  
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:46:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:46:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.07:46:14::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.07:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-12-06.07:46:14::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-12-06.07:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:46:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:46:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:14::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-12-06.07:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:46:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:46:14::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:46:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:46:14::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:46:14::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-12-06.07:46:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:46:14::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:14::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:46:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-12-06.07:46:14::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-12-06.07:46:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:46:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:14::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.07:46:23::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.07:46:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.07:46:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.07:46:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.07:46:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.07:46:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.07:46:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.07:46:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.07:46:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.07:46:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.07:46:24::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.07:46:27::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.07:46:27::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.07:46:27::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:27::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.07:46:27::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:27::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:46:27::SCWPlatform::Opened new HwDB with name Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:46:27::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:46:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:46:27::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:27::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:27::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:27::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:46:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:46:27::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:27::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:46:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:46:27::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:46:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:46:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-06.07:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:46:27::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:27::SCWReader::No isolation master present  
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:46:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:46:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-06.07:46:29::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-06.07:46:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-12-06.07:46:29::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-12-06.07:46:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:46:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:46:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:29::SCWPlatform::update - Opened existing hwdb Final_Top_Level_3
TRACE::2023-12-06.07:46:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:29::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:46:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:46:29::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:46:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:46:29::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:46:29::SCWPlatform::Opened new HwDB with name Final_Top_Level_4
TRACE::2023-12-06.07:46:29::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:46:29::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:29::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:46:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-06.07:46:29::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-06.07:46:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:46:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:29::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.07:46:35::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.07:46:35::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.07:46:35::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.07:46:35::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.07:46:35::SCWSystem::Not a boot domain 
LOG::2023-12-06.07:46:35::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.07:46:35::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.07:46:35::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.07:46:35::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.07:46:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-06.07:46:35::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-06.07:46:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:46:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:35::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.07:46:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:35::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.07:46:36::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.07:46:36::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.07:46:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.07:46:37::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.07:46:37::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:46:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:46:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:46:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:46:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:46:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:46:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:46:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:46:37::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:46:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:46:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.07:46:37::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.07:46:37::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:46:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:46:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.07:46:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.07:46:37::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:46:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:46:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:46:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:46:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:46:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:46:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.07:46:37::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.07:46:37::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:46:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:46:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:46:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:46:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:46:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:46:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:46:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:46:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:46:37::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:46:38::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.07:46:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.07:46:38::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.07:46:38::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.07:46:38::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.07:46:38::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.07:46:38::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.07:46:38::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.07:46:38::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.07:46:38::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.07:46:38::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.07:46:38::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.07:46:38::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.07:46:38::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.07:46:38::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.07:46:38::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.07:46:38::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.07:46:38::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.07:46:38::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.07:46:38::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.07:46:38::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.07:46:38::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.07:46:38::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.07:46:38::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.07:46:38::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.07:46:38::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.07:46:38::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.07:46:38::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.07:46:38::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.07:46:38::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.07:46:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.07:46:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.07:46:39::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.07:46:39::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.07:46:39::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.07:46:39::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.07:46:39::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.07:46:39::SCWSystem::dir created 
TRACE::2023-12-06.07:46:39::SCWSystem::Writing the bif 
TRACE::2023-12-06.07:46:39::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.07:46:39::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.07:46:39::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.07:46:39::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:46:39::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:39::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:46:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-06.07:46:39::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-06.07:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:39::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:46:39::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:39::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.07:46:39::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.07:46:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:46:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:46:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-12-06.07:46:39::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-12-06.07:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:46:39::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:46:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:46:39::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:05::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.07:56:05::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.07:56:05::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:05::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.07:56:05::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:05::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:56:05::SCWPlatform::Opened new HwDB with name Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:56:05::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:56:05::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:05::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:56:05::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:05::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:05::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:05::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:56:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:56:05::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:05::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:56:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:56:05::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:56:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:56:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-06.07:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:05::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:56:05::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:05::SCWReader::No isolation master present  
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:56:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:07::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:56:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-06.07:56:07::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-06.07:56:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_6
TRACE::2023-12-06.07:56:07::SCWPlatform::Opened existing hwdb Final_Top_Level_6
TRACE::2023-12-06.07:56:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:07::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:56:07::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:56:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:07::SCWPlatform::update - Opened existing hwdb Final_Top_Level_7
TRACE::2023-12-06.07:56:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:07::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:56:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:56:07::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:56:07::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:56:07::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:56:08::SCWPlatform::Opened new HwDB with name Final_Top_Level_8
TRACE::2023-12-06.07:56:08::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:56:08::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:08::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:56:08::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:08::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:08::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:08::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:08::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:08::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_8
TRACE::2023-12-06.07:56:08::SCWPlatform::Opened existing hwdb Final_Top_Level_8
TRACE::2023-12-06.07:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:08::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:56:08::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:08::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-06.07:56:24::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.07:56:24::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.07:56:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.07:56:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.07:56:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.07:56:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.07:56:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.07:56:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.07:56:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.07:56:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.07:56:25::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.07:56:31::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.07:56:31::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.07:56:31::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:31::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.07:56:31::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:31::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:56:31::SCWPlatform::Opened new HwDB with name Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:56:31::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:56:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:56:31::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:31::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:31::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:31::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:56:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:56:31::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:31::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:56:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:56:31::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:56:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:56:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:31::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-12-06.07:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:31::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:56:31::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:31::SCWReader::No isolation master present  
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:56:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:56:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:33::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-12-06.07:56:33::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-12-06.07:56:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:33::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_9
TRACE::2023-12-06.07:56:33::SCWPlatform::Opened existing hwdb Final_Top_Level_9
TRACE::2023-12-06.07:56:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:33::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:56:33::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:56:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:33::SCWPlatform::update - Opened existing hwdb Final_Top_Level_10
TRACE::2023-12-06.07:56:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:33::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:56:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:56:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:56:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:56:33::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:56:33::SCWPlatform::Opened new HwDB with name Final_Top_Level_11
TRACE::2023-12-06.07:56:33::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:56:33::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:56:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:56:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:56:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:56:33::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:56:33::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:56:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:56:33::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:56:33::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:56:33::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.07:57:13::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.07:57:13::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.07:57:13::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.07:57:13::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.07:57:13::SCWSystem::Not a boot domain 
LOG::2023-12-06.07:57:13::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.07:57:13::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.07:57:13::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.07:57:13::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.07:57:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:57:13::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:57:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:13::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.07:57:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:13::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.07:57:15::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.07:57:15::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.07:57:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.07:57:15::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.07:57:15::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:57:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:57:15::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:57:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:57:15::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:57:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:57:15::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:57:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:57:15::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:57:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:57:15::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.07:57:15::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.07:57:15::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:57:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:57:15::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.07:57:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.07:57:15::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:57:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:57:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:57:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:57:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:57:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:57:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.07:57:15::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.07:57:15::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:57:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:57:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:57:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:57:15::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:57:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:57:15::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:57:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:57:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:57:15::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:16::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.07:57:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.07:57:16::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.07:57:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.07:57:16::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.07:57:16::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.07:57:16::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.07:57:16::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.07:57:16::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.07:57:16::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.07:57:16::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.07:57:16::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.07:57:16::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.07:57:16::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.07:57:16::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.07:57:16::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.07:57:16::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.07:57:16::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.07:57:16::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.07:57:16::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.07:57:16::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.07:57:16::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.07:57:16::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.07:57:16::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.07:57:16::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.07:57:16::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.07:57:16::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.07:57:16::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.07:57:16::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.07:57:16::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.07:57:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.07:57:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.07:57:16::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.07:57:16::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.07:57:16::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.07:57:16::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.07:57:16::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.07:57:16::SCWSystem::dir created 
TRACE::2023-12-06.07:57:16::SCWSystem::Writing the bif 
TRACE::2023-12-06.07:57:16::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.07:57:16::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.07:57:16::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.07:57:16::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:57:16::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:16::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:57:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:57:16::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:57:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:16::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:57:16::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:16::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.07:57:16::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.07:57:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_11
TRACE::2023-12-06.07:57:17::SCWPlatform::Opened existing hwdb Final_Top_Level_11
TRACE::2023-12-06.07:57:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:57:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:29::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.07:57:29::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.07:57:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.07:57:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.07:57:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.07:57:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.07:57:29::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.07:57:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.07:57:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.07:57:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.07:57:30::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.07:57:31::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.07:57:31::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.07:57:31::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:31::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.07:57:31::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.07:57:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:31::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:31::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:31::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:31::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:31::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:31::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:31::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:57:32::SCWPlatform::Opened new HwDB with name Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.07:57:32::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.07:57:32::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.07:57:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:32::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.07:57:32::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:32::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:32::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:32::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:57:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.07:57:32::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:32::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:57:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:57:32::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:57:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.07:57:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.07:57:32::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:32::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:32::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:32::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:57:32::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:32::SCWReader::No isolation master present  
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:57:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:35::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:57:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:57:35::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_13
TRACE::2023-12-06.07:57:35::SCWPlatform::Opened existing hwdb Final_Top_Level_13
TRACE::2023-12-06.07:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:57:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.07:57:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:35::SCWPlatform::update - Opened existing hwdb Final_Top_Level_14
TRACE::2023-12-06.07:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:35::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.07:57:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.07:57:35::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:57:35::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.07:57:35::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.07:57:35::SCWPlatform::Opened new HwDB with name Final_Top_Level_15
TRACE::2023-12-06.07:57:35::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:57:35::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:35::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:57:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:57:35::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:57:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:35::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.07:57:40::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.07:57:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.07:57:40::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.07:57:40::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.07:57:40::SCWSystem::Not a boot domain 
LOG::2023-12-06.07:57:40::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.07:57:40::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.07:57:40::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.07:57:40::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.07:57:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:57:40::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:57:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:57:40::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:40::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.07:57:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:40::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.07:57:41::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.07:57:41::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.07:57:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.07:57:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.07:57:41::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.07:57:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:57:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:57:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:57:41::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:57:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:57:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:57:41::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:57:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:57:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:57:41::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:57:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:57:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:57:41::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:57:41::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:57:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:57:41::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:57:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.07:57:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.07:57:41::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:57:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:57:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:57:41::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:57:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.07:57:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.07:57:41::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.07:57:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:57:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:57:42::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.07:57:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:57:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:57:42::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.07:57:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:57:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:57:42::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.07:57:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.07:57:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.07:57:42::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.07:57:42::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.07:57:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.07:57:42::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.07:57:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.07:57:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.07:57:42::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.07:57:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.07:57:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.07:57:42::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.07:57:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.07:57:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.07:57:42::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.07:57:43::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.07:57:43::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.07:57:43::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.07:57:43::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.07:57:43::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.07:57:43::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.07:57:43::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.07:57:43::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.07:57:43::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.07:57:43::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.07:57:43::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.07:57:43::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.07:57:43::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.07:57:43::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.07:57:43::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.07:57:43::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.07:57:43::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.07:57:43::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.07:57:43::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.07:57:43::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.07:57:43::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.07:57:43::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.07:57:43::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.07:57:43::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.07:57:43::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.07:57:43::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.07:57:43::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.07:57:43::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.07:57:43::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.07:57:43::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.07:57:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.07:57:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.07:57:43::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.07:57:43::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.07:57:43::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.07:57:43::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.07:57:43::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.07:57:43::SCWSystem::dir created 
TRACE::2023-12-06.07:57:43::SCWSystem::Writing the bif 
TRACE::2023-12-06.07:57:43::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.07:57:43::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.07:57:43::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.07:57:43::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.07:57:43::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:43::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.07:57:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:57:43::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:57:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:43::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:57:43::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:43::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.07:57:43::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.07:57:43::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:43::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:43::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:43::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.07:57:43::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.07:57:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.07:57:43::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_15
TRACE::2023-12-06.07:57:43::SCWPlatform::Opened existing hwdb Final_Top_Level_15
TRACE::2023-12-06.07:57:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.07:57:43::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.07:57:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.07:57:43::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:00::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.08:21:00::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.08:21:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.08:21:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.08:21:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.08:21:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.08:21:00::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.08:21:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.08:21:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.08:21:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.08:21:00::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.08:21:04::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.08:21:04::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.08:21:04::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:04::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.08:21:04::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.08:21:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:04::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:04::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:04::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:04::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:04::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:04::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:04::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.08:21:05::SCWPlatform::Opened new HwDB with name Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.08:21:05::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.08:21:05::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.08:21:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:05::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.08:21:05::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:05::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:05::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:05::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.08:21:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.08:21:05::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:05::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.08:21:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.08:21:05::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.08:21:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.08:21:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.08:21:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-06.08:21:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:05::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:21:05::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:05::SCWReader::No isolation master present  
TRACE::2023-12-06.08:21:06::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:06::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:06::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.08:21:06::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:07::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.08:21:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-06.08:21:07::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-06.08:21:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_16
TRACE::2023-12-06.08:21:07::SCWPlatform::Opened existing hwdb Final_Top_Level_16
TRACE::2023-12-06.08:21:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:07::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:21:07::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.08:21:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:07::SCWPlatform::update - Opened existing hwdb Final_Top_Level_17
TRACE::2023-12-06.08:21:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:07::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.08:21:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.08:21:07::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.08:21:07::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.08:21:07::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.08:21:07::SCWPlatform::Opened new HwDB with name Final_Top_Level_18
TRACE::2023-12-06.08:21:07::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.08:21:07::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:07::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.08:21:07::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:07::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:07::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.08:21:07::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.08:21:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:07::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:21:07::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:07::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.08:21:22::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.08:21:22::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.08:21:22::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.08:21:22::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.08:21:22::SCWSystem::Not a boot domain 
LOG::2023-12-06.08:21:22::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.08:21:22::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.08:21:22::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.08:21:22::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.08:21:22::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:22::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:22::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:22::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:22::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:22::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.08:21:22::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.08:21:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:22::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:21:22::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:22::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.08:21:22::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:22::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.08:21:23::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.08:21:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.08:21:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.08:21:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.08:21:24::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.08:21:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.08:21:24::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.08:21:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.08:21:24::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.08:21:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.08:21:24::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.08:21:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.08:21:24::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.08:21:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.08:21:24::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.08:21:24::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.08:21:24::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.08:21:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.08:21:24::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.08:21:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.08:21:24::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.08:21:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.08:21:24::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.08:21:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.08:21:24::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.08:21:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.08:21:24::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.08:21:24::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.08:21:24::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.08:21:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.08:21:24::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.08:21:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.08:21:24::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.08:21:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.08:21:24::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.08:21:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.08:21:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.08:21:24::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:21:25::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.08:21:25::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.08:21:25::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.08:21:25::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.08:21:25::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.08:21:25::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.08:21:25::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.08:21:25::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.08:21:25::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.08:21:25::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.08:21:25::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.08:21:25::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.08:21:25::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.08:21:25::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.08:21:25::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.08:21:25::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.08:21:25::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.08:21:25::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.08:21:25::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.08:21:25::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.08:21:25::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.08:21:25::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.08:21:25::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.08:21:25::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.08:21:25::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.08:21:25::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.08:21:25::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.08:21:25::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.08:21:25::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.08:21:25::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.08:21:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.08:21:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.08:21:25::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.08:21:25::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.08:21:25::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.08:21:25::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.08:21:25::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.08:21:25::SCWSystem::dir created 
TRACE::2023-12-06.08:21:25::SCWSystem::Writing the bif 
TRACE::2023-12-06.08:21:25::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.08:21:25::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.08:21:25::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.08:21:25::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.08:21:25::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:25::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.08:21:25::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:25::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:25::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.08:21:25::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.08:21:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:25::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:21:25::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:25::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.08:21:25::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.08:21:26::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:26::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:26::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:26::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:21:26::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:21:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:21:26::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_18
TRACE::2023-12-06.08:21:26::SCWPlatform::Opened existing hwdb Final_Top_Level_18
TRACE::2023-12-06.08:21:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:21:26::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:21:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:21:26::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:27::SCWMssOS::cleaning the bsp 
TRACE::2023-12-06.08:36:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-12-06.08:36:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-12-06.08:36:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-12-06.08:36:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-12-06.08:36:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-12-06.08:36:28::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-12-06.08:36:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-12-06.08:36:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-12-06.08:36:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-12-06.08:36:28::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2023-12-06.08:36:35::SCWPlatform::Clearing the existing platform
TRACE::2023-12-06.08:36:35::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-06.08:36:35::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:35::SCWSystem::Clearing the domains completed.
TRACE::2023-12-06.08:36:35::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:35::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.08:36:35::SCWPlatform::Opened new HwDB with name Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-12-06.08:36:35::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-12-06.08:36:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-06.08:36:35::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:35::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:35::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:35::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.08:36:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-06.08:36:35::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:35::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.08:36:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.08:36:35::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.08:36:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-06.08:36:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.08:36:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:36:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:35::SCWReader::No isolation master present  
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.08:36:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.08:36:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.08:36:37::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.08:36:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_20
TRACE::2023-12-06.08:36:37::SCWPlatform::Opened existing hwdb Final_Top_Level_20
TRACE::2023-12-06.08:36:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:36:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-12-06.08:36:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:37::SCWPlatform::update - Opened existing hwdb Final_Top_Level_21
TRACE::2023-12-06.08:36:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:37::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-06.08:36:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-06.08:36:37::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.08:36:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-12-06.08:36:37::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-06.08:36:37::SCWPlatform::Opened new HwDB with name Final_Top_Level_22
TRACE::2023-12-06.08:36:37::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.08:36:37::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:37::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.08:36:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_22
TRACE::2023-12-06.08:36:37::SCWPlatform::Opened existing hwdb Final_Top_Level_22
TRACE::2023-12-06.08:36:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:36:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:37::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c91",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-06.08:36:50::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-12-06.08:36:50::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-06.08:36:50::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-12-06.08:36:50::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-12-06.08:36:50::SCWSystem::Not a boot domain 
LOG::2023-12-06.08:36:50::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-12-06.08:36:50::SCWDomain::Generating domain artifcats
TRACE::2023-12-06.08:36:50::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-06.08:36:50::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-06.08:36:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_22
TRACE::2023-12-06.08:36:50::SCWPlatform::Opened existing hwdb Final_Top_Level_22
TRACE::2023-12-06.08:36:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:36:50::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:50::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-12-06.08:36:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:51::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-06.08:36:52::SCWMssOS::doing bsp build ... 
TRACE::2023-12-06.08:36:52::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-12-06.08:36:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-06.08:36:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-06.08:36:52::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.08:36:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.08:36:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.08:36:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.08:36:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.08:36:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.08:36:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.08:36:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.08:36:52::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.08:36:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.08:36:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-06.08:36:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-12-06.08:36:52::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.08:36:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.08:36:52::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-06.08:36:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-12-06.08:36:52::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.08:36:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.08:36:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.08:36:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.08:36:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.08:36:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.08:36:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-06.08:36:52::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-12-06.08:36:52::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-06.08:36:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-12-06.08:36:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-06.08:36:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-12-06.08:36:52::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-12-06.08:36:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-06.08:36:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-12-06.08:36:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-12-06.08:36:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-06.08:36:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-12-06.08:36:53::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-06.08:36:53::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-06.08:36:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-06.08:36:53::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-06.08:36:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-06.08:36:53::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-06.08:36:53::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-06.08:36:53::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-06.08:36:53::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-06.08:36:53::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-06.08:36:53::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-06.08:36:53::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-06.08:36:53::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-06.08:36:53::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-06.08:36:53::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-06.08:36:53::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-06.08:36:53::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-06.08:36:53::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-06.08:36:53::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-06.08:36:53::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-06.08:36:53::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-06.08:36:53::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-12-06.08:36:53::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-12-06.08:36:53::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-12-06.08:36:53::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-12-06.08:36:53::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-12-06.08:36:53::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-12-06.08:36:53::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-12-06.08:36:53::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-12-06.08:36:53::SCWMssOS::xuartlite_stats.o

TRACE::2023-12-06.08:36:53::SCWMssOS::'Finished building libraries'

TRACE::2023-12-06.08:36:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-06.08:36:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-06.08:36:54::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-12-06.08:36:54::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-12-06.08:36:54::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-12-06.08:36:54::SCWPlatform::Started preparing the platform 
TRACE::2023-12-06.08:36:54::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-12-06.08:36:54::SCWSystem::dir created 
TRACE::2023-12-06.08:36:54::SCWSystem::Writing the bif 
TRACE::2023-12-06.08:36:54::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-06.08:36:54::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-06.08:36:54::SCWPlatform::Completed generating the platform
TRACE::2023-12-06.08:36:54::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-06.08:36:54::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:54::SCWMssOS::Commit changes completed.
TRACE::2023-12-06.08:36:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_22
TRACE::2023-12-06.08:36:54::SCWPlatform::Opened existing hwdb Final_Top_Level_22
TRACE::2023-12-06.08:36:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:54::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:36:54::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:54::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"3b6206082dac5434e8e02e9c1610c5c9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-06.08:36:54::SCWPlatform::updated the xpfm file.
TRACE::2023-12-06.08:36:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-12-06.08:36:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-12-06.08:36:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-06.08:36:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_22
TRACE::2023-12-06.08:36:54::SCWPlatform::Opened existing hwdb Final_Top_Level_22
TRACE::2023-12-06.08:36:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-06.08:36:54::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-12-06.08:36:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-06.08:36:54::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
