INFO-FLOW: Workspace C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1 opened at Sat Dec 24 04:24:09 +0100 2022
Execute     ap_set_clock -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.567 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.118 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.703 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=120 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=120
Execute     config_compile -name_max_length=120 
INFO: [XFORM 203-1161] The maximum of name length is set to 120.
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=100 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100
Execute     config_export -vivado_clock=100 
Command   open_solution done; 0.85 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 120.
Command   set_part done; 0.128 sec.
Execute   create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
Execute     ap_set_clock -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute   config_compile -name_max_length 120 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 120 
INFO: [XFORM 203-1161] The maximum of name length is set to 120.
Execute   config_cosim -rtl vhdl 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl 
Execute   config_export -format ip_catalog -rtl vhdl -vivado_clock 100 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl vhdl -vivado_clock 100 
Execute   source ./SVM_speech_30/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SVM_speech_30/solution1/directives.tcl
Execute     set_directive_interface -mode s_axilite svm_speech_30 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite svm_speech_30 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in2 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in6 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in6 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in8 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in8 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in7 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in7 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in5 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in5 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in1 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in4 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in4 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in3 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in3 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in11 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in11 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in10 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in10 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in12 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in12 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in13 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in13 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in15 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in15 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in16 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in16 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in9 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in9 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in14 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in14 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in21 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in21 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in19 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in19 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in17 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in17 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in24 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in24 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in20 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in20 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in18 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in18 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in22 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in22 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in23 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in23 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in28 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in28 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in29 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in29 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in31 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in31 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in26 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in26 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in32 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in32 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in30 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in30 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in27 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in27 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in25 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in25 
Command   ap_source done; 0.205 sec.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'svm_speech_30_rtw.mk'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'svm_speech_30_rtw.bat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'rtw_proj.tmw'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'gcGuiReport.mat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'compileInfo.mat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'codertarget_assembly_flags.mk'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'codedescriptor.dmr'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'codeInfo.mat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'buildInfo.mat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file '_clang-format'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.152 seconds; current allocated memory: 90.543 MB.
INFO: [HLS 200-10] Analyzing design file '../C_for_HLS/svm_speech_30_terminate.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../C_for_HLS/svm_speech_30_terminate.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang ../C_for_HLS/svm_speech_30_terminate.c -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.c.clang.err.log 
Command       ap_eval done; 0.4 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top svm_speech_30 -name=svm_speech_30 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.282 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.pp.0.c.clang.err.log 
Command       ap_eval done; 0.255 sec.
INFO: [HLS 200-10] Analyzing design file '../C_for_HLS/svm_speech_30_initialize.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../C_for_HLS/svm_speech_30_initialize.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang ../C_for_HLS/svm_speech_30_initialize.c -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.c.clang.err.log 
Command       ap_eval done; 0.231 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top svm_speech_30 -name=svm_speech_30 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.234 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.pp.0.c.clang.err.log 
Command       ap_eval done; 0.243 sec.
INFO: [HLS 200-10] Analyzing design file '../C_for_HLS/svm_speech_30_data.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../C_for_HLS/svm_speech_30_data.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang ../C_for_HLS/svm_speech_30_data.c -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.c.clang.err.log 
Command       ap_eval done; 0.271 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top svm_speech_30 -name=svm_speech_30 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.249 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.pp.0.c.clang.err.log 
Command       ap_eval done; 0.228 sec.
INFO: [HLS 200-10] Analyzing design file '../C_for_HLS/svm_speech_30.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../C_for_HLS/svm_speech_30.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang ../C_for_HLS/svm_speech_30.c -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.c.clang.err.log 
Command       ap_eval done; 0.228 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top svm_speech_30 -name=svm_speech_30 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.229 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.pp.0.c.clang.err.log 
Command       ap_eval done; 0.265 sec.
INFO: [HLS 200-10] Analyzing design file '../C_for_HLS/rt_nonfinite.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../C_for_HLS/rt_nonfinite.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang ../C_for_HLS/rt_nonfinite.c -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.c.clang.err.log 
Command       ap_eval done; 0.276 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top svm_speech_30 -name=svm_speech_30 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.233 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.pp.0.c.clang.err.log 
Command       ap_eval done; 0.257 sec.
INFO: [HLS 200-10] Analyzing design file '../C_for_HLS/rtGetNaN.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../C_for_HLS/rtGetNaN.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang ../C_for_HLS/rtGetNaN.c -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.c.clang.err.log 
Command       ap_eval done; 0.228 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top svm_speech_30 -name=svm_speech_30 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.218 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.pp.0.c.clang.err.log 
Command       ap_eval done; 0.238 sec.
INFO: [HLS 200-10] Analyzing design file '../C_for_HLS/rtGetInf.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../C_for_HLS/rtGetInf.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang ../C_for_HLS/rtGetInf.c -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.c.clang.err.log 
Command       ap_eval done; 0.231 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top svm_speech_30 -name=svm_speech_30 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.226 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.pp.0.c.clang.err.log 
Command       ap_eval done; 0.232 sec.
INFO: [HLS 200-10] Analyzing design file '../C_for_HLS/CompactClassificationECOC.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../C_for_HLS/CompactClassificationECOC.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang ../C_for_HLS/CompactClassificationECOC.c -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.c.clang.err.log 
Command       ap_eval done; 0.241 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top svm_speech_30 -name=svm_speech_30 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.238 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.pp.0.c.clang.err.log 
Command       ap_eval done; 0.268 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.736 seconds; current allocated memory: 94.852 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.g.bc" "C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.g.bc" "C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.g.bc" "C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.g.bc" "C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.g.bc" "C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.g.bc" "C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.g.bc" "C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_terminate.g.bc C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_initialize.g.bc C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_data.g.bc C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.g.bc C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rt_nonfinite.g.bc C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetNaN.g.bc C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtGetInf.g.bc C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/CompactClassificationECOC.g.bc -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.101 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.105 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.923 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.925 sec.
Execute       run_link_or_opt -opt -out C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm_speech_30 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=svm_speech_30 -reflow-float-conversion -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.134 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.139 sec.
Execute       run_link_or_opt -out C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.149 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.151 sec.
Execute       run_link_or_opt -opt -out C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm_speech_30 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=svm_speech_30 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.127 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.131 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=svm_speech_30 -mllvm -hls-db-dir -mllvm C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=100 -x ir C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.788 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long long)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:219:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_uint<64>::ap_uint(unsigned long long)'
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:845:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:845:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi52ELb0EEC2EDq52_j' into 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into '__isnan' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\isnandouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function '__isnan' into 'rtIsNaNF' (../C_for_HLS/rt_nonfinite.c:71:0)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.751 seconds; current allocated memory: 96.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 96.477 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top svm_speech_30 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.0.bc -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 124.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.1.bc -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.294 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.108 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 144.969 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.g.1.bc to C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.o.1.bc -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'svm_speech_30' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'svm_speech_30' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'svm_speech_30' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'svm_speech_30' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'svm_speech_30' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'svm_speech_30' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'svm_speech_30' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'svm_speech_30' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'svm_speech_30' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'svm_speech_30' automatically.
INFO: [XFORM 203-102] Partitioning array 'b_in1' (../C_for_HLS/svm_speech_30.c:193) automatically.
Command         transform done; 0.987 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../C_for_HLS/CompactClassificationECOC.c:1496:7) to (../C_for_HLS/CompactClassificationECOC.c:1669:3) in function 'c_CompactClassificationECOC_pre.1'... converting 9 basic blocks.
Command         transform done; 0.309 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.303 seconds; current allocated memory: 185.688 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.o.2.bc -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:199:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:201:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:202:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:203:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:204:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:205:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:206:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:207:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:213:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:215:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:216:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:217:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:218:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:219:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:220:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:221:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:227:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:229:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:230:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:231:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:232:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:233:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:234:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:235:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:241:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:243:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:244:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:245:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:246:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:247:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:248:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:249:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:255:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:257:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:258:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:259:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:260:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:261:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:262:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:263:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:269:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:271:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:272:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:273:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:274:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:275:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:276:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:277:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:283:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:285:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:286:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:287:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:288:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:289:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:290:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:291:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:297:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:299:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:300:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:301:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:302:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:303:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:304:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:311:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:313:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:314:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:315:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:316:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:317:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:318:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:319:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:325:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' 
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:327:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:328:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:329:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:330:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:331:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:332:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Mdl_BinaryLearners' (../C_for_HLS/svm_speech_30.c:333:33)
INFO: [HLS 200-472] Inferring partial write operation for 'negloss' (../C_for_HLS/CompactClassificationECOC.c:1497:14)
INFO: [HLS 200-472] Inferring partial write operation for 'negloss' (../C_for_HLS/CompactClassificationECOC.c:1500:14)
INFO: [HLS 200-472] Inferring partial write operation for 'negloss' (../C_for_HLS/CompactClassificationECOC.c:1503:14)
INFO: [HLS 200-472] Inferring partial write operation for 'negloss' (../C_for_HLS/CompactClassificationECOC.c:1506:14)
INFO: [HLS 200-472] Inferring partial write operation for 'negloss' (../C_for_HLS/CompactClassificationECOC.c:1509:14)
Command         transform done; 1.45 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.454 seconds; current allocated memory: 306.387 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.59 sec.
Command     elaborate done; 20.239 sec.
Execute     ap_eval exec zip -j C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.117 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'svm_speech_30' ...
Execute       ap_set_top_model svm_speech_30 
WARNING: [SYN 201-103] Legalizing function name 'c_CompactClassificationECOC_pre.1' to 'c_CompactClassificationECOC_pre_1'.
Execute       get_model_list svm_speech_30 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model svm_speech_30 
Execute       preproc_iomode -model c_CompactClassificationECOC_pre.1 
Execute       preproc_iomode -model rtIsNaNF 
Execute       preproc_iomode -model svm_speech_30_Pipeline_10 
Execute       preproc_iomode -model svm_speech_30_Pipeline_9 
Execute       preproc_iomode -model svm_speech_30_Pipeline_8 
Execute       preproc_iomode -model svm_speech_30_Pipeline_7 
Execute       preproc_iomode -model svm_speech_30_Pipeline_6 
Execute       preproc_iomode -model svm_speech_30_Pipeline_5 
Execute       preproc_iomode -model svm_speech_30_Pipeline_4 
Execute       preproc_iomode -model svm_speech_30_Pipeline_3 
Execute       preproc_iomode -model svm_speech_30_Pipeline_2 
Execute       preproc_iomode -model svm_speech_30_Pipeline_1 
Execute       get_model_list svm_speech_30 -filter all-wo-channel 
INFO-FLOW: Model list for configure: svm_speech_30_Pipeline_1 svm_speech_30_Pipeline_2 svm_speech_30_Pipeline_3 svm_speech_30_Pipeline_4 svm_speech_30_Pipeline_5 svm_speech_30_Pipeline_6 svm_speech_30_Pipeline_7 svm_speech_30_Pipeline_8 svm_speech_30_Pipeline_9 svm_speech_30_Pipeline_10 rtIsNaNF c_CompactClassificationECOC_pre.1 svm_speech_30
INFO-FLOW: Configuring Module : svm_speech_30_Pipeline_1 ...
Execute       set_default_model svm_speech_30_Pipeline_1 
Execute       apply_spec_resource_limit svm_speech_30_Pipeline_1 
INFO-FLOW: Configuring Module : svm_speech_30_Pipeline_2 ...
Execute       set_default_model svm_speech_30_Pipeline_2 
Execute       apply_spec_resource_limit svm_speech_30_Pipeline_2 
INFO-FLOW: Configuring Module : svm_speech_30_Pipeline_3 ...
Execute       set_default_model svm_speech_30_Pipeline_3 
Execute       apply_spec_resource_limit svm_speech_30_Pipeline_3 
INFO-FLOW: Configuring Module : svm_speech_30_Pipeline_4 ...
Execute       set_default_model svm_speech_30_Pipeline_4 
Execute       apply_spec_resource_limit svm_speech_30_Pipeline_4 
INFO-FLOW: Configuring Module : svm_speech_30_Pipeline_5 ...
Execute       set_default_model svm_speech_30_Pipeline_5 
Execute       apply_spec_resource_limit svm_speech_30_Pipeline_5 
INFO-FLOW: Configuring Module : svm_speech_30_Pipeline_6 ...
Execute       set_default_model svm_speech_30_Pipeline_6 
Execute       apply_spec_resource_limit svm_speech_30_Pipeline_6 
INFO-FLOW: Configuring Module : svm_speech_30_Pipeline_7 ...
Execute       set_default_model svm_speech_30_Pipeline_7 
Execute       apply_spec_resource_limit svm_speech_30_Pipeline_7 
INFO-FLOW: Configuring Module : svm_speech_30_Pipeline_8 ...
Execute       set_default_model svm_speech_30_Pipeline_8 
Execute       apply_spec_resource_limit svm_speech_30_Pipeline_8 
INFO-FLOW: Configuring Module : svm_speech_30_Pipeline_9 ...
Execute       set_default_model svm_speech_30_Pipeline_9 
Execute       apply_spec_resource_limit svm_speech_30_Pipeline_9 
INFO-FLOW: Configuring Module : svm_speech_30_Pipeline_10 ...
Execute       set_default_model svm_speech_30_Pipeline_10 
Execute       apply_spec_resource_limit svm_speech_30_Pipeline_10 
INFO-FLOW: Configuring Module : rtIsNaNF ...
Execute       set_default_model rtIsNaNF 
Execute       apply_spec_resource_limit rtIsNaNF 
INFO-FLOW: Configuring Module : c_CompactClassificationECOC_pre.1 ...
Execute       set_default_model c_CompactClassificationECOC_pre.1 
Execute       apply_spec_resource_limit c_CompactClassificationECOC_pre.1 
INFO-FLOW: Configuring Module : svm_speech_30 ...
Execute       set_default_model svm_speech_30 
Execute       apply_spec_resource_limit svm_speech_30 
INFO-FLOW: Model list for preprocess: svm_speech_30_Pipeline_1 svm_speech_30_Pipeline_2 svm_speech_30_Pipeline_3 svm_speech_30_Pipeline_4 svm_speech_30_Pipeline_5 svm_speech_30_Pipeline_6 svm_speech_30_Pipeline_7 svm_speech_30_Pipeline_8 svm_speech_30_Pipeline_9 svm_speech_30_Pipeline_10 rtIsNaNF c_CompactClassificationECOC_pre.1 svm_speech_30
INFO-FLOW: Preprocessing Module: svm_speech_30_Pipeline_1 ...
Execute       set_default_model svm_speech_30_Pipeline_1 
Execute       cdfg_preprocess -model svm_speech_30_Pipeline_1 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_1 
INFO-FLOW: Preprocessing Module: svm_speech_30_Pipeline_2 ...
Execute       set_default_model svm_speech_30_Pipeline_2 
Execute       cdfg_preprocess -model svm_speech_30_Pipeline_2 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_2 
INFO-FLOW: Preprocessing Module: svm_speech_30_Pipeline_3 ...
Execute       set_default_model svm_speech_30_Pipeline_3 
Execute       cdfg_preprocess -model svm_speech_30_Pipeline_3 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_3 
INFO-FLOW: Preprocessing Module: svm_speech_30_Pipeline_4 ...
Execute       set_default_model svm_speech_30_Pipeline_4 
Execute       cdfg_preprocess -model svm_speech_30_Pipeline_4 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_4 
INFO-FLOW: Preprocessing Module: svm_speech_30_Pipeline_5 ...
Execute       set_default_model svm_speech_30_Pipeline_5 
Execute       cdfg_preprocess -model svm_speech_30_Pipeline_5 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_5 
INFO-FLOW: Preprocessing Module: svm_speech_30_Pipeline_6 ...
Execute       set_default_model svm_speech_30_Pipeline_6 
Execute       cdfg_preprocess -model svm_speech_30_Pipeline_6 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_6 
INFO-FLOW: Preprocessing Module: svm_speech_30_Pipeline_7 ...
Execute       set_default_model svm_speech_30_Pipeline_7 
Execute       cdfg_preprocess -model svm_speech_30_Pipeline_7 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_7 
INFO-FLOW: Preprocessing Module: svm_speech_30_Pipeline_8 ...
Execute       set_default_model svm_speech_30_Pipeline_8 
Execute       cdfg_preprocess -model svm_speech_30_Pipeline_8 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_8 
INFO-FLOW: Preprocessing Module: svm_speech_30_Pipeline_9 ...
Execute       set_default_model svm_speech_30_Pipeline_9 
Execute       cdfg_preprocess -model svm_speech_30_Pipeline_9 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_9 
INFO-FLOW: Preprocessing Module: svm_speech_30_Pipeline_10 ...
Execute       set_default_model svm_speech_30_Pipeline_10 
Execute       cdfg_preprocess -model svm_speech_30_Pipeline_10 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_10 
INFO-FLOW: Preprocessing Module: rtIsNaNF ...
Execute       set_default_model rtIsNaNF 
Execute       cdfg_preprocess -model rtIsNaNF 
Execute       rtl_gen_preprocess rtIsNaNF 
INFO-FLOW: Preprocessing Module: c_CompactClassificationECOC_pre.1 ...
Execute       set_default_model c_CompactClassificationECOC_pre.1 
Execute       cdfg_preprocess -model c_CompactClassificationECOC_pre.1 
Execute       rtl_gen_preprocess c_CompactClassificationECOC_pre.1 
INFO-FLOW: Preprocessing Module: svm_speech_30 ...
Execute       set_default_model svm_speech_30 
Execute       cdfg_preprocess -model svm_speech_30 
Execute       rtl_gen_preprocess svm_speech_30 
INFO-FLOW: Model list for synthesis: svm_speech_30_Pipeline_1 svm_speech_30_Pipeline_2 svm_speech_30_Pipeline_3 svm_speech_30_Pipeline_4 svm_speech_30_Pipeline_5 svm_speech_30_Pipeline_6 svm_speech_30_Pipeline_7 svm_speech_30_Pipeline_8 svm_speech_30_Pipeline_9 svm_speech_30_Pipeline_10 rtIsNaNF c_CompactClassificationECOC_pre.1 svm_speech_30
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30_Pipeline_1 
Execute       schedule -model svm_speech_30_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 311.945 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30_Pipeline_1.
Execute       set_default_model svm_speech_30_Pipeline_1 
Execute       bind -model svm_speech_30_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 313.137 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30_Pipeline_2 
Execute       schedule -model svm_speech_30_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 313.324 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30_Pipeline_2.
Execute       set_default_model svm_speech_30_Pipeline_2 
Execute       bind -model svm_speech_30_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 313.332 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30_Pipeline_3 
Execute       schedule -model svm_speech_30_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 313.508 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30_Pipeline_3.
Execute       set_default_model svm_speech_30_Pipeline_3 
Execute       bind -model svm_speech_30_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 313.508 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30_Pipeline_4 
Execute       schedule -model svm_speech_30_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 313.742 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30_Pipeline_4.
Execute       set_default_model svm_speech_30_Pipeline_4 
Execute       bind -model svm_speech_30_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.05 seconds; current allocated memory: 313.777 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30_Pipeline_5 
Execute       schedule -model svm_speech_30_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 314.086 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30_Pipeline_5.
Execute       set_default_model svm_speech_30_Pipeline_5 
Execute       bind -model svm_speech_30_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 314.090 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30_Pipeline_6 
Execute       schedule -model svm_speech_30_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 314.289 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30_Pipeline_6.
Execute       set_default_model svm_speech_30_Pipeline_6 
Execute       bind -model svm_speech_30_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 314.305 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30_Pipeline_7 
Execute       schedule -model svm_speech_30_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 314.621 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30_Pipeline_7.
Execute       set_default_model svm_speech_30_Pipeline_7 
Execute       bind -model svm_speech_30_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 314.621 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30_Pipeline_8 
Execute       schedule -model svm_speech_30_Pipeline_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 314.914 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30_Pipeline_8.
Execute       set_default_model svm_speech_30_Pipeline_8 
Execute       bind -model svm_speech_30_Pipeline_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 314.914 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30_Pipeline_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30_Pipeline_9 
Execute       schedule -model svm_speech_30_Pipeline_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 315.164 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30_Pipeline_9.
Execute       set_default_model svm_speech_30_Pipeline_9 
Execute       bind -model svm_speech_30_Pipeline_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 315.223 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30_Pipeline_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30_Pipeline_10 
Execute       schedule -model svm_speech_30_Pipeline_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 315.473 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30_Pipeline_10.
Execute       set_default_model svm_speech_30_Pipeline_10 
Execute       bind -model svm_speech_30_Pipeline_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 315.477 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30_Pipeline_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtIsNaNF' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rtIsNaNF 
Execute       schedule -model rtIsNaNF 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 315.523 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.sched.adb -f 
INFO-FLOW: Finish scheduling rtIsNaNF.
Execute       set_default_model rtIsNaNF 
Execute       bind -model rtIsNaNF 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 315.566 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.bind.adb -f 
INFO-FLOW: Finish binding rtIsNaNF.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_CompactClassificationECOC_pre_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model c_CompactClassificationECOC_pre.1 
Execute       schedule -model c_CompactClassificationECOC_pre.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.237 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.277 seconds; current allocated memory: 346.359 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 3.63 sec.
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.sched.adb -f 
Command       db_write done; 0.521 sec.
INFO-FLOW: Finish scheduling c_CompactClassificationECOC_pre.1.
Execute       set_default_model c_CompactClassificationECOC_pre.1 
Execute       bind -model c_CompactClassificationECOC_pre.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.543 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.696 seconds; current allocated memory: 346.359 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 4.797 sec.
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.bind.adb -f 
Command       db_write done; 0.636 sec.
INFO-FLOW: Finish binding c_CompactClassificationECOC_pre.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_speech_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model svm_speech_30 
Execute       schedule -model svm_speech_30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.339 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.793 seconds; current allocated memory: 346.359 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.295 sec.
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.sched.adb -f 
INFO-FLOW: Finish scheduling svm_speech_30.
Execute       set_default_model svm_speech_30 
Execute       bind -model svm_speech_30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.762 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 346.359 MB.
Execute       syn_report -verbosereport -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.701 sec.
Execute       db_write -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.bind.adb -f 
INFO-FLOW: Finish binding svm_speech_30.
Execute       get_model_list svm_speech_30 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_1 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_2 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_3 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_4 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_5 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_6 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_7 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_8 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_9 
Execute       rtl_gen_preprocess svm_speech_30_Pipeline_10 
Execute       rtl_gen_preprocess rtIsNaNF 
Execute       rtl_gen_preprocess c_CompactClassificationECOC_pre.1 
Execute       rtl_gen_preprocess svm_speech_30 
INFO-FLOW: Model list for RTL generation: svm_speech_30_Pipeline_1 svm_speech_30_Pipeline_2 svm_speech_30_Pipeline_3 svm_speech_30_Pipeline_4 svm_speech_30_Pipeline_5 svm_speech_30_Pipeline_6 svm_speech_30_Pipeline_7 svm_speech_30_Pipeline_8 svm_speech_30_Pipeline_9 svm_speech_30_Pipeline_10 rtIsNaNF c_CompactClassificationECOC_pre.1 svm_speech_30
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30_Pipeline_1 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_speech_30_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30_Pipeline_1'.
INFO: [RTMG 210-279] Implementing memory 'svm_speech_30_svm_speech_30_Pipeline_1_dv_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.864 seconds; current allocated memory: 347.359 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_svm_speech_30_Pipeline_1 
Execute       gen_rtl svm_speech_30_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_svm_speech_30_Pipeline_1 
Execute       syn_report -csynth -model svm_speech_30_Pipeline_1 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30_Pipeline_1 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30_Pipeline_1 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model svm_speech_30_Pipeline_1 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.adb 
Execute       db_write -model svm_speech_30_Pipeline_1 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30_Pipeline_1 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30_Pipeline_2 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_speech_30_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30_Pipeline_2'.
INFO: [RTMG 210-279] Implementing memory 'svm_speech_30_svm_speech_30_Pipeline_2_dv1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 348.176 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_svm_speech_30_Pipeline_2 
Execute       gen_rtl svm_speech_30_Pipeline_2 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_svm_speech_30_Pipeline_2 
Execute       syn_report -csynth -model svm_speech_30_Pipeline_2 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30_Pipeline_2 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_2_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30_Pipeline_2 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model svm_speech_30_Pipeline_2 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.adb 
Execute       db_write -model svm_speech_30_Pipeline_2 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30_Pipeline_2 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30_Pipeline_3 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_speech_30_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30_Pipeline_3'.
INFO: [RTMG 210-279] Implementing memory 'svm_speech_30_svm_speech_30_Pipeline_3_dv2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 348.227 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30_Pipeline_3 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_svm_speech_30_Pipeline_3 
Execute       gen_rtl svm_speech_30_Pipeline_3 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_svm_speech_30_Pipeline_3 
Execute       syn_report -csynth -model svm_speech_30_Pipeline_3 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30_Pipeline_3 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_3_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30_Pipeline_3 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model svm_speech_30_Pipeline_3 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.adb 
Execute       db_write -model svm_speech_30_Pipeline_3 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30_Pipeline_3 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30_Pipeline_4 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_speech_30_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30_Pipeline_4'.
INFO: [RTMG 210-279] Implementing memory 'svm_speech_30_svm_speech_30_Pipeline_4_dv3_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 348.477 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30_Pipeline_4 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_svm_speech_30_Pipeline_4 
Execute       gen_rtl svm_speech_30_Pipeline_4 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_svm_speech_30_Pipeline_4 
Execute       syn_report -csynth -model svm_speech_30_Pipeline_4 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30_Pipeline_4 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_4_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30_Pipeline_4 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model svm_speech_30_Pipeline_4 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.adb 
Execute       db_write -model svm_speech_30_Pipeline_4 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30_Pipeline_4 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30_Pipeline_5 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_speech_30_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30_Pipeline_5'.
INFO: [RTMG 210-279] Implementing memory 'svm_speech_30_svm_speech_30_Pipeline_5_dv4_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 348.477 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30_Pipeline_5 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_svm_speech_30_Pipeline_5 
Execute       gen_rtl svm_speech_30_Pipeline_5 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_svm_speech_30_Pipeline_5 
Execute       syn_report -csynth -model svm_speech_30_Pipeline_5 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30_Pipeline_5 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_5_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30_Pipeline_5 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model svm_speech_30_Pipeline_5 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.adb 
Execute       db_write -model svm_speech_30_Pipeline_5 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30_Pipeline_5 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30_Pipeline_6 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_speech_30_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30_Pipeline_6'.
INFO: [RTMG 210-279] Implementing memory 'svm_speech_30_svm_speech_30_Pipeline_6_dv5_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 349.012 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30_Pipeline_6 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_svm_speech_30_Pipeline_6 
Execute       gen_rtl svm_speech_30_Pipeline_6 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_svm_speech_30_Pipeline_6 
Execute       syn_report -csynth -model svm_speech_30_Pipeline_6 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30_Pipeline_6 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_6_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30_Pipeline_6 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model svm_speech_30_Pipeline_6 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.adb 
Execute       db_write -model svm_speech_30_Pipeline_6 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30_Pipeline_6 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30_Pipeline_7 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_speech_30_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30_Pipeline_7'.
INFO: [RTMG 210-279] Implementing memory 'svm_speech_30_svm_speech_30_Pipeline_7_dv6_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 349.441 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30_Pipeline_7 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_svm_speech_30_Pipeline_7 
Execute       gen_rtl svm_speech_30_Pipeline_7 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_svm_speech_30_Pipeline_7 
Execute       syn_report -csynth -model svm_speech_30_Pipeline_7 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30_Pipeline_7 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_7_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30_Pipeline_7 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model svm_speech_30_Pipeline_7 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.adb 
Execute       db_write -model svm_speech_30_Pipeline_7 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30_Pipeline_7 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30_Pipeline_8 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_speech_30_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30_Pipeline_8'.
INFO: [RTMG 210-279] Implementing memory 'svm_speech_30_svm_speech_30_Pipeline_8_dv7_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 350.199 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30_Pipeline_8 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_svm_speech_30_Pipeline_8 
Execute       gen_rtl svm_speech_30_Pipeline_8 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_svm_speech_30_Pipeline_8 
Execute       syn_report -csynth -model svm_speech_30_Pipeline_8 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30_Pipeline_8 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_8_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30_Pipeline_8 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model svm_speech_30_Pipeline_8 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.adb 
Execute       db_write -model svm_speech_30_Pipeline_8 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30_Pipeline_8 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30_Pipeline_9 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_speech_30_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30_Pipeline_9'.
INFO: [RTMG 210-279] Implementing memory 'svm_speech_30_svm_speech_30_Pipeline_9_dv8_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 351.012 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30_Pipeline_9 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_svm_speech_30_Pipeline_9 
Execute       gen_rtl svm_speech_30_Pipeline_9 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_svm_speech_30_Pipeline_9 
Execute       syn_report -csynth -model svm_speech_30_Pipeline_9 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30_Pipeline_9 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_9_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30_Pipeline_9 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model svm_speech_30_Pipeline_9 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.adb 
Execute       db_write -model svm_speech_30_Pipeline_9 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30_Pipeline_9 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30_Pipeline_10 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_speech_30_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30_Pipeline_10'.
INFO: [RTMG 210-279] Implementing memory 'svm_speech_30_svm_speech_30_Pipeline_10_dv9_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 351.543 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30_Pipeline_10 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_svm_speech_30_Pipeline_10 
Execute       gen_rtl svm_speech_30_Pipeline_10 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_svm_speech_30_Pipeline_10 
Execute       syn_report -csynth -model svm_speech_30_Pipeline_10 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30_Pipeline_10 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_Pipeline_10_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30_Pipeline_10 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model svm_speech_30_Pipeline_10 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.adb 
Execute       db_write -model svm_speech_30_Pipeline_10 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30_Pipeline_10 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtIsNaNF' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rtIsNaNF -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtIsNaNF'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 352.375 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl rtIsNaNF -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_rtIsNaNF 
Execute       gen_rtl rtIsNaNF -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_rtIsNaNF 
Execute       syn_report -csynth -model rtIsNaNF -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/rtIsNaNF_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rtIsNaNF -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/rtIsNaNF_csynth.xml 
Execute       syn_report -verbosereport -model rtIsNaNF -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model rtIsNaNF -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.adb 
Execute       db_write -model rtIsNaNF -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rtIsNaNF -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_CompactClassificationECOC_pre_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model c_CompactClassificationECOC_pre.1 -top_prefix svm_speech_30_ -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_3_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_CompactClassificationECOC_pre_1'.
INFO: [RTMG 210-278] Implementing memory 'svm_speech_30_c_CompactClassificationECOC_pre_1_negloss_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.682 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.809 seconds; current allocated memory: 373.629 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl c_CompactClassificationECOC_pre.1 -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30_c_CompactClassificationECOC_pre_1 
Execute       gen_rtl c_CompactClassificationECOC_pre.1 -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30_c_CompactClassificationECOC_pre_1 
Execute       syn_report -csynth -model c_CompactClassificationECOC_pre.1 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/c_CompactClassificationECOC_pre_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.932 sec.
Execute       syn_report -rtlxml -model c_CompactClassificationECOC_pre.1 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/c_CompactClassificationECOC_pre_1_csynth.xml 
Command       syn_report done; 0.453 sec.
Execute       syn_report -verbosereport -model c_CompactClassificationECOC_pre.1 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 5.1 sec.
Execute       db_write -model c_CompactClassificationECOC_pre.1 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.adb 
Command       db_write done; 1.115 sec.
Execute       db_write -model c_CompactClassificationECOC_pre.1 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 2.292 sec.
Execute       gen_tb_info c_CompactClassificationECOC_pre.1 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_speech_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model svm_speech_30 -top_prefix  -sub_prefix svm_speech_30_ -mg_file C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_speech_30/in32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_speech_30' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2', 'in3', 'in4', 'in5', 'in6', 'in7' and 'in8' to AXI-Lite port inputpart1.
INFO: [RTGEN 206-100] Bundling port 'in9', 'in10', 'in11', 'in12', 'in13', 'in14', 'in15' and 'in16' to AXI-Lite port inputpart2.
INFO: [RTGEN 206-100] Bundling port 'in17', 'in18', 'in19', 'in20', 'in21', 'in22', 'in23' and 'in24' to AXI-Lite port inputpart3.
INFO: [RTGEN 206-100] Bundling port 'in25', 'in26', 'in27', 'in28', 'in29', 'in30', 'in31' and 'in32' to AXI-Lite port inputpart4.
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_speech_30'.
INFO: [RTMG 210-278] Implementing memory 'svm_speech_30_Mdl_BinaryLearners_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.548 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 17.77 seconds; current allocated memory: 424.898 MB.
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       gen_rtl svm_speech_30 -istop -style xilinx -f -lang vhdl -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/vhdl/svm_speech_30 
Execute       gen_rtl svm_speech_30 -istop -style xilinx -f -lang vlog -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/verilog/svm_speech_30 
Execute       syn_report -csynth -model svm_speech_30 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model svm_speech_30 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/svm_speech_30_csynth.xml 
Execute       syn_report -verbosereport -model svm_speech_30 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.727 sec.
Execute       db_write -model svm_speech_30 -f -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.adb 
Execute       db_write -model svm_speech_30 -bindview -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info svm_speech_30 -p C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30 
Execute       export_constraint_db -f -tool general -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.constraint.tcl 
Execute       syn_report -designview -model svm_speech_30 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.design.xml 
Command       syn_report done; 0.994 sec.
Execute       syn_report -csynthDesign -model svm_speech_30 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model svm_speech_30 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model svm_speech_30 -o C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.protoinst 
Execute       sc_get_clocks svm_speech_30 
Execute       sc_get_portdomain svm_speech_30 
INFO-FLOW: Model list for RTL component generation: svm_speech_30_Pipeline_1 svm_speech_30_Pipeline_2 svm_speech_30_Pipeline_3 svm_speech_30_Pipeline_4 svm_speech_30_Pipeline_5 svm_speech_30_Pipeline_6 svm_speech_30_Pipeline_7 svm_speech_30_Pipeline_8 svm_speech_30_Pipeline_9 svm_speech_30_Pipeline_10 rtIsNaNF c_CompactClassificationECOC_pre.1 svm_speech_30
INFO-FLOW: Handling components in module [svm_speech_30_Pipeline_1] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_svm_speech_30_Pipeline_1_dv_ROM_AUTO_1R.
INFO-FLOW: Append model svm_speech_30_svm_speech_30_Pipeline_1_dv_ROM_AUTO_1R
INFO-FLOW: Found component svm_speech_30_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_speech_30_Pipeline_2] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_svm_speech_30_Pipeline_2_dv1_ROM_AUTO_1R.
INFO-FLOW: Append model svm_speech_30_svm_speech_30_Pipeline_2_dv1_ROM_AUTO_1R
INFO-FLOW: Found component svm_speech_30_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_speech_30_Pipeline_3] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_svm_speech_30_Pipeline_3_dv2_ROM_AUTO_1R.
INFO-FLOW: Append model svm_speech_30_svm_speech_30_Pipeline_3_dv2_ROM_AUTO_1R
INFO-FLOW: Found component svm_speech_30_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_speech_30_Pipeline_4] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_svm_speech_30_Pipeline_4_dv3_ROM_AUTO_1R.
INFO-FLOW: Append model svm_speech_30_svm_speech_30_Pipeline_4_dv3_ROM_AUTO_1R
INFO-FLOW: Found component svm_speech_30_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_speech_30_Pipeline_5] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_svm_speech_30_Pipeline_5_dv4_ROM_AUTO_1R.
INFO-FLOW: Append model svm_speech_30_svm_speech_30_Pipeline_5_dv4_ROM_AUTO_1R
INFO-FLOW: Found component svm_speech_30_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_speech_30_Pipeline_6] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_svm_speech_30_Pipeline_6_dv5_ROM_AUTO_1R.
INFO-FLOW: Append model svm_speech_30_svm_speech_30_Pipeline_6_dv5_ROM_AUTO_1R
INFO-FLOW: Found component svm_speech_30_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_speech_30_Pipeline_7] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_svm_speech_30_Pipeline_7_dv6_ROM_AUTO_1R.
INFO-FLOW: Append model svm_speech_30_svm_speech_30_Pipeline_7_dv6_ROM_AUTO_1R
INFO-FLOW: Found component svm_speech_30_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_speech_30_Pipeline_8] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_svm_speech_30_Pipeline_8_dv7_ROM_AUTO_1R.
INFO-FLOW: Append model svm_speech_30_svm_speech_30_Pipeline_8_dv7_ROM_AUTO_1R
INFO-FLOW: Found component svm_speech_30_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_speech_30_Pipeline_9] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_svm_speech_30_Pipeline_9_dv8_ROM_AUTO_1R.
INFO-FLOW: Append model svm_speech_30_svm_speech_30_Pipeline_9_dv8_ROM_AUTO_1R
INFO-FLOW: Found component svm_speech_30_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [svm_speech_30_Pipeline_10] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_svm_speech_30_Pipeline_10_dv9_ROM_AUTO_1R.
INFO-FLOW: Append model svm_speech_30_svm_speech_30_Pipeline_10_dv9_ROM_AUTO_1R
INFO-FLOW: Found component svm_speech_30_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rtIsNaNF] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model svm_speech_30_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Handling components in module [c_CompactClassificationECOC_pre_1] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1.
INFO-FLOW: Append model svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1
INFO-FLOW: Found component svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1
INFO-FLOW: Found component svm_speech_30_sitofp_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model svm_speech_30_sitofp_32ns_32_2_no_dsp_1
INFO-FLOW: Found component svm_speech_30_fptrunc_64ns_32_1_no_dsp_1.
INFO-FLOW: Append model svm_speech_30_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: Found component svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1.
INFO-FLOW: Append model svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: Found component svm_speech_30_sitodp_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model svm_speech_30_sitodp_32ns_64_2_no_dsp_1
INFO-FLOW: Found component svm_speech_30_c_CompactClassificationECOC_pre_1_negloss_RAM_AUTO_1R1W.
INFO-FLOW: Append model svm_speech_30_c_CompactClassificationECOC_pre_1_negloss_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [svm_speech_30] ... 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.tcl 
INFO-FLOW: Found component svm_speech_30_Mdl_BinaryLearners_RAM_AUTO_1R1W.
INFO-FLOW: Append model svm_speech_30_Mdl_BinaryLearners_RAM_AUTO_1R1W
INFO-FLOW: Found component svm_speech_30_control_s_axi.
INFO-FLOW: Append model svm_speech_30_control_s_axi
INFO-FLOW: Found component svm_speech_30_inputpart1_s_axi.
INFO-FLOW: Append model svm_speech_30_inputpart1_s_axi
INFO-FLOW: Found component svm_speech_30_inputpart2_s_axi.
INFO-FLOW: Append model svm_speech_30_inputpart2_s_axi
INFO-FLOW: Found component svm_speech_30_inputpart3_s_axi.
INFO-FLOW: Append model svm_speech_30_inputpart3_s_axi
INFO-FLOW: Found component svm_speech_30_inputpart4_s_axi.
INFO-FLOW: Append model svm_speech_30_inputpart4_s_axi
INFO-FLOW: Append model svm_speech_30_Pipeline_1
INFO-FLOW: Append model svm_speech_30_Pipeline_2
INFO-FLOW: Append model svm_speech_30_Pipeline_3
INFO-FLOW: Append model svm_speech_30_Pipeline_4
INFO-FLOW: Append model svm_speech_30_Pipeline_5
INFO-FLOW: Append model svm_speech_30_Pipeline_6
INFO-FLOW: Append model svm_speech_30_Pipeline_7
INFO-FLOW: Append model svm_speech_30_Pipeline_8
INFO-FLOW: Append model svm_speech_30_Pipeline_9
INFO-FLOW: Append model svm_speech_30_Pipeline_10
INFO-FLOW: Append model rtIsNaNF
INFO-FLOW: Append model c_CompactClassificationECOC_pre_1
INFO-FLOW: Append model svm_speech_30
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: svm_speech_30_svm_speech_30_Pipeline_1_dv_ROM_AUTO_1R svm_speech_30_flow_control_loop_pipe_sequential_init svm_speech_30_svm_speech_30_Pipeline_2_dv1_ROM_AUTO_1R svm_speech_30_flow_control_loop_pipe_sequential_init svm_speech_30_svm_speech_30_Pipeline_3_dv2_ROM_AUTO_1R svm_speech_30_flow_control_loop_pipe_sequential_init svm_speech_30_svm_speech_30_Pipeline_4_dv3_ROM_AUTO_1R svm_speech_30_flow_control_loop_pipe_sequential_init svm_speech_30_svm_speech_30_Pipeline_5_dv4_ROM_AUTO_1R svm_speech_30_flow_control_loop_pipe_sequential_init svm_speech_30_svm_speech_30_Pipeline_6_dv5_ROM_AUTO_1R svm_speech_30_flow_control_loop_pipe_sequential_init svm_speech_30_svm_speech_30_Pipeline_7_dv6_ROM_AUTO_1R svm_speech_30_flow_control_loop_pipe_sequential_init svm_speech_30_svm_speech_30_Pipeline_8_dv7_ROM_AUTO_1R svm_speech_30_flow_control_loop_pipe_sequential_init svm_speech_30_svm_speech_30_Pipeline_9_dv8_ROM_AUTO_1R svm_speech_30_flow_control_loop_pipe_sequential_init svm_speech_30_svm_speech_30_Pipeline_10_dv9_ROM_AUTO_1R svm_speech_30_flow_control_loop_pipe_sequential_init svm_speech_30_fpext_32ns_64_1_no_dsp_1 svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1 svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1 svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1 svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1 svm_speech_30_sitofp_32ns_32_2_no_dsp_1 svm_speech_30_fptrunc_64ns_32_1_no_dsp_1 svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1 svm_speech_30_sitodp_32ns_64_2_no_dsp_1 svm_speech_30_c_CompactClassificationECOC_pre_1_negloss_RAM_AUTO_1R1W svm_speech_30_Mdl_BinaryLearners_RAM_AUTO_1R1W svm_speech_30_control_s_axi svm_speech_30_inputpart1_s_axi svm_speech_30_inputpart2_s_axi svm_speech_30_inputpart3_s_axi svm_speech_30_inputpart4_s_axi svm_speech_30_Pipeline_1 svm_speech_30_Pipeline_2 svm_speech_30_Pipeline_3 svm_speech_30_Pipeline_4 svm_speech_30_Pipeline_5 svm_speech_30_Pipeline_6 svm_speech_30_Pipeline_7 svm_speech_30_Pipeline_8 svm_speech_30_Pipeline_9 svm_speech_30_Pipeline_10 rtIsNaNF c_CompactClassificationECOC_pre_1 svm_speech_30
INFO-FLOW: Generating C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model svm_speech_30_svm_speech_30_Pipeline_1_dv_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_speech_30_svm_speech_30_Pipeline_2_dv1_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_speech_30_svm_speech_30_Pipeline_3_dv2_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_speech_30_svm_speech_30_Pipeline_4_dv3_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_speech_30_svm_speech_30_Pipeline_5_dv4_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_speech_30_svm_speech_30_Pipeline_6_dv5_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_speech_30_svm_speech_30_Pipeline_7_dv6_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_speech_30_svm_speech_30_Pipeline_8_dv7_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_speech_30_svm_speech_30_Pipeline_9_dv8_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_speech_30_svm_speech_30_Pipeline_10_dv9_ROM_AUTO_1R
INFO-FLOW: To file: write model svm_speech_30_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model svm_speech_30_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1
INFO-FLOW: To file: write model svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model svm_speech_30_sitofp_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model svm_speech_30_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: To file: write model svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: To file: write model svm_speech_30_sitodp_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model svm_speech_30_c_CompactClassificationECOC_pre_1_negloss_RAM_AUTO_1R1W
INFO-FLOW: To file: write model svm_speech_30_Mdl_BinaryLearners_RAM_AUTO_1R1W
INFO-FLOW: To file: write model svm_speech_30_control_s_axi
INFO-FLOW: To file: write model svm_speech_30_inputpart1_s_axi
INFO-FLOW: To file: write model svm_speech_30_inputpart2_s_axi
INFO-FLOW: To file: write model svm_speech_30_inputpart3_s_axi
INFO-FLOW: To file: write model svm_speech_30_inputpart4_s_axi
INFO-FLOW: To file: write model svm_speech_30_Pipeline_1
INFO-FLOW: To file: write model svm_speech_30_Pipeline_2
INFO-FLOW: To file: write model svm_speech_30_Pipeline_3
INFO-FLOW: To file: write model svm_speech_30_Pipeline_4
INFO-FLOW: To file: write model svm_speech_30_Pipeline_5
INFO-FLOW: To file: write model svm_speech_30_Pipeline_6
INFO-FLOW: To file: write model svm_speech_30_Pipeline_7
INFO-FLOW: To file: write model svm_speech_30_Pipeline_8
INFO-FLOW: To file: write model svm_speech_30_Pipeline_9
INFO-FLOW: To file: write model svm_speech_30_Pipeline_10
INFO-FLOW: To file: write model rtIsNaNF
INFO-FLOW: To file: write model c_CompactClassificationECOC_pre_1
INFO-FLOW: To file: write model svm_speech_30
INFO-FLOW: Generating C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=100 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/vlog' tclDir='C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db' modelList='svm_speech_30_svm_speech_30_Pipeline_1_dv_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_2_dv1_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_3_dv2_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_4_dv3_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_5_dv4_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_6_dv5_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_7_dv6_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_8_dv7_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_9_dv8_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_10_dv9_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_fpext_32ns_64_1_no_dsp_1
svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1
svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1
svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1
svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1
svm_speech_30_sitofp_32ns_32_2_no_dsp_1
svm_speech_30_fptrunc_64ns_32_1_no_dsp_1
svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1
svm_speech_30_sitodp_32ns_64_2_no_dsp_1
svm_speech_30_c_CompactClassificationECOC_pre_1_negloss_RAM_AUTO_1R1W
svm_speech_30_Mdl_BinaryLearners_RAM_AUTO_1R1W
svm_speech_30_control_s_axi
svm_speech_30_inputpart1_s_axi
svm_speech_30_inputpart2_s_axi
svm_speech_30_inputpart3_s_axi
svm_speech_30_inputpart4_s_axi
svm_speech_30_Pipeline_1
svm_speech_30_Pipeline_2
svm_speech_30_Pipeline_3
svm_speech_30_Pipeline_4
svm_speech_30_Pipeline_5
svm_speech_30_Pipeline_6
svm_speech_30_Pipeline_7
svm_speech_30_Pipeline_8
svm_speech_30_Pipeline_9
svm_speech_30_Pipeline_10
rtIsNaNF
c_CompactClassificationECOC_pre_1
svm_speech_30
' expOnly='0'
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.compgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./inputpart1.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./inputpart1.slave.tcl 
Execute         source ./inputpart2.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./inputpart1.slave.tcl 
Execute         source ./inputpart2.slave.tcl 
Execute         source ./inputpart3.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./inputpart1.slave.tcl 
Execute         source ./inputpart2.slave.tcl 
Execute         source ./inputpart3.slave.tcl 
Execute         source ./inputpart4.slave.tcl 
Command       ap_source done; 0.245 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.489 seconds; current allocated memory: 431.211 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='svm_speech_30_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name rtIsNaNF
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='svm_speech_30_svm_speech_30_Pipeline_1_dv_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_2_dv1_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_3_dv2_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_4_dv3_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_5_dv4_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_6_dv5_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_7_dv6_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_8_dv7_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_9_dv8_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_10_dv9_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_fpext_32ns_64_1_no_dsp_1
svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1
svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1
svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1
svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1
svm_speech_30_sitofp_32ns_32_2_no_dsp_1
svm_speech_30_fptrunc_64ns_32_1_no_dsp_1
svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1
svm_speech_30_sitodp_32ns_64_2_no_dsp_1
svm_speech_30_c_CompactClassificationECOC_pre_1_negloss_RAM_AUTO_1R1W
svm_speech_30_Mdl_BinaryLearners_RAM_AUTO_1R1W
svm_speech_30_control_s_axi
svm_speech_30_inputpart1_s_axi
svm_speech_30_inputpart2_s_axi
svm_speech_30_inputpart3_s_axi
svm_speech_30_inputpart4_s_axi
svm_speech_30_Pipeline_1
svm_speech_30_Pipeline_2
svm_speech_30_Pipeline_3
svm_speech_30_Pipeline_4
svm_speech_30_Pipeline_5
svm_speech_30_Pipeline_6
svm_speech_30_Pipeline_7
svm_speech_30_Pipeline_8
svm_speech_30_Pipeline_9
svm_speech_30_Pipeline_10
rtIsNaNF
c_CompactClassificationECOC_pre_1
svm_speech_30
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.constraint.tcl 
Execute       sc_get_clocks svm_speech_30 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_sitodp_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_sitofp_32ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE svm_speech_30 LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME inputpart1_s_axi_U SOURCE {} VARIABLE {} MODULE svm_speech_30 LOOP {} BUNDLEDNAME inputpart1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME inputpart2_s_axi_U SOURCE {} VARIABLE {} MODULE svm_speech_30 LOOP {} BUNDLEDNAME inputpart2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME inputpart3_s_axi_U SOURCE {} VARIABLE {} MODULE svm_speech_30 LOOP {} BUNDLEDNAME inputpart3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME inputpart4_s_axi_U SOURCE {} VARIABLE {} MODULE svm_speech_30 LOOP {} BUNDLEDNAME inputpart4 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST svm_speech_30 MODULE2INSTS {svm_speech_30 svm_speech_30 svm_speech_30_Pipeline_1 grp_svm_speech_30_Pipeline_1_fu_1419 svm_speech_30_Pipeline_2 grp_svm_speech_30_Pipeline_2_fu_1426 svm_speech_30_Pipeline_3 grp_svm_speech_30_Pipeline_3_fu_1433 svm_speech_30_Pipeline_4 grp_svm_speech_30_Pipeline_4_fu_1440 svm_speech_30_Pipeline_5 grp_svm_speech_30_Pipeline_5_fu_1447 svm_speech_30_Pipeline_6 grp_svm_speech_30_Pipeline_6_fu_1454 svm_speech_30_Pipeline_7 grp_svm_speech_30_Pipeline_7_fu_1461 svm_speech_30_Pipeline_8 grp_svm_speech_30_Pipeline_8_fu_1468 svm_speech_30_Pipeline_9 grp_svm_speech_30_Pipeline_9_fu_1475 svm_speech_30_Pipeline_10 grp_svm_speech_30_Pipeline_10_fu_1482 c_CompactClassificationECOC_pre_1 grp_c_CompactClassificationECOC_pre_1_fu_1489 rtIsNaNF {grp_rtIsNaNF_fu_4169 grp_rtIsNaNF_fu_4174 grp_rtIsNaNF_fu_4179 grp_rtIsNaNF_fu_4184 grp_rtIsNaNF_fu_4189 grp_rtIsNaNF_fu_4194 tmp_35_rtIsNaNF_fu_4199 tmp_37_rtIsNaNF_fu_4204 tmp_42_rtIsNaNF_fu_4209 tmp_47_rtIsNaNF_fu_4214 tmp_52_rtIsNaNF_fu_4219 tmp_56_rtIsNaNF_fu_4224}} INST2MODULE {svm_speech_30 svm_speech_30 grp_svm_speech_30_Pipeline_1_fu_1419 svm_speech_30_Pipeline_1 grp_svm_speech_30_Pipeline_2_fu_1426 svm_speech_30_Pipeline_2 grp_svm_speech_30_Pipeline_3_fu_1433 svm_speech_30_Pipeline_3 grp_svm_speech_30_Pipeline_4_fu_1440 svm_speech_30_Pipeline_4 grp_svm_speech_30_Pipeline_5_fu_1447 svm_speech_30_Pipeline_5 grp_svm_speech_30_Pipeline_6_fu_1454 svm_speech_30_Pipeline_6 grp_svm_speech_30_Pipeline_7_fu_1461 svm_speech_30_Pipeline_7 grp_svm_speech_30_Pipeline_8_fu_1468 svm_speech_30_Pipeline_8 grp_svm_speech_30_Pipeline_9_fu_1475 svm_speech_30_Pipeline_9 grp_svm_speech_30_Pipeline_10_fu_1482 svm_speech_30_Pipeline_10 grp_c_CompactClassificationECOC_pre_1_fu_1489 c_CompactClassificationECOC_pre_1 grp_rtIsNaNF_fu_4169 rtIsNaNF grp_rtIsNaNF_fu_4174 rtIsNaNF grp_rtIsNaNF_fu_4179 rtIsNaNF grp_rtIsNaNF_fu_4184 rtIsNaNF grp_rtIsNaNF_fu_4189 rtIsNaNF grp_rtIsNaNF_fu_4194 rtIsNaNF tmp_35_rtIsNaNF_fu_4199 rtIsNaNF tmp_37_rtIsNaNF_fu_4204 rtIsNaNF tmp_42_rtIsNaNF_fu_4209 rtIsNaNF tmp_47_rtIsNaNF_fu_4214 rtIsNaNF tmp_52_rtIsNaNF_fu_4219 rtIsNaNF tmp_56_rtIsNaNF_fu_4224 rtIsNaNF} INSTDATA {svm_speech_30 {DEPTH 1 CHILDREN {grp_svm_speech_30_Pipeline_1_fu_1419 grp_svm_speech_30_Pipeline_2_fu_1426 grp_svm_speech_30_Pipeline_3_fu_1433 grp_svm_speech_30_Pipeline_4_fu_1440 grp_svm_speech_30_Pipeline_5_fu_1447 grp_svm_speech_30_Pipeline_6_fu_1454 grp_svm_speech_30_Pipeline_7_fu_1461 grp_svm_speech_30_Pipeline_8_fu_1468 grp_svm_speech_30_Pipeline_9_fu_1475 grp_svm_speech_30_Pipeline_10_fu_1482 grp_c_CompactClassificationECOC_pre_1_fu_1489}} grp_svm_speech_30_Pipeline_1_fu_1419 {DEPTH 2 CHILDREN {}} grp_svm_speech_30_Pipeline_2_fu_1426 {DEPTH 2 CHILDREN {}} grp_svm_speech_30_Pipeline_3_fu_1433 {DEPTH 2 CHILDREN {}} grp_svm_speech_30_Pipeline_4_fu_1440 {DEPTH 2 CHILDREN {}} grp_svm_speech_30_Pipeline_5_fu_1447 {DEPTH 2 CHILDREN {}} grp_svm_speech_30_Pipeline_6_fu_1454 {DEPTH 2 CHILDREN {}} grp_svm_speech_30_Pipeline_7_fu_1461 {DEPTH 2 CHILDREN {}} grp_svm_speech_30_Pipeline_8_fu_1468 {DEPTH 2 CHILDREN {}} grp_svm_speech_30_Pipeline_9_fu_1475 {DEPTH 2 CHILDREN {}} grp_svm_speech_30_Pipeline_10_fu_1482 {DEPTH 2 CHILDREN {}} grp_c_CompactClassificationECOC_pre_1_fu_1489 {DEPTH 2 CHILDREN {grp_rtIsNaNF_fu_4169 grp_rtIsNaNF_fu_4174 grp_rtIsNaNF_fu_4179 grp_rtIsNaNF_fu_4184 grp_rtIsNaNF_fu_4189 grp_rtIsNaNF_fu_4194 tmp_35_rtIsNaNF_fu_4199 tmp_37_rtIsNaNF_fu_4204 tmp_42_rtIsNaNF_fu_4209 tmp_47_rtIsNaNF_fu_4214 tmp_52_rtIsNaNF_fu_4219 tmp_56_rtIsNaNF_fu_4224}} grp_rtIsNaNF_fu_4169 {DEPTH 3 CHILDREN {}} grp_rtIsNaNF_fu_4174 {DEPTH 3 CHILDREN {}} grp_rtIsNaNF_fu_4179 {DEPTH 3 CHILDREN {}} grp_rtIsNaNF_fu_4184 {DEPTH 3 CHILDREN {}} grp_rtIsNaNF_fu_4189 {DEPTH 3 CHILDREN {}} grp_rtIsNaNF_fu_4194 {DEPTH 3 CHILDREN {}} tmp_35_rtIsNaNF_fu_4199 {DEPTH 3 CHILDREN {}} tmp_37_rtIsNaNF_fu_4204 {DEPTH 3 CHILDREN {}} tmp_42_rtIsNaNF_fu_4209 {DEPTH 3 CHILDREN {}} tmp_47_rtIsNaNF_fu_4214 {DEPTH 3 CHILDREN {}} tmp_52_rtIsNaNF_fu_4219 {DEPTH 3 CHILDREN {}} tmp_56_rtIsNaNF_fu_4224 {DEPTH 3 CHILDREN {}}} MODULEDATA {svm_speech_30_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_75_p2 SOURCE {} VARIABLE empty_68 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dv_U SOURCE {} VARIABLE dv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} svm_speech_30_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_87_p2 SOURCE {} VARIABLE empty_60 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_118_p2 SOURCE {} VARIABLE empty_62 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dv1_U SOURCE {} VARIABLE dv1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} svm_speech_30_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_87_p2 SOURCE {} VARIABLE empty_56 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_118_p2 SOURCE {} VARIABLE empty_58 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dv2_U SOURCE {} VARIABLE dv2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} svm_speech_30_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_87_p2 SOURCE {} VARIABLE empty_52 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_118_p2 SOURCE {} VARIABLE empty_54 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dv3_U SOURCE {} VARIABLE dv3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} svm_speech_30_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_48_fu_87_p2 SOURCE {} VARIABLE empty_48 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_118_p2 SOURCE {} VARIABLE empty_50 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dv4_U SOURCE {} VARIABLE dv4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} svm_speech_30_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_87_p2 SOURCE {} VARIABLE empty_44 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_118_p2 SOURCE {} VARIABLE empty_46 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dv5_U SOURCE {} VARIABLE dv5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} svm_speech_30_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_87_p2 SOURCE {} VARIABLE empty_40 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_118_p2 SOURCE {} VARIABLE empty_42 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dv6_U SOURCE {} VARIABLE dv6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} svm_speech_30_Pipeline_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_87_p2 SOURCE {} VARIABLE empty_36 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_118_p2 SOURCE {} VARIABLE empty_38 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dv7_U SOURCE {} VARIABLE dv7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} svm_speech_30_Pipeline_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_87_p2 SOURCE {} VARIABLE empty_32 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_118_p2 SOURCE {} VARIABLE empty_34 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dv8_U SOURCE {} VARIABLE dv8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} svm_speech_30_Pipeline_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_87_p2 SOURCE {} VARIABLE empty_64 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_118_p2 SOURCE {} VARIABLE empty_66 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dv9_U SOURCE {} VARIABLE dv9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} c_CompactClassificationECOC_pre_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME negloss_U SOURCE ../C_for_HLS/CompactClassificationECOC.c:83 VARIABLE negloss LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:290 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:290 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:292 VARIABLE div1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:292 VARIABLE mul1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:291 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:294 VARIABLE div2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:294 VARIABLE mul2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:293 VARIABLE add1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:296 VARIABLE div3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:296 VARIABLE mul3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:295 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:298 VARIABLE div4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:298 VARIABLE mul4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:297 VARIABLE add3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:300 VARIABLE div5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:300 VARIABLE mul5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:299 VARIABLE add4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:302 VARIABLE div6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:302 VARIABLE mul6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:301 VARIABLE add5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:304 VARIABLE div7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:304 VARIABLE mul7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:303 VARIABLE add6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:306 VARIABLE div8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:306 VARIABLE mul8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:305 VARIABLE add7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:308 VARIABLE div9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:308 VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:307 VARIABLE add8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:310 VARIABLE div10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:310 VARIABLE mul10 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:309 VARIABLE f LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:312 VARIABLE div11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:312 VARIABLE mul11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:312 VARIABLE f_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:314 VARIABLE div12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:314 VARIABLE mul12 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:314 VARIABLE f_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:316 VARIABLE div13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:316 VARIABLE mul13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:316 VARIABLE f_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:318 VARIABLE div14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:318 VARIABLE mul14 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:318 VARIABLE f_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:320 VARIABLE div15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:320 VARIABLE mul15 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:320 VARIABLE f_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:322 VARIABLE div16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:322 VARIABLE mul16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:322 VARIABLE f_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:324 VARIABLE div17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:324 VARIABLE mul17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:324 VARIABLE f_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:326 VARIABLE div18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:326 VARIABLE mul18 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:326 VARIABLE f_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:328 VARIABLE div19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:328 VARIABLE mul19 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:328 VARIABLE f_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:330 VARIABLE div20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:330 VARIABLE mul20 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:330 VARIABLE f_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:332 VARIABLE div21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:332 VARIABLE mul21 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:332 VARIABLE f_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:334 VARIABLE div22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:334 VARIABLE mul22 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:334 VARIABLE f_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:336 VARIABLE div23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:336 VARIABLE mul23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:336 VARIABLE f_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:338 VARIABLE div24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:338 VARIABLE mul24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:338 VARIABLE f_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:340 VARIABLE div25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:340 VARIABLE mul25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:340 VARIABLE f_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:342 VARIABLE div26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:342 VARIABLE mul26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:342 VARIABLE f_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:344 VARIABLE div27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:344 VARIABLE mul27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:344 VARIABLE f_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:346 VARIABLE div28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:346 VARIABLE mul28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:346 VARIABLE f_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:348 VARIABLE div29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:348 VARIABLE mul29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:348 VARIABLE f_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:350 VARIABLE div30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:350 VARIABLE mul30 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:350 VARIABLE f_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:352 VARIABLE div31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:352 VARIABLE mul31 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:352 VARIABLE f_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:354 VARIABLE pscore LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U39 SOURCE ../C_for_HLS/CompactClassificationECOC.c:355 VARIABLE div32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U34 SOURCE ../C_for_HLS/CompactClassificationECOC.c:355 VARIABLE mul32 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U40 SOURCE ../C_for_HLS/CompactClassificationECOC.c:357 VARIABLE div33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U35 SOURCE ../C_for_HLS/CompactClassificationECOC.c:357 VARIABLE mul33 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:356 VARIABLE add9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:359 VARIABLE div34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:359 VARIABLE mul34 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:358 VARIABLE add10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:361 VARIABLE div35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:361 VARIABLE mul35 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:360 VARIABLE add11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:363 VARIABLE div36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:363 VARIABLE mul36 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:362 VARIABLE add12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:365 VARIABLE div37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:365 VARIABLE mul37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:364 VARIABLE add13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:367 VARIABLE div38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:367 VARIABLE mul38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:366 VARIABLE add14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:369 VARIABLE div39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:369 VARIABLE mul39 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:368 VARIABLE add15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:371 VARIABLE div40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:371 VARIABLE mul40 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:370 VARIABLE add16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:373 VARIABLE div41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:373 VARIABLE mul41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:372 VARIABLE add17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:375 VARIABLE div42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:375 VARIABLE mul42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:374 VARIABLE f_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:377 VARIABLE div43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:377 VARIABLE mul43 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:377 VARIABLE f_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:379 VARIABLE div44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:379 VARIABLE mul44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:379 VARIABLE f_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:381 VARIABLE div45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:381 VARIABLE mul45 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:381 VARIABLE f_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:383 VARIABLE div46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:383 VARIABLE mul46 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:383 VARIABLE f_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:385 VARIABLE div47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:385 VARIABLE mul47 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:385 VARIABLE f_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:387 VARIABLE div48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:387 VARIABLE mul48 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:387 VARIABLE f_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:389 VARIABLE div49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:389 VARIABLE mul49 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:389 VARIABLE f_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:391 VARIABLE div50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:391 VARIABLE mul50 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:391 VARIABLE f_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:393 VARIABLE div51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:393 VARIABLE mul51 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:393 VARIABLE f_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:395 VARIABLE div52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:395 VARIABLE mul52 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:395 VARIABLE f_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:397 VARIABLE div53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:397 VARIABLE mul53 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:397 VARIABLE f_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:399 VARIABLE div54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:399 VARIABLE mul54 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:399 VARIABLE f_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:401 VARIABLE div55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:401 VARIABLE mul55 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:401 VARIABLE f_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:403 VARIABLE div56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:403 VARIABLE mul56 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:403 VARIABLE f_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:405 VARIABLE div57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:405 VARIABLE mul57 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:405 VARIABLE f_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:407 VARIABLE div58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:407 VARIABLE mul58 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:407 VARIABLE f_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:409 VARIABLE div59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:409 VARIABLE mul59 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:409 VARIABLE f_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:411 VARIABLE div60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:411 VARIABLE mul60 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:411 VARIABLE f_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:413 VARIABLE div61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:413 VARIABLE mul61 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:413 VARIABLE f_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:415 VARIABLE div62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:415 VARIABLE mul62 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:415 VARIABLE f_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:417 VARIABLE div63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:417 VARIABLE mul63 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:417 VARIABLE f_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:419 VARIABLE pscore_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:420 VARIABLE div64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:420 VARIABLE mul64 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:422 VARIABLE div65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:422 VARIABLE mul65 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:421 VARIABLE add18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:424 VARIABLE div66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:424 VARIABLE mul66 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:423 VARIABLE add19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:426 VARIABLE div67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:426 VARIABLE mul67 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:425 VARIABLE add20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:428 VARIABLE div68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:428 VARIABLE mul68 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:427 VARIABLE add21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:430 VARIABLE div69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:430 VARIABLE mul69 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:429 VARIABLE add22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:432 VARIABLE div70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:432 VARIABLE mul70 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:431 VARIABLE add23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:434 VARIABLE div71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:434 VARIABLE mul71 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:433 VARIABLE add24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:436 VARIABLE div72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:436 VARIABLE mul72 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:435 VARIABLE add25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:438 VARIABLE div73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:438 VARIABLE mul73 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:437 VARIABLE add26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:440 VARIABLE div74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:440 VARIABLE mul74 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:439 VARIABLE f_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:442 VARIABLE div75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:442 VARIABLE mul75 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:442 VARIABLE f_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:444 VARIABLE div76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:444 VARIABLE mul76 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:444 VARIABLE f_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:446 VARIABLE div77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:446 VARIABLE mul77 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:446 VARIABLE f_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:448 VARIABLE div78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:448 VARIABLE mul78 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:448 VARIABLE f_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:450 VARIABLE div79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:450 VARIABLE mul79 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:450 VARIABLE f_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:452 VARIABLE div80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:452 VARIABLE mul80 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:452 VARIABLE f_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:454 VARIABLE div81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:454 VARIABLE mul81 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:454 VARIABLE f_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:456 VARIABLE div82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:456 VARIABLE mul82 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:456 VARIABLE f_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:458 VARIABLE div83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:458 VARIABLE mul83 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:458 VARIABLE f_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:460 VARIABLE div84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:460 VARIABLE mul84 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:460 VARIABLE f_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:462 VARIABLE div85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:462 VARIABLE mul85 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:462 VARIABLE f_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:464 VARIABLE div86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:464 VARIABLE mul86 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:464 VARIABLE f_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:466 VARIABLE div87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:466 VARIABLE mul87 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:466 VARIABLE f_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:468 VARIABLE div88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:468 VARIABLE mul88 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:468 VARIABLE f_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:470 VARIABLE div89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:470 VARIABLE mul89 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:470 VARIABLE f_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:472 VARIABLE div90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:472 VARIABLE mul90 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:472 VARIABLE f_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:474 VARIABLE div91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:474 VARIABLE mul91 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:474 VARIABLE f_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:476 VARIABLE div92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:476 VARIABLE mul92 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:476 VARIABLE f_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:478 VARIABLE div93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:478 VARIABLE mul93 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:478 VARIABLE f_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:480 VARIABLE div94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:480 VARIABLE mul94 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:480 VARIABLE f_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U39 SOURCE ../C_for_HLS/CompactClassificationECOC.c:482 VARIABLE div95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:482 VARIABLE mul95 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:482 VARIABLE f_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:484 VARIABLE pscore_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:485 VARIABLE div96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:485 VARIABLE mul96 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:487 VARIABLE div97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:487 VARIABLE mul97 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:486 VARIABLE add27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:489 VARIABLE div98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:489 VARIABLE mul98 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:488 VARIABLE add28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:491 VARIABLE div99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:491 VARIABLE mul99 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:490 VARIABLE add29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:493 VARIABLE div100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:493 VARIABLE mul100 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:492 VARIABLE add30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:495 VARIABLE div101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:495 VARIABLE mul101 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:494 VARIABLE add31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:497 VARIABLE div102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:497 VARIABLE mul102 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:496 VARIABLE add32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:499 VARIABLE div103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:499 VARIABLE mul103 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:498 VARIABLE add33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:501 VARIABLE div104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:501 VARIABLE mul104 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:500 VARIABLE add34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:503 VARIABLE div105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:503 VARIABLE mul105 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:502 VARIABLE add35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:505 VARIABLE div106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:505 VARIABLE mul106 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:504 VARIABLE f_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:507 VARIABLE div107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:507 VARIABLE mul107 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:507 VARIABLE f_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:509 VARIABLE div108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:509 VARIABLE mul108 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:509 VARIABLE f_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:511 VARIABLE div109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:511 VARIABLE mul109 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:511 VARIABLE f_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:513 VARIABLE div110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:513 VARIABLE mul110 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:513 VARIABLE f_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:515 VARIABLE div111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:515 VARIABLE mul111 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:515 VARIABLE f_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:517 VARIABLE div112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:517 VARIABLE mul112 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:517 VARIABLE f_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:519 VARIABLE div113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:519 VARIABLE mul113 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:519 VARIABLE f_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:521 VARIABLE div114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:521 VARIABLE mul114 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:521 VARIABLE f_74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:523 VARIABLE div115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:523 VARIABLE mul115 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:523 VARIABLE f_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:525 VARIABLE div116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:525 VARIABLE mul116 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:525 VARIABLE f_76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:527 VARIABLE div117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:527 VARIABLE mul117 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:527 VARIABLE f_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:529 VARIABLE div118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:529 VARIABLE mul118 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:529 VARIABLE f_78 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:531 VARIABLE div119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:531 VARIABLE mul119 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:531 VARIABLE f_79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:533 VARIABLE div120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:533 VARIABLE mul120 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:533 VARIABLE f_80 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:535 VARIABLE div121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:535 VARIABLE mul121 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:535 VARIABLE f_81 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:537 VARIABLE div122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:537 VARIABLE mul122 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:537 VARIABLE f_82 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:539 VARIABLE div123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:539 VARIABLE mul123 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:539 VARIABLE f_83 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:541 VARIABLE div124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:541 VARIABLE mul124 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:541 VARIABLE f_84 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:543 VARIABLE div125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:543 VARIABLE mul125 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:543 VARIABLE f_85 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:545 VARIABLE div126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:545 VARIABLE mul126 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:545 VARIABLE f_86 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U40 SOURCE ../C_for_HLS/CompactClassificationECOC.c:547 VARIABLE div127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:547 VARIABLE mul127 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:547 VARIABLE f_87 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:549 VARIABLE pscore_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:550 VARIABLE div128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:550 VARIABLE mul128 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:552 VARIABLE div129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:552 VARIABLE mul129 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:551 VARIABLE add36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:554 VARIABLE div130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:554 VARIABLE mul130 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:553 VARIABLE add37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:556 VARIABLE div131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:556 VARIABLE mul131 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:555 VARIABLE add38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:558 VARIABLE div132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:558 VARIABLE mul132 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:557 VARIABLE add39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:560 VARIABLE div133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:560 VARIABLE mul133 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:559 VARIABLE add40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:562 VARIABLE div134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:562 VARIABLE mul134 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:561 VARIABLE add41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:564 VARIABLE div135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:564 VARIABLE mul135 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:563 VARIABLE add42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:566 VARIABLE div136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:566 VARIABLE mul136 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:565 VARIABLE add43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:568 VARIABLE div137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:568 VARIABLE mul137 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:567 VARIABLE add44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:570 VARIABLE div138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:570 VARIABLE mul138 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:569 VARIABLE f_88 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:572 VARIABLE div139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:572 VARIABLE mul139 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:572 VARIABLE f_89 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:574 VARIABLE div140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:574 VARIABLE mul140 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:574 VARIABLE f_90 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:576 VARIABLE div141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:576 VARIABLE mul141 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:576 VARIABLE f_91 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:578 VARIABLE div142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:578 VARIABLE mul142 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:578 VARIABLE f_92 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:580 VARIABLE div143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:580 VARIABLE mul143 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:580 VARIABLE f_93 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:582 VARIABLE div144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:582 VARIABLE mul144 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:582 VARIABLE f_94 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:584 VARIABLE div145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:584 VARIABLE mul145 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:584 VARIABLE f_95 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:586 VARIABLE div146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:586 VARIABLE mul146 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:586 VARIABLE f_96 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:588 VARIABLE div147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:588 VARIABLE mul147 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:588 VARIABLE f_97 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:590 VARIABLE div148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:590 VARIABLE mul148 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:590 VARIABLE f_98 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:592 VARIABLE div149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:592 VARIABLE mul149 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:592 VARIABLE f_99 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:594 VARIABLE div150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:594 VARIABLE mul150 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:594 VARIABLE f_100 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:596 VARIABLE div151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:596 VARIABLE mul151 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:596 VARIABLE f_101 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:598 VARIABLE div152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:598 VARIABLE mul152 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:598 VARIABLE f_102 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:600 VARIABLE div153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:600 VARIABLE mul153 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:600 VARIABLE f_103 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:602 VARIABLE div154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:602 VARIABLE mul154 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:602 VARIABLE f_104 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:604 VARIABLE div155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:604 VARIABLE mul155 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:604 VARIABLE f_105 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:606 VARIABLE div156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:606 VARIABLE mul156 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:606 VARIABLE f_106 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:608 VARIABLE div157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:608 VARIABLE mul157 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:608 VARIABLE f_107 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:610 VARIABLE div158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:610 VARIABLE mul158 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:610 VARIABLE f_108 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U41 SOURCE ../C_for_HLS/CompactClassificationECOC.c:612 VARIABLE div159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:612 VARIABLE mul159 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:612 VARIABLE f_109 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:614 VARIABLE pscore_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:615 VARIABLE div160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:615 VARIABLE mul160 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:617 VARIABLE div161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:617 VARIABLE mul161 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:616 VARIABLE add45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:619 VARIABLE div162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:619 VARIABLE mul162 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:618 VARIABLE add46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:621 VARIABLE div163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:621 VARIABLE mul163 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:620 VARIABLE add47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:623 VARIABLE div164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:623 VARIABLE mul164 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:622 VARIABLE add48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:625 VARIABLE div165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:625 VARIABLE mul165 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:624 VARIABLE add49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:627 VARIABLE div166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:627 VARIABLE mul166 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:626 VARIABLE add50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:629 VARIABLE div167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:629 VARIABLE mul167 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:628 VARIABLE add51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:631 VARIABLE div168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:631 VARIABLE mul168 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:630 VARIABLE add52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:633 VARIABLE div169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:633 VARIABLE mul169 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:632 VARIABLE add53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:635 VARIABLE div170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:635 VARIABLE mul170 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:634 VARIABLE f_110 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:637 VARIABLE div171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:637 VARIABLE mul171 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:637 VARIABLE f_111 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:639 VARIABLE div172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:639 VARIABLE mul172 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:639 VARIABLE f_112 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:641 VARIABLE div173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:641 VARIABLE mul173 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:641 VARIABLE f_113 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:643 VARIABLE div174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:643 VARIABLE mul174 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:643 VARIABLE f_114 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:645 VARIABLE div175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:645 VARIABLE mul175 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:645 VARIABLE f_115 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:647 VARIABLE div176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:647 VARIABLE mul176 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:647 VARIABLE f_116 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:649 VARIABLE div177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:649 VARIABLE mul177 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:649 VARIABLE f_117 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:651 VARIABLE div178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:651 VARIABLE mul178 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:651 VARIABLE f_118 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:653 VARIABLE div179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:653 VARIABLE mul179 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:653 VARIABLE f_119 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:655 VARIABLE div180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:655 VARIABLE mul180 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:655 VARIABLE f_120 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:657 VARIABLE div181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:657 VARIABLE mul181 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:657 VARIABLE f_121 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:659 VARIABLE div182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:659 VARIABLE mul182 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:659 VARIABLE f_122 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:661 VARIABLE div183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:661 VARIABLE mul183 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:661 VARIABLE f_123 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:663 VARIABLE div184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:663 VARIABLE mul184 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:663 VARIABLE f_124 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:665 VARIABLE div185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:665 VARIABLE mul185 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:665 VARIABLE f_125 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:667 VARIABLE div186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:667 VARIABLE mul186 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:667 VARIABLE f_126 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:669 VARIABLE div187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:669 VARIABLE mul187 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:669 VARIABLE f_127 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:671 VARIABLE div188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:671 VARIABLE mul188 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:671 VARIABLE f_128 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:673 VARIABLE div189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:673 VARIABLE mul189 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:673 VARIABLE f_129 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:675 VARIABLE div190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:675 VARIABLE mul190 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:675 VARIABLE f_130 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U42 SOURCE ../C_for_HLS/CompactClassificationECOC.c:677 VARIABLE div191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:677 VARIABLE mul191 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:677 VARIABLE f_131 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:679 VARIABLE pscore_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:680 VARIABLE div192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:680 VARIABLE mul192 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:682 VARIABLE div193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:682 VARIABLE mul193 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:681 VARIABLE add54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:684 VARIABLE div194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:684 VARIABLE mul194 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:683 VARIABLE add55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:686 VARIABLE div195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:686 VARIABLE mul195 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:685 VARIABLE add56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:688 VARIABLE div196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:688 VARIABLE mul196 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:687 VARIABLE add57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:690 VARIABLE div197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:690 VARIABLE mul197 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:689 VARIABLE add58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:692 VARIABLE div198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:692 VARIABLE mul198 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:691 VARIABLE add59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:694 VARIABLE div199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:694 VARIABLE mul199 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:693 VARIABLE add60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:696 VARIABLE div200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:696 VARIABLE mul200 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:695 VARIABLE add61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:698 VARIABLE div201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:698 VARIABLE mul201 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:697 VARIABLE add62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:700 VARIABLE div202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:700 VARIABLE mul202 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:699 VARIABLE f_132 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:702 VARIABLE div203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:702 VARIABLE mul203 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:702 VARIABLE f_133 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:704 VARIABLE div204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:704 VARIABLE mul204 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:704 VARIABLE f_134 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:706 VARIABLE div205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:706 VARIABLE mul205 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:706 VARIABLE f_135 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:708 VARIABLE div206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:708 VARIABLE mul206 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:708 VARIABLE f_136 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:710 VARIABLE div207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:710 VARIABLE mul207 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:710 VARIABLE f_137 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:712 VARIABLE div208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:712 VARIABLE mul208 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:712 VARIABLE f_138 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:714 VARIABLE div209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:714 VARIABLE mul209 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:714 VARIABLE f_139 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:716 VARIABLE div210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:716 VARIABLE mul210 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:716 VARIABLE f_140 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:718 VARIABLE div211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:718 VARIABLE mul211 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:718 VARIABLE f_141 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:720 VARIABLE div212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:720 VARIABLE mul212 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:720 VARIABLE f_142 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:722 VARIABLE div213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:722 VARIABLE mul213 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:722 VARIABLE f_143 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:724 VARIABLE div214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:724 VARIABLE mul214 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:724 VARIABLE f_144 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:726 VARIABLE div215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:726 VARIABLE mul215 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:726 VARIABLE f_145 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:728 VARIABLE div216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:728 VARIABLE mul216 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:728 VARIABLE f_146 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:730 VARIABLE div217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:730 VARIABLE mul217 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:730 VARIABLE f_147 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:732 VARIABLE div218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:732 VARIABLE mul218 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:732 VARIABLE f_148 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:734 VARIABLE div219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:734 VARIABLE mul219 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:734 VARIABLE f_149 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:736 VARIABLE div220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:736 VARIABLE mul220 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:736 VARIABLE f_150 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:738 VARIABLE div221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:738 VARIABLE mul221 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:738 VARIABLE f_151 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:740 VARIABLE div222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:740 VARIABLE mul222 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:740 VARIABLE f_152 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U43 SOURCE ../C_for_HLS/CompactClassificationECOC.c:742 VARIABLE div223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:742 VARIABLE mul223 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:742 VARIABLE f_153 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:744 VARIABLE pscore_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:745 VARIABLE div224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:745 VARIABLE mul224 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:747 VARIABLE div225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:747 VARIABLE mul225 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:746 VARIABLE add63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:749 VARIABLE div226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:749 VARIABLE mul226 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:748 VARIABLE add64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:751 VARIABLE div227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:751 VARIABLE mul227 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:750 VARIABLE add65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:753 VARIABLE div228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:753 VARIABLE mul228 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:752 VARIABLE add66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:755 VARIABLE div229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:755 VARIABLE mul229 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:754 VARIABLE add67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:757 VARIABLE div230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:757 VARIABLE mul230 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:756 VARIABLE add68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:759 VARIABLE div231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:759 VARIABLE mul231 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:758 VARIABLE add69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:761 VARIABLE div232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:761 VARIABLE mul232 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:760 VARIABLE add70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:763 VARIABLE div233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:763 VARIABLE mul233 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:762 VARIABLE add71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:765 VARIABLE div234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:765 VARIABLE mul234 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:764 VARIABLE f_154 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:767 VARIABLE div235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:767 VARIABLE mul235 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:767 VARIABLE f_155 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:769 VARIABLE div236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:769 VARIABLE mul236 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:769 VARIABLE f_156 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:771 VARIABLE div237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:771 VARIABLE mul237 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:771 VARIABLE f_157 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:773 VARIABLE div238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:773 VARIABLE mul238 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:773 VARIABLE f_158 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:775 VARIABLE div239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:775 VARIABLE mul239 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:775 VARIABLE f_159 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:777 VARIABLE div240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:777 VARIABLE mul240 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:777 VARIABLE f_160 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:779 VARIABLE div241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:779 VARIABLE mul241 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:779 VARIABLE f_161 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:781 VARIABLE div242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:781 VARIABLE mul242 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:781 VARIABLE f_162 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:783 VARIABLE div243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:783 VARIABLE mul243 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:783 VARIABLE f_163 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:785 VARIABLE div244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:785 VARIABLE mul244 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:785 VARIABLE f_164 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:787 VARIABLE div245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:787 VARIABLE mul245 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:787 VARIABLE f_165 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:789 VARIABLE div246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:789 VARIABLE mul246 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:789 VARIABLE f_166 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:791 VARIABLE div247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:791 VARIABLE mul247 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:791 VARIABLE f_167 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:793 VARIABLE div248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:793 VARIABLE mul248 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:793 VARIABLE f_168 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:795 VARIABLE div249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:795 VARIABLE mul249 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:795 VARIABLE f_169 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:797 VARIABLE div250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:797 VARIABLE mul250 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:797 VARIABLE f_170 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:799 VARIABLE div251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:799 VARIABLE mul251 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:799 VARIABLE f_171 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:801 VARIABLE div252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:801 VARIABLE mul252 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:801 VARIABLE f_172 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:803 VARIABLE div253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:803 VARIABLE mul253 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:803 VARIABLE f_173 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:805 VARIABLE div254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:805 VARIABLE mul254 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:805 VARIABLE f_174 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U44 SOURCE ../C_for_HLS/CompactClassificationECOC.c:807 VARIABLE div255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:807 VARIABLE mul255 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:807 VARIABLE f_175 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:809 VARIABLE pscore_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:810 VARIABLE div256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:810 VARIABLE mul256 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:812 VARIABLE div257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:812 VARIABLE mul257 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:811 VARIABLE add72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:814 VARIABLE div258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:814 VARIABLE mul258 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:813 VARIABLE add73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:816 VARIABLE div259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:816 VARIABLE mul259 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:815 VARIABLE add74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:818 VARIABLE div260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:818 VARIABLE mul260 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:817 VARIABLE add75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:820 VARIABLE div261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:820 VARIABLE mul261 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:819 VARIABLE add76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:822 VARIABLE div262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:822 VARIABLE mul262 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:821 VARIABLE add77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:824 VARIABLE div263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:824 VARIABLE mul263 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:823 VARIABLE add78 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:826 VARIABLE div264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:826 VARIABLE mul264 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:825 VARIABLE add79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:828 VARIABLE div265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:828 VARIABLE mul265 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:827 VARIABLE add80 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:830 VARIABLE div266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:830 VARIABLE mul266 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:829 VARIABLE f_176 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:832 VARIABLE div267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:832 VARIABLE mul267 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:832 VARIABLE f_177 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:834 VARIABLE div268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:834 VARIABLE mul268 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:834 VARIABLE f_178 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:836 VARIABLE div269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:836 VARIABLE mul269 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:836 VARIABLE f_179 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:838 VARIABLE div270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:838 VARIABLE mul270 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:838 VARIABLE f_180 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:840 VARIABLE div271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:840 VARIABLE mul271 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:840 VARIABLE f_181 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:842 VARIABLE div272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:842 VARIABLE mul272 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:842 VARIABLE f_182 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:844 VARIABLE div273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:844 VARIABLE mul273 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:844 VARIABLE f_183 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:846 VARIABLE div274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:846 VARIABLE mul274 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:846 VARIABLE f_184 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:848 VARIABLE div275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:848 VARIABLE mul275 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:848 VARIABLE f_185 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:850 VARIABLE div276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:850 VARIABLE mul276 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:850 VARIABLE f_186 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:852 VARIABLE div277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:852 VARIABLE mul277 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:852 VARIABLE f_187 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:854 VARIABLE div278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:854 VARIABLE mul278 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:854 VARIABLE f_188 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:856 VARIABLE div279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:856 VARIABLE mul279 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:856 VARIABLE f_189 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:858 VARIABLE div280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:858 VARIABLE mul280 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:858 VARIABLE f_190 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:860 VARIABLE div281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:860 VARIABLE mul281 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:860 VARIABLE f_191 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:862 VARIABLE div282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:862 VARIABLE mul282 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:862 VARIABLE f_192 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:864 VARIABLE div283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:864 VARIABLE mul283 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:864 VARIABLE f_193 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:866 VARIABLE div284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:866 VARIABLE mul284 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:866 VARIABLE f_194 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:868 VARIABLE div285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:868 VARIABLE mul285 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:868 VARIABLE f_195 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U45 SOURCE ../C_for_HLS/CompactClassificationECOC.c:870 VARIABLE div286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:870 VARIABLE mul286 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:870 VARIABLE f_196 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U46 SOURCE ../C_for_HLS/CompactClassificationECOC.c:872 VARIABLE div287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:872 VARIABLE mul287 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:872 VARIABLE f_197 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:874 VARIABLE pscore_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:875 VARIABLE div288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:875 VARIABLE mul288 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:877 VARIABLE div289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:877 VARIABLE mul289 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:876 VARIABLE add81 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:879 VARIABLE div290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:879 VARIABLE mul290 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:878 VARIABLE add82 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:881 VARIABLE div291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:881 VARIABLE mul291 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:880 VARIABLE add83 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:883 VARIABLE div292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:883 VARIABLE mul292 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:882 VARIABLE add84 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:885 VARIABLE div293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:885 VARIABLE mul293 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:884 VARIABLE add85 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:887 VARIABLE div294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:887 VARIABLE mul294 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:886 VARIABLE add86 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:889 VARIABLE div295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:889 VARIABLE mul295 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:888 VARIABLE add87 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:891 VARIABLE div296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:891 VARIABLE mul296 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:890 VARIABLE add88 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:893 VARIABLE div297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:893 VARIABLE mul297 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:892 VARIABLE add89 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:895 VARIABLE div298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:895 VARIABLE mul298 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:894 VARIABLE f_198 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:897 VARIABLE div299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:897 VARIABLE mul299 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:897 VARIABLE f_199 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:899 VARIABLE div300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:899 VARIABLE mul300 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:899 VARIABLE f_200 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:901 VARIABLE div301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:901 VARIABLE mul301 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:901 VARIABLE f_201 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:903 VARIABLE div302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:903 VARIABLE mul302 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:903 VARIABLE f_202 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:905 VARIABLE div303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:905 VARIABLE mul303 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:905 VARIABLE f_203 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:907 VARIABLE div304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:907 VARIABLE mul304 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:907 VARIABLE f_204 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:909 VARIABLE div305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:909 VARIABLE mul305 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:909 VARIABLE f_205 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:911 VARIABLE div306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:911 VARIABLE mul306 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:911 VARIABLE f_206 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:913 VARIABLE div307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:913 VARIABLE mul307 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:913 VARIABLE f_207 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:915 VARIABLE div308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:915 VARIABLE mul308 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:915 VARIABLE f_208 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:917 VARIABLE div309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:917 VARIABLE mul309 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:917 VARIABLE f_209 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:919 VARIABLE div310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:919 VARIABLE mul310 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:919 VARIABLE f_210 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:921 VARIABLE div311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:921 VARIABLE mul311 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:921 VARIABLE f_211 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:923 VARIABLE div312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:923 VARIABLE mul312 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:923 VARIABLE f_212 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:925 VARIABLE div313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:925 VARIABLE mul313 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:925 VARIABLE f_213 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:927 VARIABLE div314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:927 VARIABLE mul314 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:927 VARIABLE f_214 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:929 VARIABLE div315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:929 VARIABLE mul315 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:929 VARIABLE f_215 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:931 VARIABLE div316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:931 VARIABLE mul316 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:931 VARIABLE f_216 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:933 VARIABLE div317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:933 VARIABLE mul317 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:933 VARIABLE f_217 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U47 SOURCE ../C_for_HLS/CompactClassificationECOC.c:935 VARIABLE div318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:935 VARIABLE mul318 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:935 VARIABLE f_218 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U48 SOURCE ../C_for_HLS/CompactClassificationECOC.c:937 VARIABLE div319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:937 VARIABLE mul319 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:937 VARIABLE f_219 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:939 VARIABLE f_226 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:990 VARIABLE maxval_idx_9_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:996 VARIABLE maxval_idx_9_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1002 VARIABLE maxval_idx_9_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1008 VARIABLE maxval_idx_9_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1014 VARIABLE mul320 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1014 VARIABLE maxval_idx_9_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1020 VARIABLE mul321 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1020 VARIABLE maxval_idx_9_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1026 VARIABLE mul322 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1026 VARIABLE maxval_idx_9_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1032 VARIABLE mul323 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1032 VARIABLE maxval_idx_9_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1038 VARIABLE mul324 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1038 VARIABLE maxval_idx_9_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1044 VARIABLE mul325 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1044 VARIABLE maxval_idx_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1055 VARIABLE maxval_idx_0_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1059 VARIABLE maxval_idx_0_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_3_fu_7077_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1060 VARIABLE p_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1063 VARIABLE maxval_idx_0_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_5_fu_7964_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1064 VARIABLE p_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1067 VARIABLE maxval_idx_0_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_7_fu_7977_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1068 VARIABLE p_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1071 VARIABLE maxval_idx_0_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_9_fu_7990_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1072 VARIABLE p_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1075 VARIABLE maxval_idx_0_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_11_fu_8010_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1076 VARIABLE p_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1079 VARIABLE maxval_idx_0_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_13_fu_8925_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1080 VARIABLE p_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1083 VARIABLE maxval_idx_0_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_15_fu_8938_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1084 VARIABLE p_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U24 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1087 VARIABLE maxval_idx_0_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_17_fu_8958_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1088 VARIABLE p_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U37 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1090 VARIABLE div320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1090 VARIABLE div321 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1091 VARIABLE maxval_idx_9_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1097 VARIABLE mul326 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1097 VARIABLE maxval_idx_9_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1103 VARIABLE mul327 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1103 VARIABLE maxval_idx_9_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U32 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1109 VARIABLE mul328 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1109 VARIABLE maxval_idx_9_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1115 VARIABLE maxval_idx_9_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1121 VARIABLE maxval_idx_9_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1127 VARIABLE maxval_idx_9_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1156 VARIABLE maxval_idx_0_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1160 VARIABLE maxval_idx_0_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_22_fu_8046_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1161 VARIABLE p_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1164 VARIABLE maxval_idx_0_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_24_fu_8063_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1165 VARIABLE p_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1168 VARIABLE maxval_idx_0_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_26_fu_8076_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1169 VARIABLE p_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1172 VARIABLE maxval_idx_0_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_28_fu_8089_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1173 VARIABLE p_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1176 VARIABLE maxval_idx_0_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_30_fu_8515_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1177 VARIABLE p_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1180 VARIABLE maxval_idx_0_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_32_fu_8979_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1181 VARIABLE p_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1184 VARIABLE maxval_idx_0_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_34_fu_8992_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1185 VARIABLE p_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U25 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1188 VARIABLE maxval_idx_0_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_36_fu_9012_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1189 VARIABLE p_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U38 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1191 VARIABLE div322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1191 VARIABLE div323 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1192 VARIABLE mul329 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U28 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1192 VARIABLE maxval_idx_9_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U29 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1198 VARIABLE maxval_idx_9_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U28 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1216 VARIABLE maxval_idx_9_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1234 VARIABLE maxval_idx_9_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1240 VARIABLE maxval_idx_9_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U28 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1257 VARIABLE maxval_idx_0_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U29 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1261 VARIABLE maxval_idx_0_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_41_fu_8189_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1262 VARIABLE p_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U28 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1265 VARIABLE maxval_idx_0_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_43_fu_8206_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1266 VARIABLE p_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U28 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1269 VARIABLE maxval_idx_0_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_45_fu_8219_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1270 VARIABLE p_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U28 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1273 VARIABLE maxval_idx_0_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_47_fu_8232_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1274 VARIABLE p_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U28 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1277 VARIABLE maxval_idx_0_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_49_fu_8590_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1278 VARIABLE p_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1281 VARIABLE maxval_idx_0_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_51_fu_9033_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1282 VARIABLE p_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1285 VARIABLE maxval_idx_0_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_53_fu_9046_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1286 VARIABLE p_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1289 VARIABLE maxval_idx_0_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_55_fu_9066_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1290 VARIABLE p_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U39 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1292 VARIABLE div324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U34 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1292 VARIABLE div325 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1305 VARIABLE maxval_idx_9_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U29 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1323 VARIABLE maxval_idx_9_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U29 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1335 VARIABLE maxval_idx_9_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U28 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1347 VARIABLE maxval_idx_9_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U29 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1358 VARIABLE maxval_idx_0_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U30 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1362 VARIABLE maxval_idx_0_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_58_fu_8316_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1363 VARIABLE p_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U30 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1366 VARIABLE maxval_idx_0_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_60_fu_8333_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1367 VARIABLE p_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U29 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1370 VARIABLE maxval_idx_0_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_62_fu_8346_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1371 VARIABLE p_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U30 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1374 VARIABLE maxval_idx_0_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_64_fu_8359_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1375 VARIABLE p_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U29 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1378 VARIABLE maxval_idx_0_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_66_fu_8608_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1379 VARIABLE p_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U29 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1382 VARIABLE maxval_idx_0_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_68_fu_9087_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1383 VARIABLE p_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1386 VARIABLE maxval_idx_0_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_70_fu_9100_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1387 VARIABLE p_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U27 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1390 VARIABLE maxval_idx_0_79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_72_fu_9120_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1391 VARIABLE p_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U40 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1393 VARIABLE div326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U35 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1393 VARIABLE div327 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U30 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1412 VARIABLE maxval_idx_9_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U30 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1430 VARIABLE maxval_idx_9_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U30 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1442 VARIABLE maxval_idx_9_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U30 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1448 VARIABLE maxval_idx_9_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1463 VARIABLE maxval_idx_0_81 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1467 VARIABLE maxval_idx_0_83 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_75_fu_8405_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1468 VARIABLE p_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1471 VARIABLE maxval_idx_0_85 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_77_fu_8418_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1472 VARIABLE p_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1475 VARIABLE maxval_idx_0_87 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_79_fu_8431_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1476 VARIABLE p_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1479 VARIABLE maxval_idx_0_89 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_81_fu_8698_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1480 VARIABLE p_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1483 VARIABLE maxval_idx_0_91 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_83_fu_9141_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1484 VARIABLE p_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U28 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1487 VARIABLE maxval_idx_0_93 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_85_fu_9154_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1488 VARIABLE p_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_2_full_dsp_1_U28 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1491 VARIABLE maxval_idx_0_95 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_87_fu_9174_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1492 VARIABLE p_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 2 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_3_no_dsp_1_U41 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1494 VARIABLE div328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U36 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1494 VARIABLE div329 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1585_fu_9474_p2 SOURCE ../C_for_HLS/CompactClassificationECOC.c:1585 VARIABLE add_ln1585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 31 BRAM 0 URAM 0}} svm_speech_30 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Mdl_BinaryLearners_U SOURCE {} VARIABLE Mdl_BinaryLearners LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 31 BRAM 24 URAM 0}} rtIsNaNF {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.144 seconds; current allocated memory: 453.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for svm_speech_30.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_speech_30.
Execute       syn_report -model svm_speech_30 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 13.75 MHz
Command     autosyn done; 52.473 sec.
Command   csynth_design done; 72.855 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 3 seconds. Elapsed time: 72.855 seconds; current allocated memory: 363.121 MB.
Command ap_source done; 84.425 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1 opened at Sat Dec 24 04:29:05 +0100 2022
Execute     ap_set_clock -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.493 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.621 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=120 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=120
Execute     config_compile -name_max_length=120 
INFO: [XFORM 203-1161] The maximum of name length is set to 120.
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=100 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100
Execute     config_export -vivado_clock=100 
Command   open_solution done; 0.75 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 120.
Command   set_part done; 0.119 sec.
Execute   create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
Execute     ap_set_clock -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute   config_compile -name_max_length 120 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 120 
INFO: [XFORM 203-1161] The maximum of name length is set to 120.
Execute   config_cosim -rtl vhdl 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl 
Execute   config_export -format ip_catalog -rtl vhdl -vivado_clock 100 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl vhdl -vivado_clock 100 
Execute   source ./SVM_speech_30/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SVM_speech_30/solution1/directives.tcl
Execute     set_directive_interface -mode s_axilite svm_speech_30 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite svm_speech_30 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in2 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in6 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in6 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in8 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in8 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in7 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in7 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in5 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in5 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in1 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in4 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in4 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in3 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in3 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in11 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in11 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in10 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in10 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in12 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in12 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in13 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in13 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in15 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in15 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in16 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in16 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in9 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in9 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in14 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in14 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in21 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in21 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in19 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in19 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in17 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in17 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in24 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in24 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in20 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in20 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in18 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in18 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in22 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in22 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in23 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in23 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in28 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in28 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in29 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in29 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in31 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in31 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in26 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in26 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in32 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in32 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in30 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in30 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in27 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in27 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in25 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in25 
Command   ap_source done; 0.206 sec.
Execute   export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
Execute     config_export -flow=syn -format=ip_catalog -rtl=vhdl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl vhdl
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl vhdl'
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=100 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=svm_speech_30 xml_exists=0
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to svm_speech_30
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=33
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=49 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='svm_speech_30_svm_speech_30_Pipeline_1_dv_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_2_dv1_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_3_dv2_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_4_dv3_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_5_dv4_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_6_dv5_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_7_dv6_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_8_dv7_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_9_dv8_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_10_dv9_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_fpext_32ns_64_1_no_dsp_1
svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1
svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1
svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1
svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1
svm_speech_30_sitofp_32ns_32_2_no_dsp_1
svm_speech_30_fptrunc_64ns_32_1_no_dsp_1
svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1
svm_speech_30_sitodp_32ns_64_2_no_dsp_1
svm_speech_30_c_CompactClassificationECOC_pre_1_negloss_RAM_AUTO_1R1W
svm_speech_30_Mdl_BinaryLearners_RAM_AUTO_1R1W
svm_speech_30_control_s_axi
svm_speech_30_inputpart1_s_axi
svm_speech_30_inputpart2_s_axi
svm_speech_30_inputpart3_s_axi
svm_speech_30_inputpart4_s_axi
svm_speech_30_Pipeline_1
svm_speech_30_Pipeline_2
svm_speech_30_Pipeline_3
svm_speech_30_Pipeline_4
svm_speech_30_Pipeline_5
svm_speech_30_Pipeline_6
svm_speech_30_Pipeline_7
svm_speech_30_Pipeline_8
svm_speech_30_Pipeline_9
svm_speech_30_Pipeline_10
rtIsNaNF
c_CompactClassificationECOC_pre_1
svm_speech_30
' rtl_lang='vhdl' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.constraint.tcl 
Execute     sc_get_clocks svm_speech_30 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_sitodp_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_sitofp_32ns_32_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to svm_speech_30
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=svm_speech_30
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.constraint.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl vhdl'
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.constraint.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vhdl syn exec C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/vhdl/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix svm_speech_30_ TopModuleNoPrefix svm_speech_30 TopModuleWithPrefix svm_speech_30' export_design_flow='syn' impl_dir='C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl' lang='vhdl' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/report/vhdl/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode00000229E35CFC64' export_design_flow='syn' export_rpt='C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/report/vhdl/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s SVM_speech_30/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file SVM_speech_30/solution1/impl/export.zip
Command   export_design done; 562.783 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 562.783 seconds; current allocated memory: 31.207 MB.
Command ap_source done; 574.221 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1 opened at Sat Dec 24 04:42:11 +0100 2022
Execute     ap_set_clock -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.43 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.536 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=120 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=120
Execute     config_compile -name_max_length=120 
INFO: [XFORM 203-1161] The maximum of name length is set to 120.
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=100 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100
Execute     config_export -vivado_clock=100 
Command   open_solution done; 0.646 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 120.
Command   set_part done; 0.117 sec.
Execute   create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
Execute     ap_set_clock -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute   config_compile -name_max_length 120 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 120 
INFO: [XFORM 203-1161] The maximum of name length is set to 120.
Execute   config_cosim -rtl vhdl 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl 
Execute   config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 100 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 100 
Execute   source ./SVM_speech_30/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SVM_speech_30/solution1/directives.tcl
Execute     set_directive_interface -mode s_axilite svm_speech_30 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite svm_speech_30 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in2 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in6 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in6 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in8 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in8 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in7 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in7 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in5 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in5 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in1 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in4 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in4 
Execute     set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in3 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart1 svm_speech_30 in3 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in11 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in11 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in10 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in10 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in12 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in12 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in13 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in13 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in15 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in15 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in16 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in16 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in9 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in9 
Execute     set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in14 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart2 svm_speech_30 in14 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in21 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in21 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in19 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in19 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in17 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in17 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in24 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in24 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in20 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in20 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in18 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in18 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in22 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in22 
Execute     set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in23 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart3 svm_speech_30 in23 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in28 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in28 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in29 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in29 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in31 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in31 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in26 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in26 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in32 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in32 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in30 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in30 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in27 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in27 
Execute     set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in25 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -bundle inputpart4 svm_speech_30 in25 
Command   ap_source done; 0.16 sec.
Execute   export_design -rtl vhdl -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=vhdl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl vhdl
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl vhdl'
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=100 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=svm_speech_30 xml_exists=1
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to svm_speech_30
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=33
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=49 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='svm_speech_30_svm_speech_30_Pipeline_1_dv_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_2_dv1_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_3_dv2_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_4_dv3_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_5_dv4_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_6_dv5_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_7_dv6_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_8_dv7_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_9_dv8_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_svm_speech_30_Pipeline_10_dv9_ROM_AUTO_1R
svm_speech_30_flow_control_loop_pipe_sequential_init
svm_speech_30_fpext_32ns_64_1_no_dsp_1
svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1
svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1
svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1
svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1
svm_speech_30_sitofp_32ns_32_2_no_dsp_1
svm_speech_30_fptrunc_64ns_32_1_no_dsp_1
svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1
svm_speech_30_sitodp_32ns_64_2_no_dsp_1
svm_speech_30_c_CompactClassificationECOC_pre_1_negloss_RAM_AUTO_1R1W
svm_speech_30_Mdl_BinaryLearners_RAM_AUTO_1R1W
svm_speech_30_control_s_axi
svm_speech_30_inputpart1_s_axi
svm_speech_30_inputpart2_s_axi
svm_speech_30_inputpart3_s_axi
svm_speech_30_inputpart4_s_axi
svm_speech_30_Pipeline_1
svm_speech_30_Pipeline_2
svm_speech_30_Pipeline_3
svm_speech_30_Pipeline_4
svm_speech_30_Pipeline_5
svm_speech_30_Pipeline_6
svm_speech_30_Pipeline_7
svm_speech_30_Pipeline_8
svm_speech_30_Pipeline_9
svm_speech_30_Pipeline_10
rtIsNaNF
c_CompactClassificationECOC_pre_1
svm_speech_30
' rtl_lang='vhdl' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_1.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_2.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_3.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_4.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_5.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_6.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_7.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_8.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_9.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30_Pipeline_10.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/rtIsNaNF.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/c_CompactClassificationECOC_pre_1.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.constraint.tcl 
Execute     sc_get_clocks svm_speech_30 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_sitodp_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/misc/svm_speech_30_sitofp_32ns_32_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to svm_speech_30
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.compgen.dataonly.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=svm_speech_30
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.constraint.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl vhdl'
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.constraint.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/svm_speech_30.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vhdl syn exec C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/vhdl/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix svm_speech_30_ TopModuleNoPrefix svm_speech_30 TopModuleWithPrefix svm_speech_30' export_design_flow='syn' impl_dir='C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl' lang='vhdl' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/report/vhdl/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001ECC65646DC' export_design_flow='syn' export_rpt='C:/Users/ihsan/Documents/MATLAB/svm_speech_23122022_30data_/HLS/SVM_speech_30/solution1/impl/report/vhdl/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s SVM_speech_30/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file SVM_speech_30/solution1/impl/export.zip
Command   export_design done; 500.801 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 500.801 seconds; current allocated memory: 32.359 MB.
Command ap_source done; 512.033 sec.
Execute cleanup_all 
