INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hakan/Downloads/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hakan/Downloads/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/elevator_control_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator_control_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hakan/Downloads/ssd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hakan/term_project_debug/term_project_debug.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
