{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607038398909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607038398910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 16:33:18 2020 " "Processing started: Thu Dec 03 16:33:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607038398910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038398910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Audio_Codec -c Audio_Codec " "Command: quartus_map --read_settings_files=on --write_settings_files=off Audio_Codec -c Audio_Codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038398911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607038400352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607038400353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cu_fall_2020/fpga/audiocodec/de10-standard-audio-codec-project/src/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /cu_fall_2020/fpga/audiocodec/de10-standard-audio-codec-project/src/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../src/clk_divider.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/clk_divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607038414465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cu_fall_2020/fpga/audiocodec/de10-standard-audio-codec-project/src/i2cstate.v 1 1 " "Found 1 design units, including 1 entities, in source file /cu_fall_2020/fpga/audiocodec/de10-standard-audio-codec-project/src/i2cstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2Cstate " "Found entity 1: I2Cstate" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607038414473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cu_fall_2020/fpga/audiocodec/de10-standard-audio-codec-project/src/audio_tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /cu_fall_2020/fpga/audiocodec/de10-standard-audio-codec-project/src/audio_tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Tri_State " "Found entity 1: Audio_Tri_State" {  } { { "../src/Audio_Tri_State.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Tri_State.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607038414480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cu_fall_2020/fpga/audiocodec/de10-standard-audio-codec-project/src/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /cu_fall_2020/fpga/audiocodec/de10-standard-audio-codec-project/src/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Codec " "Found entity 1: Audio_Codec" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607038414488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_pll " "Found entity 1: audio_pll" {  } { { "audio_pll.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/quartus/audio_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607038414498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll/audio_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_pll/audio_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_pll_0002 " "Found entity 1: audio_pll_0002" {  } { { "audio_pll/audio_pll_0002.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/quartus/audio_pll/audio_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607038414507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_memory " "Found entity 1: audio_memory" {  } { { "audio_memory.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/quartus/audio_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607038414512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Audio_Codec " "Elaborating entity \"Audio_Codec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607038414583 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Audio_Codec.v(21) " "Output port \"LEDR\" at Audio_Codec.v(21) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Audio_Codec.v(24) " "Output port \"HEX0\" at Audio_Codec.v(24) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Audio_Codec.v(25) " "Output port \"HEX1\" at Audio_Codec.v(25) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Audio_Codec.v(26) " "Output port \"HEX2\" at Audio_Codec.v(26) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Audio_Codec.v(27) " "Output port \"HEX3\" at Audio_Codec.v(27) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Audio_Codec.v(28) " "Output port \"HEX4\" at Audio_Codec.v(28) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Audio_Codec.v(29) " "Output port \"HEX5\" at Audio_Codec.v(29) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR Audio_Codec.v(32) " "Output port \"DRAM_ADDR\" at Audio_Codec.v(32) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA Audio_Codec.v(33) " "Output port \"DRAM_BA\" at Audio_Codec.v(33) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N Audio_Codec.v(34) " "Output port \"DRAM_CAS_N\" at Audio_Codec.v(34) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE Audio_Codec.v(35) " "Output port \"DRAM_CKE\" at Audio_Codec.v(35) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414625 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Audio_Codec.v(36) " "Output port \"DRAM_CLK\" at Audio_Codec.v(36) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N Audio_Codec.v(37) " "Output port \"DRAM_CS_N\" at Audio_Codec.v(37) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM Audio_Codec.v(39) " "Output port \"DRAM_LDQM\" at Audio_Codec.v(39) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N Audio_Codec.v(40) " "Output port \"DRAM_RAS_N\" at Audio_Codec.v(40) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM Audio_Codec.v(41) " "Output port \"DRAM_UDQM\" at Audio_Codec.v(41) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N Audio_Codec.v(42) " "Output port \"DRAM_WE_N\" at Audio_Codec.v(42) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT Audio_Codec.v(48) " "Output port \"AUD_DACDAT\" at Audio_Codec.v(48) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK Audio_Codec.v(50) " "Output port \"AUD_XCK\" at Audio_Codec.v(50) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST Audio_Codec.v(53) " "Output port \"ADC_CONVST\" at Audio_Codec.v(53) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN Audio_Codec.v(54) " "Output port \"ADC_DIN\" at Audio_Codec.v(54) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK Audio_Codec.v(56) " "Output port \"ADC_SCLK\" at Audio_Codec.v(56) has no driver" {  } { { "../src/Audio_Codec.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607038414626 "|Audio_Codec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_divider\"" {  } { { "../src/Audio_Codec.v" "clk_divider" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607038414631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clk_divider.v(29) " "Verilog HDL assignment warning at clk_divider.v(29): truncated value with size 32 to match size of target (24)" {  } { { "../src/clk_divider.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/clk_divider.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607038414632 "|Audio_Codec|clk_divider:clk_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2Cstate I2Cstate:I2Cstate " "Elaborating entity \"I2Cstate\" for hierarchy \"I2Cstate:I2Cstate\"" {  } { { "../src/Audio_Codec.v" "I2Cstate" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607038414634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2Cstate.v(62) " "Verilog HDL assignment warning at I2Cstate.v(62): truncated value with size 32 to match size of target (2)" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607038414637 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2Cstate.v(170) " "Verilog HDL assignment warning at I2Cstate.v(170): truncated value with size 32 to match size of target (4)" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607038414638 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state I2Cstate.v(177) " "Verilog HDL Always Construct warning at I2Cstate.v(177): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607038414638 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clkClk I2Cstate.v(180) " "Verilog HDL Always Construct warning at I2Cstate.v(180): variable \"clkClk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607038414638 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SDAT I2Cstate.v(183) " "Verilog HDL Always Construct warning at I2Cstate.v(183): inferring latch(es) for variable \"SDAT\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607038414639 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ACK_received I2Cstate.v(183) " "Verilog HDL Always Construct warning at I2Cstate.v(183): inferring latch(es) for variable \"ACK_received\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607038414639 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACK_received.100 I2Cstate.v(183) " "Inferred latch for \"ACK_received.100\" at I2Cstate.v(183)" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414640 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACK_received.010 I2Cstate.v(183) " "Inferred latch for \"ACK_received.010\" at I2Cstate.v(183)" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414641 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACK_received.001 I2Cstate.v(183) " "Inferred latch for \"ACK_received.001\" at I2Cstate.v(183)" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414641 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACK_received.000 I2Cstate.v(183) " "Inferred latch for \"ACK_received.000\" at I2Cstate.v(183)" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414641 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDAT I2Cstate.v(183) " "Inferred latch for \"SDAT\" at I2Cstate.v(183)" {  } { { "../src/I2Cstate.v" "" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/I2Cstate.v" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038414641 "|Audio_Codec|I2Cstate:I2Cstate"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "KEY I2Cstate " "Port \"KEY\" does not exist in macrofunction \"I2Cstate\"" {  } { { "../src/Audio_Codec.v" "I2Cstate" { Text "D:/CU_Fall_2020/FPGA/audioCodec/DE10-Standard-Audio-Codec-Project/src/Audio_Codec.v" 103 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607038414842 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607038414936 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607038415297 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 03 16:33:35 2020 " "Processing ended: Thu Dec 03 16:33:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607038415297 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607038415297 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607038415297 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038415297 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 31 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 31 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607038416113 ""}
