
*** Running vivado
    with args -log soc_div_gen_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_div_gen_0_3.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_div_gen_0_3.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 408.301 ; gain = 99.367
INFO: [Synth 8-638] synthesizing module 'soc_div_gen_0_3' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_3/synth/soc_div_gen_0_3.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'soc_div_gen_0_3' (35#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_3/synth/soc_div_gen_0_3.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 568.680 ; gain = 259.746
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 568.680 ; gain = 259.746
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 857.777 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 857.777 ; gain = 548.844
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 857.777 ; gain = 548.844
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 857.777 ; gain = 548.844
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 857.777 ; gain = 548.844
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 857.777 ; gain = 548.844
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 873.574 ; gain = 564.641
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 889.730 ; gain = 580.797
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 907.445 ; gain = 598.512
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 907.445 ; gain = 598.512
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 907.445 ; gain = 598.512
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 907.445 ; gain = 598.512
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 907.445 ; gain = 598.512
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 907.445 ; gain = 598.512
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 907.445 ; gain = 598.512

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    66|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     3|
|4     |DSP48E1_2 |     8|
|5     |DSP48E1_3 |     9|
|6     |LUT1      |   104|
|7     |LUT2      |   252|
|8     |LUT3      |   449|
|9     |LUT4      |   139|
|10    |LUT5      |   262|
|11    |LUT6      |   313|
|12    |MUXCY     |   145|
|13    |MUXF7     |    16|
|14    |MUXF8     |     8|
|15    |RAMB16    |     1|
|16    |SRL16E    |   368|
|17    |SRLC32E   |     2|
|18    |XORCY     |   128|
|19    |FDE       |    16|
|20    |FDRE      |  2595|
|21    |FDSE      |    31|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 907.445 ; gain = 598.512
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 907.445 ; gain = 608.406
