

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_626_6'
================================================================
* Date:           Mon Nov 17 11:04:03 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       65|  20.000 ns|  0.650 us|    2|   65|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_626_6  |        0|       63|         2|          1|          1|  0 ~ 63|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|     75|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln626_fu_161_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln626_fu_155_p2  |      icmp|   0|  0|  23|          16|          16|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  39|          23|          19|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|    6|         12|
    |k_fu_52                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |k_fu_52                  |  6|   0|    6|          0|
    |zext_ln626_reg_189       |  6|   0|   64|         58|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   73|         58|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_626_6|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_626_6|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_626_6|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_626_6|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_626_6|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_626_6|  return value|
|count_reload               |   in|   16|     ap_none|                                               count_reload|        scalar|
|obj_x_address0             |  out|    5|   ap_memory|                                                      obj_x|         array|
|obj_x_ce0                  |  out|    1|   ap_memory|                                                      obj_x|         array|
|obj_x_we0                  |  out|    1|   ap_memory|                                                      obj_x|         array|
|obj_x_d0                   |  out|   16|   ap_memory|                                                      obj_x|         array|
|obj_y_address0             |  out|    5|   ap_memory|                                                      obj_y|         array|
|obj_y_ce0                  |  out|    1|   ap_memory|                                                      obj_y|         array|
|obj_y_we0                  |  out|    1|   ap_memory|                                                      obj_y|         array|
|obj_y_d0                   |  out|   16|   ap_memory|                                                      obj_y|         array|
|obj_is_green_address0      |  out|    5|   ap_memory|                                               obj_is_green|         array|
|obj_is_green_ce0           |  out|    1|   ap_memory|                                               obj_is_green|         array|
|obj_is_green_we0           |  out|    1|   ap_memory|                                               obj_is_green|         array|
|obj_is_green_d0            |  out|    1|   ap_memory|                                               obj_is_green|         array|
|obj_x_buf_address0         |  out|    5|   ap_memory|                                                  obj_x_buf|         array|
|obj_x_buf_ce0              |  out|    1|   ap_memory|                                                  obj_x_buf|         array|
|obj_x_buf_q0               |   in|   16|   ap_memory|                                                  obj_x_buf|         array|
|obj_y_buf_address0         |  out|    5|   ap_memory|                                                  obj_y_buf|         array|
|obj_y_buf_ce0              |  out|    1|   ap_memory|                                                  obj_y_buf|         array|
|obj_y_buf_q0               |   in|   16|   ap_memory|                                                  obj_y_buf|         array|
|obj_is_green_buf_address0  |  out|    5|   ap_memory|                                           obj_is_green_buf|         array|
|obj_is_green_buf_ce0       |  out|    1|   ap_memory|                                           obj_is_green_buf|         array|
|obj_is_green_buf_q0        |   in|    1|   ap_memory|                                           obj_is_green_buf|         array|
+---------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %obj_is_green, i64 666, i64 207, i64 1"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_y, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_x, i64 666, i64 207, i64 1"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%count_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %count_reload"   --->   Operation 12 'read' 'count_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc753"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_1 = load i6 %k" [obj_detect.cpp:626]   --->   Operation 15 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln626_1 = zext i6 %k_1" [obj_detect.cpp:626]   --->   Operation 16 'zext' 'zext_ln626_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.07ns)   --->   "%icmp_ln626 = icmp_eq  i16 %zext_ln626_1, i16 %count_reload_read" [obj_detect.cpp:626]   --->   Operation 17 'icmp' 'icmp_ln626' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 63, i64 0"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln626 = add i6 %k_1, i6 1" [obj_detect.cpp:626]   --->   Operation 19 'add' 'add_ln626' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln626 = br i1 %icmp_ln626, void %for.inc753.split, void %for.end755.loopexit.exitStub" [obj_detect.cpp:626]   --->   Operation 20 'br' 'br_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln626 = zext i6 %k_1" [obj_detect.cpp:626]   --->   Operation 21 'zext' 'zext_ln626' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%obj_x_buf_addr = getelementptr i16 %obj_x_buf, i64 0, i64 %zext_ln626" [obj_detect.cpp:628]   --->   Operation 22 'getelementptr' 'obj_x_buf_addr' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%obj_x_buf_load = load i5 %obj_x_buf_addr" [obj_detect.cpp:628]   --->   Operation 23 'load' 'obj_x_buf_load' <Predicate = (!icmp_ln626)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%obj_y_buf_addr = getelementptr i16 %obj_y_buf, i64 0, i64 %zext_ln626" [obj_detect.cpp:629]   --->   Operation 24 'getelementptr' 'obj_y_buf_addr' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%obj_y_buf_load = load i5 %obj_y_buf_addr" [obj_detect.cpp:629]   --->   Operation 25 'load' 'obj_y_buf_load' <Predicate = (!icmp_ln626)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%obj_is_green_buf_addr = getelementptr i1 %obj_is_green_buf, i64 0, i64 %zext_ln626" [obj_detect.cpp:630]   --->   Operation 26 'getelementptr' 'obj_is_green_buf_addr' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%obj_is_green_buf_load = load i5 %obj_is_green_buf_addr" [obj_detect.cpp:630]   --->   Operation 27 'load' 'obj_is_green_buf_load' <Predicate = (!icmp_ln626)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln626 = store i6 %add_ln626, i6 %k" [obj_detect.cpp:626]   --->   Operation 28 'store' 'store_ln626' <Predicate = (!icmp_ln626)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln626)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln627 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [obj_detect.cpp:627]   --->   Operation 29 'specpipeline' 'specpipeline_ln627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln626 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [obj_detect.cpp:626]   --->   Operation 30 'specloopname' 'specloopname_ln626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%obj_x_buf_load = load i5 %obj_x_buf_addr" [obj_detect.cpp:628]   --->   Operation 31 'load' 'obj_x_buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%obj_x_addr = getelementptr i16 %obj_x, i64 0, i64 %zext_ln626" [obj_detect.cpp:628]   --->   Operation 32 'getelementptr' 'obj_x_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln628 = store i16 %obj_x_buf_load, i5 %obj_x_addr" [obj_detect.cpp:628]   --->   Operation 33 'store' 'store_ln628' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%obj_y_buf_load = load i5 %obj_y_buf_addr" [obj_detect.cpp:629]   --->   Operation 34 'load' 'obj_y_buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%obj_y_addr = getelementptr i16 %obj_y, i64 0, i64 %zext_ln626" [obj_detect.cpp:629]   --->   Operation 35 'getelementptr' 'obj_y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln629 = store i16 %obj_y_buf_load, i5 %obj_y_addr" [obj_detect.cpp:629]   --->   Operation 36 'store' 'store_ln629' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%obj_is_green_buf_load = load i5 %obj_is_green_buf_addr" [obj_detect.cpp:630]   --->   Operation 37 'load' 'obj_is_green_buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%obj_is_green_addr = getelementptr i1 %obj_is_green, i64 0, i64 %zext_ln626" [obj_detect.cpp:630]   --->   Operation 38 'getelementptr' 'obj_is_green_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln630 = store i1 %obj_is_green_buf_load, i5 %obj_is_green_addr" [obj_detect.cpp:630]   --->   Operation 39 'store' 'store_ln630' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln626 = br void %for.inc753" [obj_detect.cpp:626]   --->   Operation 40 'br' 'br_ln626' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ count_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ obj_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ obj_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ obj_is_green]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ obj_x_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ obj_y_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ obj_is_green_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 010]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
count_reload_read     (read             ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
k_1                   (load             ) [ 000]
zext_ln626_1          (zext             ) [ 000]
icmp_ln626            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln626             (add              ) [ 000]
br_ln626              (br               ) [ 000]
zext_ln626            (zext             ) [ 011]
obj_x_buf_addr        (getelementptr    ) [ 011]
obj_y_buf_addr        (getelementptr    ) [ 011]
obj_is_green_buf_addr (getelementptr    ) [ 011]
store_ln626           (store            ) [ 000]
specpipeline_ln627    (specpipeline     ) [ 000]
specloopname_ln626    (specloopname     ) [ 000]
obj_x_buf_load        (load             ) [ 000]
obj_x_addr            (getelementptr    ) [ 000]
store_ln628           (store            ) [ 000]
obj_y_buf_load        (load             ) [ 000]
obj_y_addr            (getelementptr    ) [ 000]
store_ln629           (store            ) [ 000]
obj_is_green_buf_load (load             ) [ 000]
obj_is_green_addr     (getelementptr    ) [ 000]
store_ln630           (store            ) [ 000]
br_ln626              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="count_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="obj_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obj_x"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="obj_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obj_y"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="obj_is_green">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obj_is_green"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="obj_x_buf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obj_x_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="obj_y_buf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obj_y_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="obj_is_green_buf">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obj_is_green_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="count_reload_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_reload_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="obj_x_buf_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obj_x_buf_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="obj_x_buf_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="obj_y_buf_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obj_y_buf_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="obj_y_buf_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="obj_is_green_buf_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obj_is_green_buf_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="obj_is_green_buf_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="obj_x_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="6" slack="1"/>
<pin id="105" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obj_x_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln628_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="obj_y_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="1"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obj_y_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln629_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="obj_is_green_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="1"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obj_is_green_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln630_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="6" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="k_1_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln626_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln626_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln626_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln626/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln626_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln626/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln626_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln626/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln626_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="0" index="1" bw="6" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln626/1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="k_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="189" class="1005" name="zext_ln626_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln626 "/>
</bind>
</comp>

<comp id="196" class="1005" name="obj_x_buf_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="1"/>
<pin id="198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="obj_x_buf_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="obj_y_buf_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="obj_y_buf_addr "/>
</bind>
</comp>

<comp id="206" class="1005" name="obj_is_green_buf_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="1"/>
<pin id="208" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="obj_is_green_buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="69" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="82" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="95" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="56" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="148" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="178"><net_src comp="161" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="52" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="192"><net_src comp="167" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="199"><net_src comp="62" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="204"><net_src comp="75" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="209"><net_src comp="88" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: obj_x | {2 }
	Port: obj_y | {2 }
	Port: obj_is_green | {2 }
	Port: obj_x_buf | {}
	Port: obj_y_buf | {}
	Port: obj_is_green_buf | {}
 - Input state : 
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_626_6 : count_reload | {1 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_626_6 : obj_x | {}
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_626_6 : obj_y | {}
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_626_6 : obj_is_green | {}
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_626_6 : obj_x_buf | {1 2 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_626_6 : obj_y_buf | {1 2 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_626_6 : obj_is_green_buf | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_1 : 1
		zext_ln626_1 : 2
		icmp_ln626 : 3
		add_ln626 : 2
		br_ln626 : 4
		zext_ln626 : 2
		obj_x_buf_addr : 3
		obj_x_buf_load : 4
		obj_y_buf_addr : 3
		obj_y_buf_load : 4
		obj_is_green_buf_addr : 3
		obj_is_green_buf_load : 4
		store_ln626 : 3
	State 2
		store_ln628 : 1
		store_ln629 : 1
		store_ln630 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln626_fu_155      |    0    |    23   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln626_fu_161       |    0    |    14   |
|----------|------------------------------|---------|---------|
|   read   | count_reload_read_read_fu_56 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |      zext_ln626_1_fu_151     |    0    |    0    |
|          |       zext_ln626_fu_167      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    37   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|          k_reg_179          |    6   |
|obj_is_green_buf_addr_reg_206|    5   |
|    obj_x_buf_addr_reg_196   |    5   |
|    obj_y_buf_addr_reg_201   |    5   |
|      zext_ln626_reg_189     |   64   |
+-----------------------------+--------+
|            Total            |   85   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_82 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_95 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   37   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   85   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   85   |   64   |
+-----------+--------+--------+--------+
