Circuit,Area_um_2_,Total_Power_nW_,Delay_ps__Critical_Path
GeLU_Config2_Approx_100_5bit_cir11,13.68,156.277,580
GeLU_Config2_Approx_10_5bit_cir9,14.022,128.81,501
GeLU_Config2_Approx_100_10_5bit_cir18,14.022,162.397,420
GeLU_Config3_Approx_100_5bit_cir10,14.022,165.886,401
GeLU_Config3_Approx_100_10_5bit_cir3,14.022,166.555,591
GeLU_Config3_Approx_100_10_5bit_cir17,14.364,144.171,403
GeLU_Config2_Approx_100_10_5bit_cir14,14.364,152.552,522
GeLU_Config3_Approx_10_10_SL_5bit_cir10,14.364,160.801,452
GeLU_Config3_Approx_100_10_5bit_cir5,14.706,101.191,432
GeLU_Config3_Approx_100_10_5bit_cir8,14.706,142.824,558
GeLU_Config2_Approx_100_10_5bit_cir1,14.706,143.58,481
GeLU_Config2_Approx_10_5bit_cir19,14.706,162.821,533
GeLU_Config3_Approx_10_5bit_cir17,14.706,188.553,500
GeLU_Config3_Approx_10_5bit_cir9,15.048,139.733,416
GeLU_Config2_Approx_100_5bit_cir16,15.048,141.256,444
GeLU_Config3_Approx_100_10_5bit_cir16,15.048,167.416,521
GeLU_Config2_Approx_100_5bit_cir12,15.048,180.284,644
GeLU_Config2_Approx_100_10_5bit_cir3,15.048,186.362,446
GeLU_Config3_Approx_100_10_5bit_cir9,15.048,195.645,583
GeLU_Config2_Approx_100_5bit_cir19,15.39,176.109,536
GeLU_Config2_Approx_100_10_5bit_cir12,15.39,199.588,709
GeLU_Config2_Approx_100_10_5bit_cir9,15.732,104.896,570
GeLU_Config3_Approx_100_10_5bit_cir19,15.732,121.259,612
GeLU_Config2_Approx_100_5bit_cir1,15.732,121.657,474
GeLU_Config2_Approx_100_10_5bit_cir0,15.732,127.82,615
GeLU_Config3_Approx_100_10_5bit_cir7,15.732,135.414,541
GeLU_Config2_Approx_100_10_5bit_cir10,15.732,174.157,334
GeLU_Config3_Approx_100_10_5bit_cir0,15.732,181.741,642
GeLU_Config2_Approx_100_10_5bit_cir6,16.074,121.204,615
GeLU_Config2_Approx_10_5bit_cir4,16.074,123.529,622
GeLU_Config3_Approx_10_5bit_cir2,16.074,136.831,604
GeLU_Config2_Approx_10_5bit_cir7,16.074,180.157,466
GeLU_Config2_Approx_100_10_5bit_cir15,16.074,204.61,556
GeLU_Config3_Approx_100_10_5bit_cir14,16.416,109.71,577
GeLU_Config3_Approx_100_5bit_cir16,16.416,115.822,622
GeLU_Config2_Approx_100_10_5bit_cir8,16.416,116.223,622
GeLU_Config2_Approx_100_5bit_cir17,16.416,209.533,630
GeLU_Config2_Approx_10_5bit_cir0,16.758,133.824,579
GeLU_Config2_Approx_10_5bit_cir15,16.758,160.316,637
GeLU_Config2_Approx_10_5bit_cir1,17.442,140.479,468
GeLU_Config2_Approx_100_10_5bit_cir11,17.442,186.63,423
GeLU_Config2_Approx_100_10_5bit_cir17,17.784,154.103,722
GeLU_Config2_Approx_10_5bit_cir18,17.784,173.344,583
GeLU_Config2_Approx_100_10_5bit_cir2,18.126,218.142,472
GeLU_Config1_Approx_10_5bit_cir10,20.178,189.148,605
GeLU_Config1_Approx_10_5bit_cir3,20.52,263.943,708
GeLU_Config1_Approx_100_10_5bit_cir11,21.546,309.364,717
GeLU_Config1_Approx_100_10_5bit_cir16,21.888,214.206,716
GeLU_Config1_Approx_100_5bit_cir5,21.888,225.198,940
GeLU_Config1_Approx_100_10_5bit_cir7,22.23,268.881,780
GeLU_Config1_Approx_10_5bit_cir9,22.572,236.437,878
GeLU_Config1_Approx_10_5bit_cir19,22.914,255.031,827
GeLU_Config1_Approx_100_5bit_cir19,23.256,178.076,593
GeLU_Config1_Approx_100_10_5bit_cir3,23.256,184.837,800
GeLU_Config1_Approx_100_5bit_cir15,23.256,192.392,761
GeLU_Config1_Approx_100_5bit_cir14,23.256,238.253,627
GeLU_Config1_Approx_100_10_5bit_cir9,23.256,244.021,546
GeLU_Config1_Approx_100_5bit_cir8,24.282,182.411,693
GeLU_Config1_Approx_10_5bit_cir14,24.282,190.73,732
GeLU_Config1_Approx_100_5bit_cir0,24.282,251.904,638
GeLU_Config1_Approx_10_5bit_cir17,24.282,277.428,758
GeLU_Config1_Approx_100_5bit_cir3,24.966,189.555,805
GeLU_Config1_Approx_100_10_5bit_cir15,26.676,230.284,1004
GeLU_Config3_Approx_100_5bit_cir13,13.68,127.789,334
GeLU_Config4_Approx_100_5bit_cir13,13.68,127.789,334
GeLU_Config3_Approx_100_5bit_cir12,14.364,139.437,334
GeLU_Config3_Approx_10_5bit_cir6,11.97,124.719,334
GeLU_Config2_Approx_10_10_SL_5bit_cir12,14.364,139.437,334
GeLU_Config1_Approx_100_5bit_cir1,20.178,210.915,426
GeLU_Config1_Approx_100_5bit_cir18,20.862,182.844,790
GeLU_Config1_Approx_100_10_5bit_cir12,20.862,199.368,669
GeLU_Config1_Approx_10_10_SL_5bit_cir8,20.862,204.383,757
GeLU_Config1_Approx_100_5bit_cir9,20.862,207.825,630
GeLU_Config1_Approx_100_5bit_cir16,21.204,191.561,710
GeLU_Config1_Approx_100_10_5bit_cir1,21.204,198.412,630
GeLU_Config1_Approx_100_5bit_cir10,21.204,213.841,436
GeLU_Config1_Approx_100_10_5bit_cir6,21.888,226.347,740
GeLU_Config1_Approx_100_5bit_cir13,23.256,251.655,838
GeLU_Config1_Approx_100_5bit_cir12,23.598,229.301,609
GeLU_Config1_Approx_100_5bit_cir2,24.624,270.883,731
GeLU_Config1_Approx_10_5bit_cir16,25.308,242.949,560
GeLU_Config2_Approx_10_10_SL_5bit_cir16,11.97,124.719,334
GeLU_Config3_Approx_10_10_SL_5bit_cir11,12.996,135.118,279
GeLU_Config3_Approx_10_10_SL_5bit_cir6,12.312,134.383,479
GeLU_Config3_Approx_10_10_SL_5bit_cir5,12.654,146.671,474
GeLU_Config3_Approx_10_10_SL_5bit_cir16,12.654,183.36,574
GeLU_Config3_Approx_10_10_SL_5bit_cir9,13.338,95.989,468
GeLU_Config3_Approx_10_10_SL_5bit_cir2,13.338,172.818,598
GeLU_Config3_Approx_10_10_SL_5bit_cir0,13.68,114.777,653
GeLU_Config3_Approx_10_10_SL_5bit_cir4,13.68,120.842,516
GeLU_Config3_Approx_10_10_SL_5bit_cir17,14.022,141.555,536
GeLU_Config3_Approx_10_10_SL_5bit_cir14,14.364,110.833,407
GeLU_Config3_Approx_10_10_SL_5bit_cir3,14.364,133.692,528
GeLU_Config3_Approx_10_10_SL_5bit_cir1,14.706,147.977,282
GeLU_Config3_Approx_10_10_SL_5bit_cir8,15.048,245.205,516
GeLU_Config3_Approx_10_10_SL_5bit_cir18,15.39,123.852,589
GeLU_Config3_Approx_10_10_SL_5bit_cir7,15.39,143.204,519
GeLU_Config1_Approx_100_5bit_cir4,23.94,272.406,595
GeLU_Config4_Approx_10_10_SL_5bit_cir11,12.996,135.118,279
GeLU_Config1_Approx_100_10_5bit_cir10,22.23,239.399,686
GeLU_Config1_Approx_10_5bit_cir6,25.65,280.597,927
GeLU_Config4_Approx_10_10_SL_5bit_cir6,12.312,134.383,479
GeLU_Config4_Approx_10_10_SL_5bit_cir5,12.654,146.671,474
GeLU_Config4_Approx_10_10_SL_5bit_cir16,12.654,183.36,574
GeLU_Config4_Approx_10_10_SL_5bit_cir9,13.338,95.989,468
GeLU_Config2_Approx_10_10_SL_5bit_cir9,13.338,161.774,417
GeLU_Config4_Approx_10_10_SL_5bit_cir2,13.338,172.818,598
GeLU_Config2_Approx_10_10_SL_5bit_cir8,13.68,94.898,463
GeLU_Config2_Approx_10_10_SL_5bit_cir1,13.68,108.392,521
GeLU_Config4_Approx_10_10_SL_5bit_cir0,13.68,114.777,653
GeLU_Config2_Approx_10_10_SL_5bit_cir17,13.68,115.358,475
GeLU_Config4_Approx_10_10_SL_5bit_cir4,13.68,120.842,516
GeLU_Config2_Approx_10_10_SL_5bit_cir3,14.022,97.661,477
GeLU_Config4_Approx_10_10_SL_5bit_cir17,14.022,141.555,536
GeLU_Config2_Approx_10_10_SL_5bit_cir5,14.022,154.594,630
GeLU_Config2_Approx_10_10_SL_5bit_cir15,14.364,107.093,604
GeLU_Config2_Approx_10_10_SL_5bit_cir6,14.364,108.592,529
GeLU_Config4_Approx_10_10_SL_5bit_cir14,14.364,110.833,407
GeLU_Config4_Approx_10_10_SL_5bit_cir3,14.364,133.692,528
GeLU_Config2_Approx_10_10_SL_5bit_cir13,14.364,152.582,386
GeLU_Config2_Approx_10_10_SL_5bit_cir10,14.364,162.154,524
GeLU_Config2_Approx_10_10_SL_5bit_cir2,14.364,193.45,526
GeLU_Config2_Approx_10_10_SL_5bit_cir0,14.706,147.977,282
GeLU_Config4_Approx_10_10_SL_5bit_cir8,15.048,245.205,516
GeLU_Config4_Approx_10_10_SL_5bit_cir18,15.39,123.852,589
GeLU_Config4_Approx_10_10_SL_5bit_cir7,15.39,143.204,519
GeLU_Config3_Approx_10_5bit_cir16,14.022,136.113,267
GeLU_Config1_Approx_100_5bit_cir17,24.966,265.995,827
GeLU_Config1_Approx_10_5bit_cir11,22.572,210.267,421
GeLU_Config1_Approx_100_5bit_cir11,23.256,176.816,834
GeLU_Config4_Approx_10_5bit_cir16,14.022,136.113,267
GeLU_Config1_Approx_100_10_5bit_cir0,22.572,287.431,754
GeLU_Config1_Approx_100_10_5bit_cir13,21.204,192.935,652
GeLU_Config1_Approx_100_10_5bit_cir19,21.204,204.679,738
GeLU_Config1_Approx_100_10_5bit_cir14,25.992,262.299,1005
GeLU_Config1_Approx_100_10_5bit_cir5,20.862,248.082,867
GeLU_Config1_Approx_10_5bit_cir8,24.624,257.322,1073
GeLU_Config1_Approx_10_5bit_cir18,18.81,165.825,528
GeLU_Config1_Approx_100_5bit_cir6,21.888,280.726,722
GeLU_Config1_Approx_10_5bit_cir15,22.23,194.093,670
GeLU_Config1_Approx_100_10_5bit_cir17,22.572,185.946,643
GeLU_Config1_Approx_100_10_5bit_cir8,22.572,195.905,678
GeLU_Config1_Approx_100_10_5bit_cir4,22.572,197.288,686
GeLU_Config1_Approx_100_10_5bit_cir18,22.914,240.21,545
GeLU_Config1_Approx_100_5bit_cir7,18.468,218.481,365
GeLU_Config1_Approx_10_5bit_cir12,22.572,248.884,541
GeLU_Config2_Approx_10_10_SL_5bit_cir18,12.654,101.606,282
GeLU_Config1_Approx_100_10_5bit_cir2,20.178,240.635,714
GeLU_Config1_Approx_10_10_SL_5bit_cir2,16.416,220.271,386
GeLU_Config1_Approx_10_10_SL_5bit_cir15,21.888,211.861,661
GeLU_Config1_Approx_10_5bit_cir7,22.23,208.088,700
GeLU_Config1_Approx_10_10_SL_5bit_cir0,18.81,199.928,582
GeLU_Config1_Approx_10_10_SL_5bit_cir4,16.758,186.65,653
GeLU_Config1_Approx_10_10_SL_5bit_cir13,17.442,194.523,517
GeLU_Config1_Approx_10_10_SL_5bit_cir1,16.758,166.305,453
GeLU_Config1_Approx_10_10_SL_5bit_cir9,15.732,169.06,505
GeLU_Config1_Approx_10_10_SL_5bit_cir14,16.074,190.869,446
GeLU_Config1_Approx_10_10_SL_5bit_cir3,19.836,263.395,751
GeLU_Config1_Approx_10_5bit_cir13,20.178,228.625,614
GeLU_Config1_Approx_10_5bit_cir2,19.836,182.396,598
GeLU_Config1_Approx_10_5bit_cir5,19.494,203.766,614
GeLU_Config1_Approx_10_10_SL_5bit_cir11,14.706,197.781,508
GeLU_Config1_Approx_10_10_SL_5bit_cir17,16.074,215.876,445
GeLU_Config1_Approx_10_10_SL_5bit_cir18,22.572,239.909,721
GeLU_Config1_Approx_10_10_SL_5bit_cir16,16.758,177.659,280
GeLU_Config1_Approx_10_10_SL_5bit_cir5,14.364,143.516,404
GeLU_Config1_Approx_10_10_SL_5bit_cir7,16.074,166.857,623
GeLU_Config1_Approx_10_10_SL_5bit_cir12,14.706,154.233,226
GeLU_Config1_Approx_10_5bit_cir0,19.494,181.234,868
GeLU_Config1_Approx_10_10_SL_5bit_cir19,19.836,225.331,774
GeLU_Config1_Approx_10_10_SL_5bit_cir6,17.442,207.174,548
GeLU_Config1_Approx_10_10_SL_5bit_cir10,14.022,185.074,365
GeLU_Config1_Approx_10_5bit_cir1,17.442,233.793,541
