[{"DBLP title": "Design and Multi-Abstraction-Level Evaluation of a NoC Router for Mixed-Criticality Real-Time Systems.", "DBLP authors": ["Mourad Dridi", "St\u00e9phane Rubini", "Mounir Lallali", "Martha Johanna Sep\u00falveda Fl\u00f3rez", "Frank Singhoff", "Jean-Philippe Diguet"], "year": 2019, "MAG papers": [{"PaperId": 2899598529, "PaperTitle": "design and multi abstraction level evaluation of a noc router for mixed criticality real time systems", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of western brittany": 4.0, "technische universitat munchen": 1.0, "centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "Time-Randomized Wormhole NoCs for Critical Applications.", "DBLP authors": ["Mladen Slijepcevic", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2019, "MAG papers": [{"PaperId": 2914173153, "PaperTitle": "time randomized wormhole nocs for critical applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"spanish national research council": 1.0, "barcelona supercomputing center": 3.0}}], "source": "ES"}, {"DBLP title": "Limit of Hardware Solutions for Self-Protecting Fault-Tolerant NoCs.", "DBLP authors": ["Ahmed Louri", "Jacques Henri Collet", "Avinash Karanth"], "year": 2019, "MAG papers": [{"PaperId": 2910999631, "PaperTitle": "limit of hardware solutions for self protecting fault tolerant nocs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ohio university": 1.0, "george washington university": 1.0, "centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement.", "DBLP authors": ["P. Veda Bhanu", "Pranav Venkatesh Kulkarni", "Soumya J."], "year": 2019, "MAG papers": [{"PaperId": 2908838279, "PaperTitle": "fault tolerant network on chip design with flexible spare core placement", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"birla institute of technology and science": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware Test Scheduling Strategy for Network-on-Chip based Systems.", "DBLP authors": ["Kanchan Manna", "Chatla Swami Sagar", "Santanu Chattopadhyay", "Indranil Sengupta"], "year": 2019, "MAG papers": [{"PaperId": 2914379072, "PaperTitle": "thermal aware test scheduling strategy for network on chip based systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institutes of technology": 4.0}}], "source": "ES"}, {"DBLP title": "PANE: Pluggable Asynchronous Network-on-Chip Simulator.", "DBLP authors": ["Sneha N. Ved", "Sarabjeet Singh", "Joycee Mekie"], "year": 2019, "MAG papers": [{"PaperId": 2909257077, "PaperTitle": "pane pluggable asynchronous network on chip simulator", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology gandhinagar": 3.0}}], "source": "ES"}, {"DBLP title": "BigBus: A Scalable Optical Interconnect.", "DBLP authors": ["Janibul Bashir", "Eldhose Peter", "Smruti R. Sarangi"], "year": 2019, "MAG papers": [{"PaperId": 2911810816, "PaperTitle": "bigbus a scalable optical interconnect", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "GARDENIA: A Graph Processing Benchmark Suite for Next-Generation Accelerators.", "DBLP authors": ["Zhen Xu", "Xuhao Chen", "Jie Shen", "Yang Zhang", "Cheng Chen", "Canqun Yang"], "year": 2019, "MAG papers": [{"PaperId": 2909224093, "PaperTitle": "gardenia a graph processing benchmark suite for next generation accelerators", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national university of defense technology": 6.0}}], "source": "ES"}, {"DBLP title": "Split Manufacturing-Based Register Transfer-Level Obfuscation.", "DBLP authors": ["Xiaotong Cui", "Jeff Jun Zhang", "Kaijie Wu", "Siddharth Garg", "Ramesh Karri"], "year": 2019, "MAG papers": [{"PaperId": 2912546287, "PaperTitle": "split manufacturing based register transfer level obfuscation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"new york university": 4.0, "chongqing university of posts and telecommunications": 1.0}}], "source": "ES"}, {"DBLP title": "Neural Network Classifiers Using a Hardware-Based Approximate Activation Function with a Hybrid Stochastic Multiplier.", "DBLP authors": ["Bingzhe Li", "Yaobin Qin", "Bo Yuan", "David J. Lilja"], "year": 2019, "MAG papers": [{"PaperId": 2908853553, "PaperTitle": "neural network classifiers using a hardware based approximate activation function with a hybrid stochastic multiplier", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of minnesota": 3.0, "rutgers university": 1.0}}], "source": "ES"}, {"DBLP title": "Long Short-Term Memory Network Design for Analog Computing.", "DBLP authors": ["Zhou Zhao", "Ashok Srivastava", "Lu Peng", "Qing Chen"], "year": 2019, "MAG papers": [{"PaperId": 2910166072, "PaperTitle": "long short term memory network design for analog computing", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"louisiana state university": 4.0}}], "source": "ES"}, {"DBLP title": "Trained Biased Number Representation for ReRAM-Based Neural Network Accelerators.", "DBLP authors": ["Weijia Wang", "Bill Lin"], "year": 2019, "MAG papers": [{"PaperId": 2929974204, "PaperTitle": "trained biased number representation for reram based neural network accelerators", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "In Situ Stochastic Training of MTJ Crossbars With Machine Learning Algorithms.", "DBLP authors": ["Ankit Mondal", "Ankur Srivastava"], "year": 2019, "MAG papers": [{"PaperId": 2934545132, "PaperTitle": "in situ stochastic training of mtj crossbars with machine learning algorithms", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Composable Probabilistic Inference Networks Using MRAM-based Stochastic Neurons.", "DBLP authors": ["Ramtin Zand", "Kerem Yunus Camsari", "Supriyo Datta", "Ronald F. DeMara"], "year": 2019, "MAG papers": [{"PaperId": 3125659218, "PaperTitle": "composable probabilistic inference networks using mram based stochastic neurons", "Year": 2019, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of central florida": 2.0, "purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Cost Stochastic Hybrid Multiplier for Quantized Neural Networks.", "DBLP authors": ["Bingzhe Li", "M. Hassan Najafi", "David J. Lilja"], "year": 2019, "MAG papers": [{"PaperId": 2927803337, "PaperTitle": "low cost stochastic hybrid multiplier for quantized neural networks", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of louisiana at lafayette": 1.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "A Mixed Signal Architecture for Convolutional Neural Networks.", "DBLP authors": ["Qiuwen Lou", "Chenyun Pan", "John McGuinness", "Andr\u00e1s Horv\u00e1th", "Azad Naeemi", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2019, "MAG papers": [{"PaperId": 2895580425, "PaperTitle": "a mixed signal architecture for convolutional neural networks", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of notre dame": 4.0, "georgia institute of technology": 1.0, "pazmany peter catholic university": 1.0}}], "source": "ES"}, {"DBLP title": "Hypercolumn Sparsification for Low-Power Convolutional Neural Networks.", "DBLP authors": ["Praveen K. Pilly", "Nigel Stepp", "Yannis Liapis", "David W. Payton", "Narayan Srinivasa"], "year": 2019, "MAG papers": [{"PaperId": 2928413811, "PaperTitle": "hypercolumn sparsification for low power convolutional neural networks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"hrl laboratories": 5.0}}], "source": "ES"}, {"DBLP title": "Hardware-Software Co-design to Accelerate Neural Network Applications.", "DBLP authors": ["Mohsen Imani", "Ricardo Garcia", "Saransh Gupta", "Tajana Rosing"], "year": 2019, "MAG papers": [{"PaperId": 2948678916, "PaperTitle": "hardware software co design to accelerate neural network applications", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Spiking Neural Networks Hardware Implementations and Challenges: A Survey.", "DBLP authors": ["Maxence Bouvier", "Alexandre Valentian", "Thomas Mesquida", "Fran\u00e7ois Rummens", "Marina Reyboz", "Elisa Vianello", "Edith Beign\u00e9"], "year": 2019, "MAG papers": [{"PaperId": 3124237980, "PaperTitle": "spiking neural networks hardware implementations and challenges a survey", "Year": 2019, "CitationCount": 51, "EstimatedCitation": 65, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Identification of Synthesis Approaches for IP/IC Piracy of Reversible Circuits.", "DBLP authors": ["Samah Mohamed Saeed", "Nithin Mahendran", "Alwin Zulehner", "Robert Wille", "Ramesh Karri"], "year": 2019, "MAG papers": [{"PaperId": 2943497367, "PaperTitle": "identification of synthesis approaches for ip ic piracy of reversible circuits", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"johannes kepler university of linz": 2.0, "city university of new york": 1.0, "university of washington": 1.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Neuromemrisitive Architecture of HTM with On-Device Learning and Neurogenesis.", "DBLP authors": ["Abdullah M. Zyarah", "Dhireesha Kudithipudi"], "year": 2019, "MAG papers": [{"PaperId": 3121407351, "PaperTitle": "neuromemrisitive architecture of htm with on device learning and neurogenesis", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"rochester institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "MiC: Multi-level Characterization and Optimization of GPGPU Kernels.", "DBLP authors": ["Qixiao Liu", "Zhifeng Chen", "Zhibin Yu"], "year": 2019, "MAG papers": [{"PaperId": 2943671750, "PaperTitle": "mic multi level characterization and optimization of gpgpu kernels", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Advanced Simulation of Droplet Microfluidics.", "DBLP authors": ["Andreas Grimmer", "Medina Hamidovic", "Werner Haselmayr", "Robert Wille"], "year": 2019, "MAG papers": [{"PaperId": 2963444032, "PaperTitle": "advanced simulation of droplet microfluidics", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"johannes kepler university of linz": 4.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient FPGA Spiking Neural Accelerators with Supervised and Unsupervised Spike-timing-dependent-Plasticity.", "DBLP authors": ["Yu Liu", "Sai Sourabh Yenamachintala", "Peng Li"], "year": 2019, "MAG papers": [{"PaperId": 2947161672, "PaperTitle": "energy efficient fpga spiking neural accelerators with supervised and unsupervised spike timing dependent plasticity", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "SSS: Self-aware System-on-chip Using a Static-dynamic Hybrid Method.", "DBLP authors": ["Gaoming Du", "Guanyu Liu", "Zhenmin Li", "Yifan Cao", "Duoli Zhang", "Yiming Ouyang", "Minglun Gao", "Zhonghai Lu"], "year": 2019, "MAG papers": [{"PaperId": 2942427482, "PaperTitle": "sss self aware system on chip using a static dynamic hybrid method", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"hefei university of technology": 7.0, "royal institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Placement and Routing for Tile-based Field-coupled Nanocomputing Circuits Is NP-complete (Research Note).", "DBLP authors": ["Marcel Walter", "Robert Wille", "Daniel Gro\u00dfe", "Frank Sill Torres", "Rolf Drechsler"], "year": 2019, "MAG papers": [{"PaperId": 2940645969, "PaperTitle": "placement and routing for tile based field coupled nanocomputing circuits is np complete research note", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"johannes kepler university of linz": 1.0, "university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "LiwePMS: A Lightweight Persistent Memory with Wear-aware Memory Management.", "DBLP authors": ["Sumin Li", "Kaixin Huang", "Linpeng Huang", "Jiashun Zhu"], "year": 2019, "MAG papers": [{"PaperId": 2950318373, "PaperTitle": "liwepms a lightweight persistent memory with wear aware memory management", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"shanghai jiao tong university": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware Optimizations of Dense Binary Hyperdimensional Computing: Rematerialization of Hypervectors, Binarized Bundling, and Combinational Associative Memory.", "DBLP authors": ["Manuel Schmuck", "Luca Benini", "Abbas Rahimi"], "year": 2019, "MAG papers": [{"PaperId": 2963492949, "PaperTitle": "hardware optimizations of dense binary hyperdimensional computing rematerialization of hypervectors binarized bundling and combinational associative memory", "Year": 2019, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"eth zurich": 2.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Application and Thermal-reliability-aware Reinforcement Learning Based Multi-core Power Management.", "DBLP authors": ["Sai Manoj Pudukotai Dinakarrao", "Arun Joseph", "Anand Haridass", "Muhammad Shafique", "J\u00f6rg Henkel", "Houman Homayoun"], "year": 2019, "MAG papers": [{"PaperId": 2980002279, "PaperTitle": "application and thermal reliability aware reinforcement learning based multi core power management", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"vienna university of technology": 1.0, "university of california davis": 1.0, "ibm": 2.0, "george mason university": 1.0, "karlsruhe institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Comprehensive Analytic Performance Assessment and K-means based Multicast Routing Algorithm and Architecture for 3D-NoC of Spiking Neurons.", "DBLP authors": ["The H. Vu", "Yuichi Okuyama", "Abderazek Ben Abdallah"], "year": 2019, "MAG papers": [{"PaperId": 2977621362, "PaperTitle": "comprehensive analytic performance assessment and k means based multicast routing algorithm and architecture for 3d noc of spiking neurons", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of aizu": 2.0}}], "source": "ES"}, {"DBLP title": "MV-Net: Toward Real-Time Deep Learning on Mobile GPGPU Systems.", "DBLP authors": ["Yibin Tang", "Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperId": 2978122539, "PaperTitle": "mv net toward real time deep learning on mobile gpgpu systems", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous Scheduling of Deep Neural Networks for Low-power Real-time Designs.", "DBLP authors": ["Colin Shea", "Tinoosh Mohsenin"], "year": 2019, "MAG papers": [{"PaperId": 3029362297, "PaperTitle": "heterogeneous scheduling of deep neural networks for low power real time designs", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of maryland baltimore county": 2.0}}], "source": "ES"}, {"DBLP title": "QuTiBench: Benchmarking Neural Networks on Heterogeneous Hardware.", "DBLP authors": ["Michaela Blott", "Lisa Halder", "Miriam Leeser", "Linda Doyle"], "year": 2019, "MAG papers": [{"PaperId": 2972370592, "PaperTitle": "qutibench benchmarking neural networks on heterogeneous hardware", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"xilinx": 1.0, "university of ulm": 1.0, "association for computing machinery": 1.0, "trinity college": 1.0}}, {"PaperId": 2993431242, "PaperTitle": "qutibench benchmarking neural networks on heterogeneous hardware", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of ulm": 1.0, "xilinx": 1.0, "northeastern university": 1.0, "trinity college": 1.0}}], "source": "ES"}, {"DBLP title": "A High-performance Homogeneous Droplet Routing Technique for MEDA-based Biochips.", "DBLP authors": ["Pampa Howladar", "Pranab Roy", "Hafizur Rahaman"], "year": 2019, "MAG papers": [{"PaperId": 2981531353, "PaperTitle": "a high performance homogeneous droplet routing technique for meda based biochips", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"vlsi technology": 1.0}}], "source": "ES"}, {"DBLP title": "Thread Batching for High-performance Energy-efficient GPU Memory Design.", "DBLP authors": ["Bing Li", "Mengjie Mao", "Xiaoxiao Liu", "Tao Liu", "Zihao Liu", "Wujie Wen", "Yiran Chen", "Hai (Helen) Li"], "year": 2019, "MAG papers": [{"PaperId": 2949097270, "PaperTitle": "thread batching for high performance energy efficient gpu memory design", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2996377014, "PaperTitle": "thread batching for high performance energy efficient gpu memory design", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mathworks": 1.0, "research triangle park": 1.0, "duke university": 2.0, "florida international university": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}]