{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574251159491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574251159499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 06:59:19 2019 " "Processing started: Wed Nov 20 06:59:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574251159499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251159499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LaunchPad -c LaunchPad " "Command: quartus_map --read_settings_files=on --write_settings_files=off LaunchPad -c LaunchPad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251159499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574251160448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574251160449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf/avconf.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "launchpad.v 3 3 " "Found 3 design units, including 3 entities, in source file launchpad.v" { { "Info" "ISGN_ENTITY_NAME" "1 LaunchPad " "Found entity 1: LaunchPad" {  } { { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175813 ""} { "Info" "ISGN_ENTITY_NAME" "2 Wave_Generator " "Found entity 2: Wave_Generator" {  } { { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175813 ""} { "Info" "ISGN_ENTITY_NAME" "3 test " "Found entity 3: test" {  } { { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file test_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_ram " "Found entity 1: test_ram" {  } { { "test_ram.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251175819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251175819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LaunchPad " "Elaborating entity \"LaunchPad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574251175932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(1) " "Verilog HDL assignment warning at test2.mem(1): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175943 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(2) " "Verilog HDL assignment warning at test2.mem(2): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175944 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(3) " "Verilog HDL assignment warning at test2.mem(3): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175944 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(4) " "Verilog HDL assignment warning at test2.mem(4): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175944 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(5) " "Verilog HDL assignment warning at test2.mem(5): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175945 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(6) " "Verilog HDL assignment warning at test2.mem(6): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175945 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(7) " "Verilog HDL assignment warning at test2.mem(7): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175945 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(8) " "Verilog HDL assignment warning at test2.mem(8): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175945 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(9) " "Verilog HDL assignment warning at test2.mem(9): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175945 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(10) " "Verilog HDL assignment warning at test2.mem(10): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175945 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(11) " "Verilog HDL assignment warning at test2.mem(11): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175945 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(12) " "Verilog HDL assignment warning at test2.mem(12): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175945 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(13) " "Verilog HDL assignment warning at test2.mem(13): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175946 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(14) " "Verilog HDL assignment warning at test2.mem(14): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175946 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(15) " "Verilog HDL assignment warning at test2.mem(15): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175946 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(16) " "Verilog HDL assignment warning at test2.mem(16): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175946 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(17) " "Verilog HDL assignment warning at test2.mem(17): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175946 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(18) " "Verilog HDL assignment warning at test2.mem(18): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175946 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(19) " "Verilog HDL assignment warning at test2.mem(19): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175946 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(20) " "Verilog HDL assignment warning at test2.mem(20): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175946 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(21) " "Verilog HDL assignment warning at test2.mem(21): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175946 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(22) " "Verilog HDL assignment warning at test2.mem(22): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175947 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(23) " "Verilog HDL assignment warning at test2.mem(23): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175947 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(24) " "Verilog HDL assignment warning at test2.mem(24): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175948 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(25) " "Verilog HDL assignment warning at test2.mem(25): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175948 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(26) " "Verilog HDL assignment warning at test2.mem(26): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175948 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(27) " "Verilog HDL assignment warning at test2.mem(27): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175948 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(28) " "Verilog HDL assignment warning at test2.mem(28): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175948 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(29) " "Verilog HDL assignment warning at test2.mem(29): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175948 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(30) " "Verilog HDL assignment warning at test2.mem(30): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175948 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(31) " "Verilog HDL assignment warning at test2.mem(31): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175948 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(32) " "Verilog HDL assignment warning at test2.mem(32): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175948 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(33) " "Verilog HDL assignment warning at test2.mem(33): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175948 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(34) " "Verilog HDL assignment warning at test2.mem(34): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175949 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(35) " "Verilog HDL assignment warning at test2.mem(35): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175949 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(36) " "Verilog HDL assignment warning at test2.mem(36): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175949 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(37) " "Verilog HDL assignment warning at test2.mem(37): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175949 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(38) " "Verilog HDL assignment warning at test2.mem(38): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175949 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(39) " "Verilog HDL assignment warning at test2.mem(39): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175949 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(40) " "Verilog HDL assignment warning at test2.mem(40): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175949 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(41) " "Verilog HDL assignment warning at test2.mem(41): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175949 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(42) " "Verilog HDL assignment warning at test2.mem(42): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175949 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(43) " "Verilog HDL assignment warning at test2.mem(43): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175949 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(44) " "Verilog HDL assignment warning at test2.mem(44): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 test2.mem(45) " "Verilog HDL assignment warning at test2.mem(45): truncated value with size 28 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(46) " "Verilog HDL assignment warning at test2.mem(46): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(47) " "Verilog HDL assignment warning at test2.mem(47): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(48) " "Verilog HDL assignment warning at test2.mem(48): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(49) " "Verilog HDL assignment warning at test2.mem(49): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(50) " "Verilog HDL assignment warning at test2.mem(50): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(51) " "Verilog HDL assignment warning at test2.mem(51): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(52) " "Verilog HDL assignment warning at test2.mem(52): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(53) " "Verilog HDL assignment warning at test2.mem(53): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(54) " "Verilog HDL assignment warning at test2.mem(54): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(55) " "Verilog HDL assignment warning at test2.mem(55): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(56) " "Verilog HDL assignment warning at test2.mem(56): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(57) " "Verilog HDL assignment warning at test2.mem(57): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(58) " "Verilog HDL assignment warning at test2.mem(58): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175950 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(59) " "Verilog HDL assignment warning at test2.mem(59): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(60) " "Verilog HDL assignment warning at test2.mem(60): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(61) " "Verilog HDL assignment warning at test2.mem(61): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(62) " "Verilog HDL assignment warning at test2.mem(62): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(63) " "Verilog HDL assignment warning at test2.mem(63): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(64) " "Verilog HDL assignment warning at test2.mem(64): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(65) " "Verilog HDL assignment warning at test2.mem(65): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(66) " "Verilog HDL assignment warning at test2.mem(66): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(67) " "Verilog HDL assignment warning at test2.mem(67): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(68) " "Verilog HDL assignment warning at test2.mem(68): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(69) " "Verilog HDL assignment warning at test2.mem(69): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(70) " "Verilog HDL assignment warning at test2.mem(70): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(71) " "Verilog HDL assignment warning at test2.mem(71): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(72) " "Verilog HDL assignment warning at test2.mem(72): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(73) " "Verilog HDL assignment warning at test2.mem(73): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(74) " "Verilog HDL assignment warning at test2.mem(74): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175951 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(75) " "Verilog HDL assignment warning at test2.mem(75): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(76) " "Verilog HDL assignment warning at test2.mem(76): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(77) " "Verilog HDL assignment warning at test2.mem(77): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(78) " "Verilog HDL assignment warning at test2.mem(78): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(79) " "Verilog HDL assignment warning at test2.mem(79): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(80) " "Verilog HDL assignment warning at test2.mem(80): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(81) " "Verilog HDL assignment warning at test2.mem(81): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(82) " "Verilog HDL assignment warning at test2.mem(82): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(83) " "Verilog HDL assignment warning at test2.mem(83): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(84) " "Verilog HDL assignment warning at test2.mem(84): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(85) " "Verilog HDL assignment warning at test2.mem(85): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(86) " "Verilog HDL assignment warning at test2.mem(86): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(87) " "Verilog HDL assignment warning at test2.mem(87): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(88) " "Verilog HDL assignment warning at test2.mem(88): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(89) " "Verilog HDL assignment warning at test2.mem(89): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(90) " "Verilog HDL assignment warning at test2.mem(90): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175952 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(91) " "Verilog HDL assignment warning at test2.mem(91): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(92) " "Verilog HDL assignment warning at test2.mem(92): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(93) " "Verilog HDL assignment warning at test2.mem(93): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(94) " "Verilog HDL assignment warning at test2.mem(94): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(95) " "Verilog HDL assignment warning at test2.mem(95): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(96) " "Verilog HDL assignment warning at test2.mem(96): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(97) " "Verilog HDL assignment warning at test2.mem(97): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(98) " "Verilog HDL assignment warning at test2.mem(98): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(99) " "Verilog HDL assignment warning at test2.mem(99): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(100) " "Verilog HDL assignment warning at test2.mem(100): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(101) " "Verilog HDL assignment warning at test2.mem(101): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(102) " "Verilog HDL assignment warning at test2.mem(102): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(103) " "Verilog HDL assignment warning at test2.mem(103): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(104) " "Verilog HDL assignment warning at test2.mem(104): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175953 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(105) " "Verilog HDL assignment warning at test2.mem(105): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(106) " "Verilog HDL assignment warning at test2.mem(106): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(107) " "Verilog HDL assignment warning at test2.mem(107): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(108) " "Verilog HDL assignment warning at test2.mem(108): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(109) " "Verilog HDL assignment warning at test2.mem(109): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(110) " "Verilog HDL assignment warning at test2.mem(110): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(111) " "Verilog HDL assignment warning at test2.mem(111): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(112) " "Verilog HDL assignment warning at test2.mem(112): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(113) " "Verilog HDL assignment warning at test2.mem(113): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 test2.mem(114) " "Verilog HDL assignment warning at test2.mem(114): truncated value with size 24 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(115) " "Verilog HDL assignment warning at test2.mem(115): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(116) " "Verilog HDL assignment warning at test2.mem(116): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(117) " "Verilog HDL assignment warning at test2.mem(117): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(118) " "Verilog HDL assignment warning at test2.mem(118): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175954 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(119) " "Verilog HDL assignment warning at test2.mem(119): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(120) " "Verilog HDL assignment warning at test2.mem(120): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(121) " "Verilog HDL assignment warning at test2.mem(121): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(122) " "Verilog HDL assignment warning at test2.mem(122): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(123) " "Verilog HDL assignment warning at test2.mem(123): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(124) " "Verilog HDL assignment warning at test2.mem(124): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(125) " "Verilog HDL assignment warning at test2.mem(125): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(126) " "Verilog HDL assignment warning at test2.mem(126): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(127) " "Verilog HDL assignment warning at test2.mem(127): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(128) " "Verilog HDL assignment warning at test2.mem(128): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(129) " "Verilog HDL assignment warning at test2.mem(129): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(130) " "Verilog HDL assignment warning at test2.mem(130): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(131) " "Verilog HDL assignment warning at test2.mem(131): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175955 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(132) " "Verilog HDL assignment warning at test2.mem(132): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175956 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(133) " "Verilog HDL assignment warning at test2.mem(133): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175956 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(134) " "Verilog HDL assignment warning at test2.mem(134): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175956 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(135) " "Verilog HDL assignment warning at test2.mem(135): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175956 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(136) " "Verilog HDL assignment warning at test2.mem(136): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(137) " "Verilog HDL assignment warning at test2.mem(137): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(138) " "Verilog HDL assignment warning at test2.mem(138): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(139) " "Verilog HDL assignment warning at test2.mem(139): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(140) " "Verilog HDL assignment warning at test2.mem(140): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(141) " "Verilog HDL assignment warning at test2.mem(141): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(142) " "Verilog HDL assignment warning at test2.mem(142): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(143) " "Verilog HDL assignment warning at test2.mem(143): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(144) " "Verilog HDL assignment warning at test2.mem(144): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(145) " "Verilog HDL assignment warning at test2.mem(145): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(146) " "Verilog HDL assignment warning at test2.mem(146): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(147) " "Verilog HDL assignment warning at test2.mem(147): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(148) " "Verilog HDL assignment warning at test2.mem(148): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(149) " "Verilog HDL assignment warning at test2.mem(149): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(150) " "Verilog HDL assignment warning at test2.mem(150): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175957 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(151) " "Verilog HDL assignment warning at test2.mem(151): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(152) " "Verilog HDL assignment warning at test2.mem(152): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(153) " "Verilog HDL assignment warning at test2.mem(153): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(154) " "Verilog HDL assignment warning at test2.mem(154): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(155) " "Verilog HDL assignment warning at test2.mem(155): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(156) " "Verilog HDL assignment warning at test2.mem(156): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(157) " "Verilog HDL assignment warning at test2.mem(157): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(158) " "Verilog HDL assignment warning at test2.mem(158): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(159) " "Verilog HDL assignment warning at test2.mem(159): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(160) " "Verilog HDL assignment warning at test2.mem(160): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(161) " "Verilog HDL assignment warning at test2.mem(161): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(162) " "Verilog HDL assignment warning at test2.mem(162): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(163) " "Verilog HDL assignment warning at test2.mem(163): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(164) " "Verilog HDL assignment warning at test2.mem(164): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(165) " "Verilog HDL assignment warning at test2.mem(165): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175958 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(166) " "Verilog HDL assignment warning at test2.mem(166): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(167) " "Verilog HDL assignment warning at test2.mem(167): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(168) " "Verilog HDL assignment warning at test2.mem(168): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(169) " "Verilog HDL assignment warning at test2.mem(169): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(170) " "Verilog HDL assignment warning at test2.mem(170): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(171) " "Verilog HDL assignment warning at test2.mem(171): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(172) " "Verilog HDL assignment warning at test2.mem(172): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(173) " "Verilog HDL assignment warning at test2.mem(173): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(174) " "Verilog HDL assignment warning at test2.mem(174): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(175) " "Verilog HDL assignment warning at test2.mem(175): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(176) " "Verilog HDL assignment warning at test2.mem(176): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(177) " "Verilog HDL assignment warning at test2.mem(177): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(178) " "Verilog HDL assignment warning at test2.mem(178): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(179) " "Verilog HDL assignment warning at test2.mem(179): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(180) " "Verilog HDL assignment warning at test2.mem(180): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175959 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(181) " "Verilog HDL assignment warning at test2.mem(181): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(182) " "Verilog HDL assignment warning at test2.mem(182): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(183) " "Verilog HDL assignment warning at test2.mem(183): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 test2.mem(184) " "Verilog HDL assignment warning at test2.mem(184): truncated value with size 20 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(185) " "Verilog HDL assignment warning at test2.mem(185): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(186) " "Verilog HDL assignment warning at test2.mem(186): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(187) " "Verilog HDL assignment warning at test2.mem(187): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(188) " "Verilog HDL assignment warning at test2.mem(188): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(189) " "Verilog HDL assignment warning at test2.mem(189): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(190) " "Verilog HDL assignment warning at test2.mem(190): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(191) " "Verilog HDL assignment warning at test2.mem(191): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(192) " "Verilog HDL assignment warning at test2.mem(192): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(193) " "Verilog HDL assignment warning at test2.mem(193): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(194) " "Verilog HDL assignment warning at test2.mem(194): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175960 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(195) " "Verilog HDL assignment warning at test2.mem(195): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(196) " "Verilog HDL assignment warning at test2.mem(196): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(197) " "Verilog HDL assignment warning at test2.mem(197): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(198) " "Verilog HDL assignment warning at test2.mem(198): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(199) " "Verilog HDL assignment warning at test2.mem(199): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(200) " "Verilog HDL assignment warning at test2.mem(200): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(201) " "Verilog HDL assignment warning at test2.mem(201): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(202) " "Verilog HDL assignment warning at test2.mem(202): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(203) " "Verilog HDL assignment warning at test2.mem(203): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(204) " "Verilog HDL assignment warning at test2.mem(204): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(205) " "Verilog HDL assignment warning at test2.mem(205): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(206) " "Verilog HDL assignment warning at test2.mem(206): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(207) " "Verilog HDL assignment warning at test2.mem(207): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(208) " "Verilog HDL assignment warning at test2.mem(208): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(209) " "Verilog HDL assignment warning at test2.mem(209): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(210) " "Verilog HDL assignment warning at test2.mem(210): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175961 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(211) " "Verilog HDL assignment warning at test2.mem(211): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(212) " "Verilog HDL assignment warning at test2.mem(212): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(213) " "Verilog HDL assignment warning at test2.mem(213): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(214) " "Verilog HDL assignment warning at test2.mem(214): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(215) " "Verilog HDL assignment warning at test2.mem(215): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(216) " "Verilog HDL assignment warning at test2.mem(216): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(217) " "Verilog HDL assignment warning at test2.mem(217): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(218) " "Verilog HDL assignment warning at test2.mem(218): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(219) " "Verilog HDL assignment warning at test2.mem(219): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(220) " "Verilog HDL assignment warning at test2.mem(220): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(221) " "Verilog HDL assignment warning at test2.mem(221): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(222) " "Verilog HDL assignment warning at test2.mem(222): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(223) " "Verilog HDL assignment warning at test2.mem(223): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(224) " "Verilog HDL assignment warning at test2.mem(224): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175962 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(225) " "Verilog HDL assignment warning at test2.mem(225): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(226) " "Verilog HDL assignment warning at test2.mem(226): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(227) " "Verilog HDL assignment warning at test2.mem(227): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(228) " "Verilog HDL assignment warning at test2.mem(228): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(229) " "Verilog HDL assignment warning at test2.mem(229): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(230) " "Verilog HDL assignment warning at test2.mem(230): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(231) " "Verilog HDL assignment warning at test2.mem(231): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(232) " "Verilog HDL assignment warning at test2.mem(232): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(233) " "Verilog HDL assignment warning at test2.mem(233): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(234) " "Verilog HDL assignment warning at test2.mem(234): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(235) " "Verilog HDL assignment warning at test2.mem(235): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(236) " "Verilog HDL assignment warning at test2.mem(236): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(237) " "Verilog HDL assignment warning at test2.mem(237): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175963 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(238) " "Verilog HDL assignment warning at test2.mem(238): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(239) " "Verilog HDL assignment warning at test2.mem(239): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(240) " "Verilog HDL assignment warning at test2.mem(240): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(241) " "Verilog HDL assignment warning at test2.mem(241): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(242) " "Verilog HDL assignment warning at test2.mem(242): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(243) " "Verilog HDL assignment warning at test2.mem(243): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(244) " "Verilog HDL assignment warning at test2.mem(244): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(245) " "Verilog HDL assignment warning at test2.mem(245): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(246) " "Verilog HDL assignment warning at test2.mem(246): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(247) " "Verilog HDL assignment warning at test2.mem(247): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(248) " "Verilog HDL assignment warning at test2.mem(248): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(249) " "Verilog HDL assignment warning at test2.mem(249): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(250) " "Verilog HDL assignment warning at test2.mem(250): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(251) " "Verilog HDL assignment warning at test2.mem(251): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175964 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(252) " "Verilog HDL assignment warning at test2.mem(252): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175965 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 test2.mem(253) " "Verilog HDL assignment warning at test2.mem(253): truncated value with size 16 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175965 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 test2.mem(254) " "Verilog HDL assignment warning at test2.mem(254): truncated value with size 12 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175965 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 test2.mem(255) " "Verilog HDL assignment warning at test2.mem(255): truncated value with size 12 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175965 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 test2.mem(256) " "Verilog HDL assignment warning at test2.mem(256): truncated value with size 12 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175965 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 test2.mem(257) " "Verilog HDL assignment warning at test2.mem(257): truncated value with size 12 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175965 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 test2.mem(258) " "Verilog HDL assignment warning at test2.mem(258): truncated value with size 12 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175965 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 test2.mem(259) " "Verilog HDL assignment warning at test2.mem(259): truncated value with size 12 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175965 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 test2.mem(260) " "Verilog HDL assignment warning at test2.mem(260): truncated value with size 12 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175965 "|LaunchPad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 test2.mem(261) " "Verilog HDL assignment warning at test2.mem(261): truncated value with size 12 to match size of target (8)" {  } { { "test2.mem" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/test2.mem" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251175965 "|LaunchPad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:AC " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:AC\"" {  } { { "LaunchPad.v" "AC" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:AC\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251176505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251176505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251176505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251176505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251176505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251176505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251176505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251176505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251176505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251176505 ""}  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574251176505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251176564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251176564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251176588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251176588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251176663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251176663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251176730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251176730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251176795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251176795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251176865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251176865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251176935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251176935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251176937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:AC\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:AC\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251177216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:AC\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:AC\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251177705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:AC\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:AC\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "altpll_component" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251177762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:AC\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:AC\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251177765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:AC\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:AC\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574251177765 ""}  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574251177765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/audio_clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574251177892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251177892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll Audio_Controller:AC\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"Audio_Controller:AC\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251177894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf avconf:u0 " "Elaborating entity \"avconf\" for hierarchy \"avconf:u0\"" {  } { { "LaunchPad.v" "u0" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251177904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251177906 "|LaunchPad|avconf:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251177906 "|LaunchPad|avconf:u0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "avconf/avconf.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574251177906 "|LaunchPad|avconf:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller avconf:u0\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"avconf:u0\|I2C_Controller:u0\"" {  } { { "avconf/avconf.v" "u0" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251177907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251177909 "|LaunchPad|avconf:u0|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251177909 "|LaunchPad|avconf:u0|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574251177909 "|LaunchPad|avconf:u0|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:t1 " "Elaborating entity \"test\" for hierarchy \"test:t1\"" {  } { { "LaunchPad.v" "t1" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251177911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wave_Generator Wave_Generator:WG_C " "Elaborating entity \"Wave_Generator\" for hierarchy \"Wave_Generator:WG_C\"" {  } { { "LaunchPad.v" "WG_C" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251178034 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 37 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 67 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 97 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 127 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 157 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 187 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 217 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 247 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 277 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 307 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 337 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 367 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 397 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 427 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 457 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 487 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 517 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 547 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 577 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 607 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 637 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 667 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 697 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 727 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 757 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 787 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 817 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 847 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 877 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 907 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 937 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 967 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 37 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 67 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 97 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 127 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 157 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 187 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 217 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 247 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 277 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 307 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 337 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 367 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 397 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 427 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 457 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 487 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 517 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 547 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 577 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 607 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 637 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 667 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 697 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 727 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 757 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 787 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 817 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 847 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 877 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 907 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 937 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:AC\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/altsyncram_n3i1.tdf" 967 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251178596 "|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574251178596 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574251178596 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "avconf:u0\|Ram0 " "RAM logic \"avconf:u0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "avconf/avconf.v" "Ram0" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1574251179239 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574251179239 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574251179946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574251180725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "114 " "114 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574251182051 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 385 " "Ignored 385 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574251182192 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1574251182192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574251182685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574251182685 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Audio_Controller:AC\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance Audio_Controller:AC\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1574251182856 ""}  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/db/audio_clock_altpll.v" 62 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1574251182856 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251183072 "|LaunchPad|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251183072 "|LaunchPad|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251183072 "|LaunchPad|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574251183072 "|LaunchPad|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574251183072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1088 " "Implemented 1088 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574251183079 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574251183079 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574251183079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1000 " "Implemented 1000 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574251183079 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574251183079 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574251183079 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1574251183079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574251183079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 727 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 727 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574251183248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 06:59:43 2019 " "Processing ended: Wed Nov 20 06:59:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574251183248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574251183248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574251183248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574251183248 ""}
