Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 24 07:06:19 2022
| Host         : IHSANALHAFIZ-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-18  Warning   Missing input or output delay  8           
RTGT-1     Advisory  RAM retargeting possibility    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.247        0.000                      0                76781        0.008        0.000                      0                76387        3.750        0.000                       0                 31162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.247        0.000                      0                57189        0.008        0.000                      0                57189        3.750        0.000                       0                 21631  
clk_fpga_1         18.681        0.000                      0                19102        0.036        0.000                      0                19102       49.020        0.000                       0                  9531  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         28.303        0.000                      0                  180                                                                        
clk_fpga_0    clk_fpga_1        298.357        0.000                      0                  214                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.534        0.000                      0                   96        0.572        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        clk_fpga_1    clk_fpga_0    
(none)                      clk_fpga_1    
(none)        clk_fpga_0    clk_fpga_1    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    
(none)                      clk_fpga_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.456ns (5.071%)  route 8.537ns (94.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.001 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.861     3.155    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X107Y24        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[9]/Q
                         net (fo=75, routed)          8.537    12.148    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/addra[9]
    RAMB18_X4Y56         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.822    13.001    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X4Y56         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism              0.115    13.116    
                         clock uncertainty           -0.154    12.961    
    RAMB18_X4Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.395    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.456ns (5.071%)  route 8.537ns (94.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.001 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.861     3.155    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X107Y24        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[9]/Q
                         net (fo=75, routed)          8.537    12.148    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/addra[9]
    RAMB18_X4Y57         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.822    13.001    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X4Y57         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism              0.115    13.116    
                         clock uncertainty           -0.154    12.961    
    RAMB18_X4Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.395    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 0.456ns (5.113%)  route 8.463ns (94.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.001 - 10.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.863     3.157    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X106Y26        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/Q
                         net (fo=75, routed)          8.463    12.076    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/addra[0]
    RAMB18_X4Y40         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.822    13.001    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X4Y40         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism              0.115    13.116    
                         clock uncertainty           -0.154    12.961    
    RAMB18_X4Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.395    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 0.456ns (5.114%)  route 8.460ns (94.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 12.998 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.861     3.155    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X106Y24        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[3]/Q
                         net (fo=75, routed)          8.460    12.071    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/addra[3]
    RAMB18_X4Y54         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.819    12.998    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X4Y54         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism              0.115    13.113    
                         clock uncertainty           -0.154    12.958    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.392    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[4].SDP_RAMB18_9x2048/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 0.456ns (5.114%)  route 8.460ns (94.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 12.998 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.861     3.155    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X106Y24        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[3]/Q
                         net (fo=75, routed)          8.460    12.071    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/addra[3]
    RAMB18_X4Y55         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[4].SDP_RAMB18_9x2048/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.819    12.998    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X4Y55         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[4].SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism              0.115    13.113    
                         clock uncertainty           -0.154    12.958    
    RAMB18_X4Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.392    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[4].SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 0.456ns (5.128%)  route 8.437ns (94.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 12.989 - 10.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.863     3.157    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X106Y26        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/Q
                         net (fo=75, routed)          8.437    12.050    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/addra[1]
    RAMB18_X4Y50         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.810    12.989    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X4Y50         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism              0.115    13.104    
                         clock uncertainty           -0.154    12.949    
    RAMB18_X4Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.383    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[7].use_RAMB18.ram_2k_loop[7].SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 0.456ns (5.128%)  route 8.437ns (94.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 13.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.863     3.157    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X106Y26        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/Q
                         net (fo=75, routed)          8.437    12.050    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/addra[1]
    RAMB18_X4Y42         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.821    13.000    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X4Y42         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism              0.115    13.115    
                         clock uncertainty           -0.154    12.960    
    RAMB18_X4Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.394    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[2].use_RAMB18.ram_2k_loop[5].SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[5].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 0.456ns (5.128%)  route 8.437ns (94.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 13.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.863     3.157    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X106Y26        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/Q
                         net (fo=75, routed)          8.437    12.050    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/addra[1]
    RAMB18_X4Y43         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[5].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.821    13.000    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X4Y43         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[5].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism              0.115    13.115    
                         clock uncertainty           -0.154    12.960    
    RAMB18_X4Y43         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.394    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[5].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.456ns (5.225%)  route 8.271ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 12.860 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.861     3.155    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X107Y25        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y25        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[4]/Q
                         net (fo=75, routed)          8.271    11.882    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/addra[4]
    RAMB18_X2Y48         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.681    12.860    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X2Y48         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism              0.115    12.975    
                         clock uncertainty           -0.154    12.820    
    RAMB18_X2Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.254    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.456ns (5.225%)  route 8.271ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 12.860 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.861     3.155    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X107Y25        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y25        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[4]/Q
                         net (fo=75, routed)          8.271    11.882    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/addra[4]
    RAMB18_X2Y49         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.681    12.860    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X2Y49         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism              0.115    12.975    
                         clock uncertainty           -0.154    12.820    
    RAMB18_X2Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.254    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_14.main_ram_loop[1].use_RAMB18.ram_2k_loop[2].SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.739%)  route 0.188ns (50.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.580     0.916    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/aclk
    SLICE_X67Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, routed)           0.188     1.245    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/c_int[2]
    SLICE_X65Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.290 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/D[2]
    SLICE_X65Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.854     1.220    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X65Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.092     1.282    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/nat_ip_next_start_reg.next_start_int_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe0_bf2_start_gen/need_sclr_lut.real_shift_ram.d2.Qsr_shift_ram_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.351%)  route 0.208ns (59.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.548     0.884    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/aclk
    SLICE_X51Y27         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/nat_ip_next_start_reg.next_start_int_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/nat_ip_next_start_reg.next_start_int_d_reg/Q
                         net (fo=1, routed)           0.208     1.233    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe0_bf2_start_gen/proc_start
    SLICE_X49Y28         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe0_bf2_start_gen/need_sclr_lut.real_shift_ram.d2.Qsr_shift_ram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.817     1.183    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe0_bf2_start_gen/aclk
    SLICE_X49Y28         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe0_bf2_start_gen/need_sclr_lut.real_shift_ram.d2.Qsr_shift_ram_reg[0]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.070     1.218    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe0_bf2_start_gen/need_sclr_lut.real_shift_ram.d2.Qsr_shift_ram_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[5].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.370%)  route 0.226ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.636     0.972    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/aclk
    SLICE_X109Y51        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[5].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[5].ff/Q
                         net (fo=1, routed)           0.226     1.339    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_tmp[5]
    SLICE_X113Y46        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.913     1.279    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X113Y46        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[5]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.072     1.321    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[4].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.475%)  route 0.225ns (61.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.636     0.972    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/aclk
    SLICE_X109Y51        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[4].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[4].ff/Q
                         net (fo=1, routed)           0.225     1.338    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_tmp[4]
    SLICE_X113Y46        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.913     1.279    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X113Y46        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[4]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.070     1.319    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.280%)  route 0.182ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.643     0.979    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X110Y47        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.128     1.107 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[15]/Q
                         net (fo=1, routed)           0.182     1.289    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[15]
    SLICE_X109Y50        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.906     1.272    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X109Y50        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[15]/C
                         clock pessimism             -0.030     1.242    
    SLICE_X109Y50        FDRE (Hold_fdre_C_D)         0.017     1.259    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.526%)  route 0.267ns (65.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.607     0.943    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/use_fabric_adder.delay_lower_bits/aclk
    SLICE_X93Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.267     1.351    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[19].i_srl16e1_0[5]
    SLICE_X94Y46         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.883     1.249    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X94Y46         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism             -0.030     1.219    
    SLICE_X94Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.321    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[6].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.871%)  route 0.263ns (65.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.643     0.979    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X110Y48        FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[15]/Q
                         net (fo=1, routed)           0.263     1.383    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/D[15]
    SLICE_X108Y59        SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.904     1.270    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X108Y59        SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism             -0.030     1.240    
    SLICE_X108Y59        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.349    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.506%)  route 0.207ns (59.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.557     0.893    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y42         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[42]/Q
                         net (fo=1, routed)           0.207     1.241    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[29]
    SLICE_X47Y40         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.828     1.194    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X47Y40         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X47Y40         FDRE (Hold_fdre_C_D)         0.047     1.206    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/fabric_adder_1.registered_preadder.mult1_preadd_sum_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.612     0.948    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/aclk
    SLICE_X91Y43         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/fabric_adder_1.registered_preadder.mult1_preadd_sum_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y43         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/fabric_adder_1.registered_preadder.mult1_preadd_sum_reg[24]/Q
                         net (fo=1, routed)           0.113     1.201    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[4][7]_0
    SLICE_X92Y42         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.881     1.247    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/aclk
    SLICE_X92Y42         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[3][7]_srl4/CLK
                         clock pessimism             -0.263     0.984    
    SLICE_X92Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.167    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.114%)  route 0.239ns (62.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.580     0.916    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X63Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]/Q
                         net (fo=1, routed)           0.239     1.296    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i[1]
    SLICE_X63Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.854     1.220    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X63Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[1]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.070     1.260    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y16  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       18.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.681ns  (required time - arrival time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        79.192ns  (logic 44.189ns (55.799%)  route 35.003ns (44.201%))
  Logic Levels:           213  (CARRY4=186 LUT2=10 LUT3=17)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 102.833 - 100.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        2.055     3.349    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/ap_clk
    SLICE_X106Y106       FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y106       FDRE (Prop_fdre_C_Q)         0.456     3.805 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/din1_buf1_reg[4]/Q
                         net (fo=27, routed)          2.590     6.395    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[4]
    SLICE_X80Y111        LUT2 (Prop_lut2_I0_O)        0.124     6.519 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__27/O
                         net (fo=1, routed)           0.000     6.519    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__27_n_0
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.051 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.051    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.165    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.279    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.393    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.729 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=54, routed)          1.102     8.831    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X81Y110        LUT3 (Prop_lut3_I0_O)        0.299     9.130 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     9.130    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X81Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.680 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.680    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.794 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.794    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.908    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.022 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.022    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.136 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.136    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.250 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.250    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.472 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.060    11.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.299    11.831 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000    11.831    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.364 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.364    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.481    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.598    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.715    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.832    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.949    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.168 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.842    14.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X85Y118        LUT3 (Prop_lut3_I0_O)        0.295    14.305 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    14.305    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X85Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.855 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.855    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.969 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.969    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.083 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.083    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.197 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.197    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.311 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.311    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.425 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.425    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.647 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.466    17.113    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X85Y109        LUT3 (Prop_lut3_I0_O)        0.299    17.412 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    17.412    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X85Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.962 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.962    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.076 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.076    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.190 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.190    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.304 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.304    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.418 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.418    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.532 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.754 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.853    19.607    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X87Y109        LUT3 (Prop_lut3_I0_O)        0.299    19.906 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    19.906    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.456 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.456    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.570 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.570    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.684 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.684    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.798    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.912    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.026    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.248 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.852    22.100    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X89Y109        LUT3 (Prop_lut3_I0_O)        0.299    22.399 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    22.399    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X89Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.949 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.949    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X89Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.063    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X89Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.177    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X89Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.291    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X89Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.405    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X89Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.519    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X89Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.741 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.198    24.939    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q[23]
    SLICE_X90Y109        LUT2 (Prop_lut2_I0_O)        0.299    25.238 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    25.238    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X90Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.751 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.751    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.868 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.868    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X90Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.985 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.985    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X90Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.102 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.102    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X90Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.219 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.219    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X90Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.336 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.336    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.555 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.032    27.587    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q[23]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.295    27.882 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    27.882    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X92Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.415 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.415    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.649 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.649    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.766 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.766    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.883 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.883    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.219 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.403    30.622    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q[23]
    SLICE_X83Y109        LUT3 (Prop_lut3_I0_O)        0.295    30.917 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__8/O
                         net (fo=1, routed)           0.000    30.917    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/A[1]
    SLICE_X83Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.467 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.467    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.581 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.581    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.695 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.695    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.809 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.809    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.923 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.923    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.037 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.037    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.259 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.010    33.269    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q[23]
    SLICE_X84Y110        LUT3 (Prop_lut3_I0_O)        0.299    33.568 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    33.568    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[5]
    SLICE_X84Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.118    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.232    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.346    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.460    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.574    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.796 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.290    36.086    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[23]
    SLICE_X93Y109        LUT2 (Prop_lut2_I0_O)        0.299    36.385 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    36.385    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X93Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.917 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.917    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X93Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.031    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.145    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X93Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.259    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X93Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.373    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.487    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.709 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.373    39.082    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q[23]
    SLICE_X88Y109        LUT2 (Prop_lut2_I0_O)        0.299    39.381 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    39.381    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X88Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.913 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.913    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.027 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    40.027    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.141 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    40.141    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.255 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    40.255    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.369 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    40.369    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.483 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    40.483    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.705 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.178    41.883    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q[23]
    SLICE_X95Y108        LUT3 (Prop_lut3_I0_O)        0.299    42.182 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__12/O
                         net (fo=1, routed)           0.000    42.182    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X95Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.732 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.732    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.846 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.846    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.960 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.960    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.074 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.074    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.188 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.188    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X95Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.302 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.302    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X95Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.524 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.856    44.381    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q[23]
    SLICE_X96Y112        LUT3 (Prop_lut3_I0_O)        0.299    44.680 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    44.680    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X96Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.213 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    45.213    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.330 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    45.330    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.447 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    45.447    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.564 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    45.564    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.681 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    45.681    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.798 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    45.798    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.017 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.428    47.445    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q[23]
    SLICE_X97Y106        LUT2 (Prop_lut2_I0_O)        0.295    47.740 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    47.740    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X97Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.272 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.272    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X97Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.386 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.386    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X97Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.500 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.500    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X97Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.614 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.614    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X97Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.728 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.728    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.842 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.842    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.247    50.310    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q[23]
    SLICE_X96Y105        LUT2 (Prop_lut2_I0_O)        0.299    50.609 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__14/O
                         net (fo=1, routed)           0.000    50.609    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X96Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    51.122 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.122    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.239 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.239    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.356 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.356    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.473 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.473    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.590 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.590    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.708 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.708    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.927 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.063    52.989    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q[23]
    SLICE_X91Y104        LUT2 (Prop_lut2_I0_O)        0.295    53.284 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__15/O
                         net (fo=1, routed)           0.000    53.284    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.816 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    53.816    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    53.930    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.044    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.158    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.272    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.386 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.386    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.608 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.249    55.858    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X92Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770    56.628 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    56.628    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.745 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    56.745    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.862 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    56.862    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.979 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    56.979    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.096 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.096    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.213 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.213    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    57.432 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.164    58.596    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/Q[23]
    SLICE_X87Y100        LUT3 (Prop_lut3_I0_O)        0.295    58.891 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__18/O
                         net (fo=1, routed)           0.000    58.891    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.441 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.441    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.555 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.555    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.669 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.669    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.783 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.783    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.897 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.897    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.011 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.011    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    60.233 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.120    61.354    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q[23]
    SLICE_X86Y101        LUT2 (Prop_lut2_I0_O)        0.299    61.653 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__18/O
                         net (fo=1, routed)           0.000    61.653    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.166 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.166    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.283 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.283    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.400    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.517 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.517    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.634 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.634    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X86Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.751 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.751    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X86Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.970 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.127    64.096    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q[23]
    SLICE_X85Y101        LUT3 (Prop_lut3_I0_O)        0.295    64.391 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__20/O
                         net (fo=1, routed)           0.000    64.391    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[4]
    SLICE_X85Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.923 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    64.923    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.037 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.037    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.151 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.151    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.265 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.265    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.379 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.379    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.601 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.042    66.644    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q[23]
    SLICE_X82Y100        LUT3 (Prop_lut3_I0_O)        0.299    66.943 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    66.943    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X82Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.476 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.476    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.593 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.593    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.710 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.710    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.827 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.827    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.944 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.944    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.061 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X82Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    68.280 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.018    69.298    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q[23]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.295    69.593 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    69.593    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X81Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.143 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    70.143    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.257 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    70.257    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.371 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    70.371    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.485 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    70.485    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.599 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    70.599    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.713 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    70.713    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X81Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.935 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.366    72.300    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q[23]
    SLICE_X64Y104        LUT2 (Prop_lut2_I0_O)        0.299    72.599 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    72.599    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X64Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.131 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    73.131    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    73.245    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    73.359    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    73.473    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    73.587    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.701 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    73.701    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.923 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.329    75.252    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q[23]
    SLICE_X66Y100        LUT2 (Prop_lut2_I0_O)        0.299    75.551 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    75.551    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X66Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    76.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    76.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    76.181    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    76.298    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    76.415    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.532 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    76.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.649 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    76.649    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    76.868 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           1.076    77.944    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X84Y98         LUT3 (Prop_lut3_I0_O)        0.295    78.239 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__25/O
                         net (fo=1, routed)           0.000    78.239    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.637 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    78.637    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.751 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    78.752    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.866 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    78.866    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.980 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    78.980    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.094 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.094    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.208 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.208    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    79.542 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.572    80.114    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.mant_op_reg[22][0]
    SLICE_X83Y104        LUT3 (Prop_lut3_I1_O)        0.332    80.446 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           2.095    82.541    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X34Y105        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.654   102.833    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X34Y105        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.147   102.980    
                         clock uncertainty           -1.500   101.479    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)       -0.257   101.222    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                        101.222    
                         arrival time                         -82.541    
  -------------------------------------------------------------------
                         slack                                 18.681    

Slack (MET) :             19.275ns  (required time - arrival time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        78.432ns  (logic 43.799ns (55.843%)  route 34.633ns (44.157%))
  Logic Levels:           214  (CARRY4=187 LUT2=12 LUT3=15)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        2.055     3.349    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/ap_clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.456     3.805 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/Q
                         net (fo=54, routed)          4.404     8.209    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[6]
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27/O
                         net (fo=1, routed)           0.000     8.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.713 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.713    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.830 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.830    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.181    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=54, routed)          1.216    10.616    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.295    10.911 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.911    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.461 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.461    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.055    13.308    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.607 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    13.607    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.139 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.139    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.253    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.367 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.367    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.595    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.709 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.931 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.153    16.084    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.299    16.383 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    16.383    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.759 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.876    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.110    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.344    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.563 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.151    18.715    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.295    19.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    19.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.542 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.542    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.656 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.656    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.770 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.770    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.884 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.884    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.998 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.998    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.112 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.334 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.247    21.580    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.299    21.879 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    21.879    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.411    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.525    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.639    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.753    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.174    24.378    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.299    24.677 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    24.677    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.190 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.307 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.307    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.424 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.541 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.541    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.775 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.775    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.041    27.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.295    27.329 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    27.329    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.861 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.861    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.089 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.089    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.203    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.317    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.431    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.653 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.989    29.642    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.299    29.941 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    29.941    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.491 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.491    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.719 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.719    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.833 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.833    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.061 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.283 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.305    32.588    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.299    32.887 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    32.887    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/A[0]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.419 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.419    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.533    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.647    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.875    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.989    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.211 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.703    34.914    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q[23]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299    35.213 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    35.213    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.763 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.763    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.877 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.877    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.991 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.991    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.105    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.219    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.555 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.251    37.805    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[23]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.299    38.104 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    38.104    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.636 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.636    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.750 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.750    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.864 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.864    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.978    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.092    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.206    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.428 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.156    40.584    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q[23]
    SLICE_X39Y84         LUT2 (Prop_lut2_I0_O)        0.299    40.883 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    40.883    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.415 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.415    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.529 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.529    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.643 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.643    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.757 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.757    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.871    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.985    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.853    43.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q[23]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.299    43.360 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__12/O
                         net (fo=1, routed)           0.000    43.360    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.893    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.127 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.127    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.244 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.244    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.361 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.478 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.478    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.697 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.003    45.699    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q[23]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.295    45.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    45.994    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.114    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.336 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.988    48.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q[23]
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.299    48.624 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__14/O
                         net (fo=1, routed)           0.000    48.624    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.117 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.117    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.234 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.234    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.804 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.170    50.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q[23]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.295    51.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__15/O
                         net (fo=1, routed)           0.000    51.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.932 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.932    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.046 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.046    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.160 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.160    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.274 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.274    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.388 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.388    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.610 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.270    53.880    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.299    54.179 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    54.179    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[5]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.712 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.712    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.829    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.946 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.063 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.180 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.180    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.399 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.090    56.489    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q[23]
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.295    56.784 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    56.784    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.316 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.316    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.430 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.430    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.108 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.120    59.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755    59.982 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.982    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.096 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.096    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.210 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.210    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.438 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.438    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.552    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    60.774 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.366    62.141    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.299    62.440 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    62.440    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.973 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.090    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.207    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.441    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.558 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.558    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.777 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.253    65.030    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q[23]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.295    65.325 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    65.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.857 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.857    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.971 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.971    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.085 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.085    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.199 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.199    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.313 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.313    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.427 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.427    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.649 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.110    67.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q[23]
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.299    68.058 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    68.058    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.608 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.608    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.722 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.722    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.836 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.836    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.950 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.950    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.178 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.178    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.132    70.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q[23]
    SLICE_X31Y82         LUT3 (Prop_lut3_I0_O)        0.299    70.831 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    70.831    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.381 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.381    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.495    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.609    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.723    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.837    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.951    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.173 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.346    73.519    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q[23]
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.299    73.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    73.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.702 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.702    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.819 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.819    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.936 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.936    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.155 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.071    76.226    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q[23]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.295    76.521 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    76.521    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    77.034 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.151    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.385 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.385    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.502 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.502    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.619 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.619    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.838 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.878    78.716    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.295    79.011 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__25/O
                         net (fo=1, routed)           0.000    79.011    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.409 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.409    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.523 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.523    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.637 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.313 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.946    81.259    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.mant_op_reg[22][0]
    SLICE_X35Y92         LUT3 (Prop_lut3_I1_O)        0.329    81.588 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.193    81.781    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X34Y92         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.479   102.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X34Y92         FDRE (Setup_fdre_C_D)       -0.230   101.056    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                        101.056    
                         arrival time                         -81.781    
  -------------------------------------------------------------------
                         slack                                 19.275    

Slack (MET) :             19.481ns  (required time - arrival time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        78.575ns  (logic 43.907ns (55.879%)  route 34.668ns (44.121%))
  Logic Levels:           216  (CARRY4=189 LUT2=12 LUT3=14 LUT4=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 102.659 - 100.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        2.055     3.349    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/ap_clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.456     3.805 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/Q
                         net (fo=54, routed)          4.404     8.209    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[6]
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27/O
                         net (fo=1, routed)           0.000     8.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.713 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.713    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.830 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.830    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.181    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=54, routed)          1.216    10.616    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.295    10.911 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.911    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.461 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.461    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.055    13.308    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.607 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    13.607    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.139 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.139    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.253    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.367 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.367    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.595    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.709 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.931 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.153    16.084    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.299    16.383 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    16.383    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.759 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.876    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.110    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.344    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.563 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.151    18.715    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.295    19.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    19.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.542 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.542    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.656 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.656    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.770 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.770    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.884 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.884    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.998 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.998    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.112 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.334 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.247    21.580    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.299    21.879 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    21.879    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.411    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.525    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.639    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.753    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.174    24.378    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.299    24.677 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    24.677    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.190 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.307 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.307    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.424 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.541 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.541    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.775 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.775    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.041    27.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.295    27.329 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    27.329    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.861 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.861    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.089 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.089    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.203    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.317    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.431    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.653 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.989    29.642    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.299    29.941 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    29.941    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.491 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.491    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.719 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.719    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.833 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.833    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.061 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.283 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.305    32.588    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.299    32.887 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    32.887    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/A[0]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.419 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.419    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.533    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.647    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.875    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.989    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.211 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.703    34.914    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q[23]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299    35.213 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    35.213    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.763 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.763    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.877 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.877    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.991 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.991    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.105    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.219    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.555 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.251    37.805    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[23]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.299    38.104 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    38.104    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.636 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.636    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.750 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.750    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.864 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.864    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.978    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.092    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.206    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.428 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.156    40.584    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q[23]
    SLICE_X39Y84         LUT2 (Prop_lut2_I0_O)        0.299    40.883 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    40.883    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.415 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.415    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.529 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.529    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.643 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.643    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.757 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.757    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.871    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.985    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.853    43.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q[23]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.299    43.360 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__12/O
                         net (fo=1, routed)           0.000    43.360    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.893    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.127 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.127    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.244 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.244    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.361 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.478 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.478    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.697 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.003    45.699    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q[23]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.295    45.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    45.994    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.114    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.336 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.988    48.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q[23]
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.299    48.624 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__14/O
                         net (fo=1, routed)           0.000    48.624    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.117 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.117    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.234 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.234    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.804 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.170    50.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q[23]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.295    51.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__15/O
                         net (fo=1, routed)           0.000    51.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.932 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.932    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.046 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.046    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.160 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.160    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.274 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.274    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.388 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.388    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.610 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.270    53.880    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.299    54.179 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    54.179    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[5]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.712 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.712    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.829    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.946 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.063 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.180 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.180    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.399 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.090    56.489    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q[23]
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.295    56.784 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    56.784    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.316 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.316    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.430 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.430    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.108 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.120    59.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755    59.982 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.982    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.096 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.096    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.210 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.210    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.438 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.438    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.552    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    60.774 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.366    62.141    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.299    62.440 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    62.440    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.973 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.090    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.207    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.441    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.558 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.558    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.777 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.253    65.030    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q[23]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.295    65.325 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    65.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.857 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.857    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.971 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.971    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.085 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.085    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.199 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.199    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.313 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.313    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.427 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.427    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.649 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.110    67.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q[23]
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.299    68.058 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    68.058    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.608 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.608    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.722 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.722    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.836 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.836    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.950 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.950    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.178 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.178    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.132    70.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q[23]
    SLICE_X31Y82         LUT3 (Prop_lut3_I0_O)        0.299    70.831 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    70.831    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.381 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.381    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.495    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.609    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.723    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.837    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.951    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.173 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.346    73.519    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q[23]
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.299    73.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    73.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.702 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.702    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.819 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.819    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.936 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.936    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.155 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.071    76.226    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q[23]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.295    76.521 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    76.521    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    77.034 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.151    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.385 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.385    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.502 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.502    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.619 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.619    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.838 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.878    78.716    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.295    79.011 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__25/O
                         net (fo=1, routed)           0.000    79.011    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.409 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.409    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.523 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.523    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.637 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.429 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           1.174    81.603    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/Q[5]
    SLICE_X34Y93         LUT4 (Prop_lut4_I3_O)        0.321    81.924 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[5]_i_1/O
                         net (fo=1, routed)           0.000    81.924    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]_0
    SLICE_X34Y93         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.480   102.659    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X34Y93         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.129   102.788    
                         clock uncertainty           -1.500   101.287    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.118   101.405    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                        101.405    
                         arrival time                         -81.924    
  -------------------------------------------------------------------
                         slack                                 19.481    

Slack (MET) :             19.491ns  (required time - arrival time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U47/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        78.474ns  (logic 43.541ns (55.485%)  route 34.933ns (44.515%))
  Logic Levels:           207  (CARRY4=183 LUT2=10 LUT3=14)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        2.055     3.349    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U47/ap_clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U47/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.456     3.805 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U47/din1_buf1_reg[4]/Q
                         net (fo=54, routed)          4.182     7.987    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[4]
    SLICE_X46Y116        LUT2 (Prop_lut2_I0_O)        0.124     8.111 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__27/O
                         net (fo=1, routed)           0.000     8.111    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__27_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.624 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.624    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.741    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.858    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.092    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.311 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=54, routed)          0.918    10.229    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y115        LUT3 (Prop_lut3_I0_O)        0.295    10.524 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.524    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.074    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.188    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.302    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.416    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.644    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.866 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.146    13.012    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y115        LUT3 (Prop_lut3_I0_O)        0.299    13.311 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000    13.311    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X49Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.861 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.861    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.975 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.089 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.203    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.317 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.317    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.431 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.431    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.653 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.111    15.763    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X50Y116        LUT2 (Prop_lut2_I0_O)        0.299    16.062 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000    16.062    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X50Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.575 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.575    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.692 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.692    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.809 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.809    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.926 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.926    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.043 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.043    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.160 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.160    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.379 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.960    18.339    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X51Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751    19.090 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.090    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.204    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.318 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.318    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.432 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.432    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.546 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.546    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    19.669    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.891 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.126    21.017    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X52Y119        LUT3 (Prop_lut3_I0_O)        0.299    21.316 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    21.316    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X52Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.866 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.866    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.980 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.980    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.094 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.094    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.208 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.208    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.322 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.322    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.436 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.445    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.667 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.450    24.116    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X53Y115        LUT2 (Prop_lut2_I0_O)        0.299    24.415 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    24.415    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X53Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.061 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.175 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.175    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.289 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.289    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.403 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.403    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.517 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.517    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.739 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.224    26.963    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q[23]
    SLICE_X52Y111        LUT3 (Prop_lut3_I0_O)        0.299    27.262 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    27.262    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.812 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.812    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.926 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.926    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.040 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.040    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.154 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.154    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.382 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.382    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.604 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.522    30.126    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q[23]
    SLICE_X56Y110        LUT3 (Prop_lut3_I0_O)        0.299    30.425 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    30.425    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.975 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.089    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.203    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.317 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.317    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.431 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.431    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.545 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.545    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.767 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.125    32.891    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q[23]
    SLICE_X56Y120        LUT3 (Prop_lut3_I0_O)        0.299    33.190 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    33.190    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/A[12]
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.722 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.722    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.836 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.836    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.950 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.950    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.172 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.323    35.495    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q[23]
    SLICE_X54Y115        LUT2 (Prop_lut2_I0_O)        0.299    35.794 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__8/O
                         net (fo=1, routed)           0.000    35.794    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.307 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.307    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.424 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.424    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.541 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.541    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.775 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.775    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.892 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.892    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.111 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.125    38.236    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[23]
    SLICE_X55Y113        LUT2 (Prop_lut2_I0_O)        0.295    38.531 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    38.531    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.063 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.063    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.177    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.291    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.405 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.405    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.519    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.633    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.855 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.160    41.015    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X59Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755    41.770 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.770    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.998    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.112 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.112    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.226 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.226    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.340 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.340    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.562 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.986    43.548    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X58Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770    44.318 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.318    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.435 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.435    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.552 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.552    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.669 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.669    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.786 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.786    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.903 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.903    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.122 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.162    46.284    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q[23]
    SLICE_X60Y112        LUT3 (Prop_lut3_I0_O)        0.295    46.579 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    46.579    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.129 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.129    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.243 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.243    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.357 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.357    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.471 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.471    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.699    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.921 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.111    49.032    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q[23]
    SLICE_X63Y111        LUT3 (Prop_lut3_I0_O)        0.299    49.331 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__14/O
                         net (fo=1, routed)           0.000    49.331    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X63Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.881 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.995 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.995    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.109 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    50.109    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.223 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    50.223    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.337 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    50.337    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.451 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    50.451    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.673 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.766    51.440    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q[23]
    SLICE_X62Y118        LUT3 (Prop_lut3_I0_O)        0.299    51.739 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__15/O
                         net (fo=1, routed)           0.000    51.739    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X62Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.272 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.272    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.389 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.389    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.506 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.506    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.623 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.623    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.740 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.740    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.857 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.857    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    53.076 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.549    54.625    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q[23]
    SLICE_X62Y111        LUT3 (Prop_lut3_I0_O)        0.295    54.920 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    54.920    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X62Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.453 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.453    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.570 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.570    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.687 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.687    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.804 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.804    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.921 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.921    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.038 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    56.038    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    56.257 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.426    57.683    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q[23]
    SLICE_X63Y105        LUT3 (Prop_lut3_I0_O)        0.295    57.978 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__17/O
                         net (fo=1, routed)           0.000    57.978    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[4]
    SLICE_X63Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.510 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    58.510    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.624 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    58.624    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.738 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    58.738    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.852 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    58.852    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.966 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    58.966    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.188 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.787    59.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/Q[23]
    SLICE_X65Y111        LUT2 (Prop_lut2_I0_O)        0.299    60.274 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__17/O
                         net (fo=1, routed)           0.000    60.274    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X65Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.806 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.806    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.920 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.920    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.034 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    61.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.148 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    61.148    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.262 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    61.262    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.376 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    61.376    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.598 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.023    62.621    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X64Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755    63.376 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.376    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.490 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.490    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.604 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.604    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.718 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.718    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.832 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.832    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.946 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.946    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    64.168 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.904    65.072    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q[23]
    SLICE_X61Y111        LUT2 (Prop_lut2_I0_O)        0.299    65.371 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    65.371    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X61Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.903 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.903    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.017 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.017    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.131 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.131    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.245 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.245    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.359 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.359    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.473 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.473    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.695 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.386    68.081    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q[23]
    SLICE_X60Y106        LUT3 (Prop_lut3_I0_O)        0.299    68.380 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    68.380    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[4]
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.912 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.912    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.026 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.026    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.140 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.140    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.254 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.254    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.368 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.368    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.590 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.079    70.669    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q[23]
    SLICE_X59Y105        LUT2 (Prop_lut2_I0_O)        0.299    70.968 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    70.968    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X59Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.500 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.500    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.614    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.728    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.842    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.956    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    72.070    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.292 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.242    73.534    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q[23]
    SLICE_X57Y105        LUT2 (Prop_lut2_I0_O)        0.299    73.833 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    73.833    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.365 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.365    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.479    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.593    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.707    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.821 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.821    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.935 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.935    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    75.157 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.988    76.145    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q[23]
    SLICE_X66Y109        LUT2 (Prop_lut2_I0_O)        0.299    76.444 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    76.444    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X66Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    76.957 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    76.957    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.074 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.074    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.191 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.191    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.308 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.308    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.425 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.425    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.542 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.542    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.761 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.579    78.340    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X57Y115        LUT3 (Prop_lut3_I0_O)        0.295    78.635 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__25/O
                         net (fo=1, routed)           0.000    78.635    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X57Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.033 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.033    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.147    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.261    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.375 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.375    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.489 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.489    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.603 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.603    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    79.937 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.732    80.669    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.mant_op_reg[22][0]
    SLICE_X58Y121        LUT3 (Prop_lut3_I1_O)        0.329    80.998 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.825    81.823    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X55Y121        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.698   102.877    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X55Y121        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.247   103.124    
                         clock uncertainty           -1.500   101.624    
    SLICE_X55Y121        FDRE (Setup_fdre_C_D)       -0.309   101.315    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                        101.315    
                         arrival time                         -81.823    
  -------------------------------------------------------------------
                         slack                                 19.491    

Slack (MET) :             19.501ns  (required time - arrival time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        78.555ns  (logic 43.933ns (55.926%)  route 34.622ns (44.074%))
  Logic Levels:           216  (CARRY4=189 LUT2=12 LUT3=14 LUT4=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 102.659 - 100.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        2.055     3.349    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/ap_clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.456     3.805 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/Q
                         net (fo=54, routed)          4.404     8.209    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[6]
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27/O
                         net (fo=1, routed)           0.000     8.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.713 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.713    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.830 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.830    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.181    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=54, routed)          1.216    10.616    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.295    10.911 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.911    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.461 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.461    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.055    13.308    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.607 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    13.607    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.139 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.139    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.253    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.367 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.367    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.595    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.709 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.931 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.153    16.084    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.299    16.383 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    16.383    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.759 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.876    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.110    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.344    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.563 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.151    18.715    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.295    19.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    19.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.542 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.542    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.656 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.656    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.770 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.770    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.884 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.884    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.998 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.998    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.112 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.334 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.247    21.580    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.299    21.879 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    21.879    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.411    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.525    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.639    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.753    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.174    24.378    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.299    24.677 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    24.677    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.190 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.307 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.307    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.424 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.541 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.541    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.775 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.775    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.041    27.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.295    27.329 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    27.329    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.861 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.861    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.089 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.089    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.203    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.317    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.431    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.653 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.989    29.642    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.299    29.941 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    29.941    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.491 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.491    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.719 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.719    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.833 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.833    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.061 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.283 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.305    32.588    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.299    32.887 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    32.887    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/A[0]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.419 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.419    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.533    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.647    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.875    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.989    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.211 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.703    34.914    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q[23]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299    35.213 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    35.213    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.763 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.763    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.877 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.877    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.991 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.991    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.105    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.219    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.555 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.251    37.805    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[23]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.299    38.104 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    38.104    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.636 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.636    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.750 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.750    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.864 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.864    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.978    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.092    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.206    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.428 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.156    40.584    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q[23]
    SLICE_X39Y84         LUT2 (Prop_lut2_I0_O)        0.299    40.883 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    40.883    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.415 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.415    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.529 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.529    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.643 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.643    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.757 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.757    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.871    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.985    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.853    43.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q[23]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.299    43.360 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__12/O
                         net (fo=1, routed)           0.000    43.360    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.893    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.127 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.127    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.244 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.244    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.361 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.478 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.478    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.697 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.003    45.699    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q[23]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.295    45.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    45.994    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.114    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.336 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.988    48.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q[23]
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.299    48.624 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__14/O
                         net (fo=1, routed)           0.000    48.624    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.117 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.117    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.234 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.234    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.804 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.170    50.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q[23]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.295    51.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__15/O
                         net (fo=1, routed)           0.000    51.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.932 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.932    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.046 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.046    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.160 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.160    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.274 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.274    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.388 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.388    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.610 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.270    53.880    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.299    54.179 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    54.179    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[5]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.712 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.712    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.829    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.946 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.063 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.180 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.180    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.399 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.090    56.489    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q[23]
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.295    56.784 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    56.784    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.316 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.316    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.430 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.430    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.108 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.120    59.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755    59.982 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.982    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.096 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.096    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.210 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.210    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.438 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.438    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.552    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    60.774 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.366    62.141    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.299    62.440 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    62.440    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.973 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.090    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.207    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.441    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.558 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.558    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.777 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.253    65.030    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q[23]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.295    65.325 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    65.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.857 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.857    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.971 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.971    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.085 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.085    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.199 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.199    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.313 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.313    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.427 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.427    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.649 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.110    67.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q[23]
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.299    68.058 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    68.058    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.608 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.608    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.722 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.722    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.836 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.836    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.950 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.950    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.178 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.178    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.132    70.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q[23]
    SLICE_X31Y82         LUT3 (Prop_lut3_I0_O)        0.299    70.831 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    70.831    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.381 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.381    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.495    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.609    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.723    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.837    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.951    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.173 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.346    73.519    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q[23]
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.299    73.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    73.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.702 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.702    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.819 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.819    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.936 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.936    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.155 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.071    76.226    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q[23]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.295    76.521 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    76.521    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    77.034 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.151    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.385 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.385    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.502 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.502    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.619 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.619    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.838 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.878    78.716    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.295    79.011 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__25/O
                         net (fo=1, routed)           0.000    79.011    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.409 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.409    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.523 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.523    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.637 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    80.446 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           1.128    81.574    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/Q[7]
    SLICE_X34Y93         LUT4 (Prop_lut4_I3_O)        0.330    81.904 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, routed)           0.000    81.904    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
    SLICE_X34Y93         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.480   102.659    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X34Y93         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.129   102.788    
                         clock uncertainty           -1.500   101.287    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.118   101.405    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                        101.405    
                         arrival time                         -81.904    
  -------------------------------------------------------------------
                         slack                                 19.501    

Slack (MET) :             19.772ns  (required time - arrival time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        78.248ns  (logic 44.001ns (56.233%)  route 34.247ns (43.767%))
  Logic Levels:           216  (CARRY4=189 LUT2=12 LUT3=14 LUT4=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 102.659 - 100.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        2.055     3.349    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/ap_clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.456     3.805 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/Q
                         net (fo=54, routed)          4.404     8.209    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[6]
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27/O
                         net (fo=1, routed)           0.000     8.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.713 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.713    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.830 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.830    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.181    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=54, routed)          1.216    10.616    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.295    10.911 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.911    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.461 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.461    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.055    13.308    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.607 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    13.607    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.139 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.139    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.253    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.367 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.367    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.595    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.709 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.931 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.153    16.084    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.299    16.383 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    16.383    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.759 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.876    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.110    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.344    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.563 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.151    18.715    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.295    19.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    19.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.542 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.542    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.656 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.656    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.770 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.770    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.884 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.884    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.998 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.998    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.112 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.334 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.247    21.580    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.299    21.879 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    21.879    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.411    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.525    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.639    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.753    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.174    24.378    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.299    24.677 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    24.677    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.190 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.307 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.307    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.424 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.541 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.541    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.775 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.775    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.041    27.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.295    27.329 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    27.329    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.861 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.861    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.089 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.089    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.203    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.317    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.431    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.653 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.989    29.642    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.299    29.941 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    29.941    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.491 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.491    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.719 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.719    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.833 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.833    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.061 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.283 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.305    32.588    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.299    32.887 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    32.887    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/A[0]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.419 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.419    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.533    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.647    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.875    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.989    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.211 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.703    34.914    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q[23]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299    35.213 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    35.213    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.763 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.763    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.877 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.877    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.991 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.991    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.105    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.219    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.555 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.251    37.805    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[23]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.299    38.104 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    38.104    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.636 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.636    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.750 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.750    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.864 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.864    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.978    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.092    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.206    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.428 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.156    40.584    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q[23]
    SLICE_X39Y84         LUT2 (Prop_lut2_I0_O)        0.299    40.883 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    40.883    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.415 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.415    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.529 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.529    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.643 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.643    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.757 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.757    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.871    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.985    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.853    43.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q[23]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.299    43.360 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__12/O
                         net (fo=1, routed)           0.000    43.360    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.893    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.127 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.127    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.244 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.244    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.361 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.478 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.478    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.697 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.003    45.699    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q[23]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.295    45.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    45.994    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.114    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.336 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.988    48.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q[23]
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.299    48.624 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__14/O
                         net (fo=1, routed)           0.000    48.624    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.117 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.117    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.234 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.234    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.804 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.170    50.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q[23]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.295    51.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__15/O
                         net (fo=1, routed)           0.000    51.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.932 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.932    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.046 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.046    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.160 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.160    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.274 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.274    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.388 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.388    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.610 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.270    53.880    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.299    54.179 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    54.179    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[5]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.712 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.712    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.829    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.946 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.063 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.180 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.180    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.399 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.090    56.489    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q[23]
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.295    56.784 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    56.784    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.316 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.316    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.430 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.430    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.108 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.120    59.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755    59.982 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.982    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.096 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.096    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.210 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.210    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.438 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.438    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.552    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    60.774 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.366    62.141    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.299    62.440 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    62.440    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.973 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.090    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.207    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.441    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.558 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.558    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.777 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.253    65.030    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q[23]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.295    65.325 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    65.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.857 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.857    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.971 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.971    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.085 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.085    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.199 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.199    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.313 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.313    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.427 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.427    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.649 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.110    67.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q[23]
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.299    68.058 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    68.058    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.608 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.608    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.722 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.722    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.836 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.836    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.950 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.950    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.178 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.178    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.132    70.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q[23]
    SLICE_X31Y82         LUT3 (Prop_lut3_I0_O)        0.299    70.831 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    70.831    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.381 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.381    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.495    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.609    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.723    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.837    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.951    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.173 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.346    73.519    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q[23]
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.299    73.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    73.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.702 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.702    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.819 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.819    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.936 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.936    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.155 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.071    76.226    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q[23]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.295    76.521 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    76.521    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    77.034 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.151    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.385 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.385    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.502 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.502    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.619 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.619    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.838 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.878    78.716    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.295    79.011 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__25/O
                         net (fo=1, routed)           0.000    79.011    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.409 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.409    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.523 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.523    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.637 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    80.207    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.541 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.753    81.294    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/Q[6]
    SLICE_X34Y93         LUT4 (Prop_lut4_I3_O)        0.303    81.597 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=1, routed)           0.000    81.597    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]_0
    SLICE_X34Y93         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.480   102.659    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X34Y93         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                         clock pessimism              0.129   102.788    
                         clock uncertainty           -1.500   101.287    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.081   101.368    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]
  -------------------------------------------------------------------
                         required time                        101.368    
                         arrival time                         -81.597    
  -------------------------------------------------------------------
                         slack                                 19.772    

Slack (MET) :             19.791ns  (required time - arrival time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        78.264ns  (logic 43.795ns (55.958%)  route 34.469ns (44.042%))
  Logic Levels:           215  (CARRY4=188 LUT2=12 LUT3=14 LUT4=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        2.055     3.349    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/ap_clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.456     3.805 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/Q
                         net (fo=54, routed)          4.404     8.209    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[6]
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27/O
                         net (fo=1, routed)           0.000     8.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.713 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.713    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.830 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.830    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.181    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=54, routed)          1.216    10.616    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.295    10.911 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.911    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.461 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.461    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.055    13.308    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.607 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    13.607    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.139 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.139    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.253    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.367 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.367    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.595    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.709 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.931 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.153    16.084    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.299    16.383 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    16.383    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.759 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.876    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.110    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.344    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.563 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.151    18.715    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.295    19.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    19.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.542 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.542    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.656 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.656    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.770 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.770    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.884 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.884    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.998 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.998    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.112 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.334 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.247    21.580    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.299    21.879 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    21.879    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.411    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.525    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.639    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.753    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.174    24.378    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.299    24.677 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    24.677    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.190 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.307 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.307    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.424 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.541 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.541    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.775 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.775    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.041    27.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.295    27.329 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    27.329    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.861 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.861    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.089 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.089    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.203    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.317    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.431    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.653 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.989    29.642    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.299    29.941 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    29.941    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.491 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.491    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.719 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.719    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.833 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.833    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.061 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.283 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.305    32.588    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.299    32.887 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    32.887    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/A[0]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.419 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.419    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.533    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.647    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.875    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.989    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.211 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.703    34.914    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q[23]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299    35.213 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    35.213    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.763 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.763    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.877 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.877    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.991 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.991    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.105    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.219    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.555 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.251    37.805    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[23]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.299    38.104 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    38.104    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.636 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.636    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.750 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.750    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.864 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.864    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.978    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.092    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.206    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.428 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.156    40.584    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q[23]
    SLICE_X39Y84         LUT2 (Prop_lut2_I0_O)        0.299    40.883 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    40.883    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.415 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.415    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.529 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.529    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.643 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.643    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.757 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.757    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.871    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.985    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.853    43.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q[23]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.299    43.360 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__12/O
                         net (fo=1, routed)           0.000    43.360    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.893    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.127 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.127    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.244 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.244    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.361 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.478 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.478    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.697 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.003    45.699    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q[23]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.295    45.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    45.994    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.114    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.336 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.988    48.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q[23]
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.299    48.624 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__14/O
                         net (fo=1, routed)           0.000    48.624    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.117 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.117    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.234 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.234    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.804 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.170    50.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q[23]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.295    51.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__15/O
                         net (fo=1, routed)           0.000    51.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.932 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.932    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.046 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.046    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.160 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.160    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.274 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.274    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.388 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.388    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.610 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.270    53.880    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.299    54.179 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    54.179    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[5]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.712 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.712    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.829    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.946 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.063 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.180 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.180    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.399 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.090    56.489    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q[23]
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.295    56.784 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    56.784    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.316 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.316    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.430 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.430    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.108 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.120    59.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755    59.982 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.982    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.096 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.096    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.210 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.210    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.438 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.438    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.552    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    60.774 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.366    62.141    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.299    62.440 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    62.440    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.973 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.090    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.207    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.441    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.558 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.558    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.777 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.253    65.030    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q[23]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.295    65.325 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    65.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.857 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.857    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.971 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.971    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.085 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.085    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.199 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.199    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.313 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.313    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.427 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.427    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.649 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.110    67.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q[23]
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.299    68.058 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    68.058    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.608 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.608    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.722 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.722    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.836 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.836    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.950 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.950    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.178 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.178    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.132    70.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q[23]
    SLICE_X31Y82         LUT3 (Prop_lut3_I0_O)        0.299    70.831 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    70.831    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.381 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.381    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.495    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.609    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.723    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.837    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.951    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.173 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.346    73.519    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q[23]
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.299    73.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    73.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.702 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.702    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.819 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.819    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.936 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.936    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.155 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.071    76.226    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q[23]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.295    76.521 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    76.521    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    77.034 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.151    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.385 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.385    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.502 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.502    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.619 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.619    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.838 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.878    78.716    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.295    79.011 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__25/O
                         net (fo=1, routed)           0.000    79.011    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.409 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.409    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.523 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.523    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.637 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.315 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.975    81.290    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/Q[1]
    SLICE_X34Y92         LUT4 (Prop_lut4_I3_O)        0.323    81.613 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[1]_i_1/O
                         net (fo=1, routed)           0.000    81.613    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X34Y92         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.479   102.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X34Y92         FDRE (Setup_fdre_C_D)        0.118   101.404    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]
  -------------------------------------------------------------------
                         required time                        101.404    
                         arrival time                         -81.613    
  -------------------------------------------------------------------
                         slack                                 19.791    

Slack (MET) :             19.885ns  (required time - arrival time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        78.134ns  (logic 43.887ns (56.169%)  route 34.247ns (43.831%))
  Logic Levels:           215  (CARRY4=188 LUT2=12 LUT3=14 LUT4=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        2.055     3.349    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/ap_clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.456     3.805 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/Q
                         net (fo=54, routed)          4.404     8.209    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[6]
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27/O
                         net (fo=1, routed)           0.000     8.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.713 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.713    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.830 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.830    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.181    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=54, routed)          1.216    10.616    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.295    10.911 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.911    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.461 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.461    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.055    13.308    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.607 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    13.607    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.139 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.139    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.253    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.367 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.367    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.595    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.709 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.931 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.153    16.084    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.299    16.383 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    16.383    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.759 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.876    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.110    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.344    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.563 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.151    18.715    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.295    19.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    19.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.542 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.542    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.656 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.656    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.770 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.770    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.884 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.884    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.998 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.998    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.112 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.334 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.247    21.580    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.299    21.879 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    21.879    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.411    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.525    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.639    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.753    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.174    24.378    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.299    24.677 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    24.677    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.190 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.307 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.307    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.424 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.541 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.541    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.775 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.775    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.041    27.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.295    27.329 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    27.329    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.861 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.861    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.089 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.089    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.203    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.317    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.431    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.653 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.989    29.642    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.299    29.941 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    29.941    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.491 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.491    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.719 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.719    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.833 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.833    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.061 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.283 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.305    32.588    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.299    32.887 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    32.887    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/A[0]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.419 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.419    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.533    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.647    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.875    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.989    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.211 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.703    34.914    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q[23]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299    35.213 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    35.213    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.763 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.763    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.877 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.877    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.991 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.991    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.105    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.219    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.555 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.251    37.805    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[23]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.299    38.104 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    38.104    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.636 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.636    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.750 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.750    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.864 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.864    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.978    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.092    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.206    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.428 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.156    40.584    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q[23]
    SLICE_X39Y84         LUT2 (Prop_lut2_I0_O)        0.299    40.883 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    40.883    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.415 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.415    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.529 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.529    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.643 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.643    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.757 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.757    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.871    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.985    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.853    43.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q[23]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.299    43.360 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__12/O
                         net (fo=1, routed)           0.000    43.360    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.893    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.127 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.127    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.244 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.244    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.361 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.478 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.478    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.697 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.003    45.699    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q[23]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.295    45.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    45.994    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.114    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.336 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.988    48.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q[23]
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.299    48.624 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__14/O
                         net (fo=1, routed)           0.000    48.624    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.117 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.117    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.234 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.234    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.804 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.170    50.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q[23]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.295    51.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__15/O
                         net (fo=1, routed)           0.000    51.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.932 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.932    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.046 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.046    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.160 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.160    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.274 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.274    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.388 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.388    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.610 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.270    53.880    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.299    54.179 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    54.179    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[5]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.712 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.712    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.829    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.946 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.063 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.180 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.180    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.399 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.090    56.489    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q[23]
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.295    56.784 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    56.784    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.316 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.316    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.430 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.430    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.108 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.120    59.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755    59.982 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.982    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.096 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.096    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.210 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.210    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.438 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.438    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.552    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    60.774 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.366    62.141    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.299    62.440 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    62.440    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.973 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.090    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.207    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.441    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.558 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.558    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.777 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.253    65.030    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q[23]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.295    65.325 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    65.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.857 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.857    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.971 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.971    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.085 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.085    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.199 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.199    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.313 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.313    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.427 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.427    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.649 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.110    67.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q[23]
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.299    68.058 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    68.058    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.608 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.608    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.722 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.722    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.836 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.836    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.950 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.950    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.178 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.178    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.132    70.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q[23]
    SLICE_X31Y82         LUT3 (Prop_lut3_I0_O)        0.299    70.831 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    70.831    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.381 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.381    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.495    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.609    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.723    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.837    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.951    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.173 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.346    73.519    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q[23]
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.299    73.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    73.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.702 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.702    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.819 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.819    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.936 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.936    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.155 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.071    76.226    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q[23]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.295    76.521 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    76.521    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    77.034 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.151    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.385 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.385    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.502 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.502    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.619 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.619    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.838 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.878    78.716    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.295    79.011 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__25/O
                         net (fo=1, routed)           0.000    79.011    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.409 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.409    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.523 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.523    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.637 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.427 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.753    81.180    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/Q[2]
    SLICE_X34Y92         LUT4 (Prop_lut4_I3_O)        0.303    81.483 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[2]_i_1/O
                         net (fo=1, routed)           0.000    81.483    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]_0
    SLICE_X34Y92         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.479   102.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X34Y92         FDRE (Setup_fdre_C_D)        0.081   101.367    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]
  -------------------------------------------------------------------
                         required time                        101.367    
                         arrival time                         -81.483    
  -------------------------------------------------------------------
                         slack                                 19.885    

Slack (MET) :             19.900ns  (required time - arrival time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        78.156ns  (logic 43.817ns (56.064%)  route 34.339ns (43.936%))
  Logic Levels:           215  (CARRY4=188 LUT2=12 LUT3=14 LUT4=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        2.055     3.349    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/ap_clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.456     3.805 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/din1_buf1_reg[6]/Q
                         net (fo=54, routed)          4.404     8.209    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[6]
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27/O
                         net (fo=1, routed)           0.000     8.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__27_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.713 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.713    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.830 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.830    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.181    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=54, routed)          1.216    10.616    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.295    10.911 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    10.911    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.461 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.461    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.055    13.308    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.607 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    13.607    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.139 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.139    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.253    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.367 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.367    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.481    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.595    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.709 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.931 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.153    16.084    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.299    16.383 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    16.383    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.759 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.876    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.110    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.344    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.563 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.151    18.715    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.295    19.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    19.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.542 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.542    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.656 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.656    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.770 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.770    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.884 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.884    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.998 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.998    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.112 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.334 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.247    21.580    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.299    21.879 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    21.879    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.411    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.525    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.639    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.753    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.174    24.378    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.299    24.677 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    24.677    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.190 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.307 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.307    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.424 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.541 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.541    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.775 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.775    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.041    27.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.295    27.329 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    27.329    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.861 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.861    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.975    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.089 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.089    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.203 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.203    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.317    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.431    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.653 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.989    29.642    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.299    29.941 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    29.941    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.491 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.491    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.719 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.719    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.833 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.833    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.061 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.283 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.305    32.588    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q[23]
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.299    32.887 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    32.887    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/A[0]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.419 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.419    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.533    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.647    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.875    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.989    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.211 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.703    34.914    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q[23]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299    35.213 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    35.213    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.763 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.763    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.877 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.877    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.991 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.991    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.105    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.219    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.333    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.555 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.251    37.805    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[23]
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.299    38.104 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    38.104    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.636 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.636    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.750 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.750    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.864 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.864    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.978    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.092    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.206    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.428 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.156    40.584    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q[23]
    SLICE_X39Y84         LUT2 (Prop_lut2_I0_O)        0.299    40.883 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__10/O
                         net (fo=1, routed)           0.000    40.883    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.415 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.415    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.529 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.529    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.643 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.643    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.757 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.757    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.871 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.871    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.985 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    41.985    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.853    43.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q[23]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.299    43.360 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__12/O
                         net (fo=1, routed)           0.000    43.360    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.893    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.010 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.010    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.127 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.127    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.244 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.244    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.361 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.361    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.478 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    44.478    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.697 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.003    45.699    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q[23]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.295    45.994 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    45.994    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.114 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    47.114    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.336 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.988    48.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q[23]
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.299    48.624 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__14/O
                         net (fo=1, routed)           0.000    48.624    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[3]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.117 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.117    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.234 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.234    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.804 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.170    50.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q[23]
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.295    51.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__15/O
                         net (fo=1, routed)           0.000    51.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.932 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.932    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.046 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.046    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.160 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.160    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.274 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.274    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.388 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    52.388    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.610 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.270    53.880    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.299    54.179 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    54.179    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[5]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.712 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.712    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.829 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.829    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.946 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.063 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.063    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.180 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    55.180    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.399 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.090    56.489    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q[23]
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.295    56.784 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    56.784    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.316 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.316    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.430 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.430    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.108 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.120    59.227    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755    59.982 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.982    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.096 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.096    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.210 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.210    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.438 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.438    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    60.552    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    60.774 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.366    62.141    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q[23]
    SLICE_X30Y83         LUT3 (Prop_lut3_I0_O)        0.299    62.440 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    62.440    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.973 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.973    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.090    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.207    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.324    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.441    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.558 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    63.558    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.777 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.253    65.030    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q[23]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.295    65.325 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__19/O
                         net (fo=1, routed)           0.000    65.325    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.857 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.857    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.971 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.971    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.085 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.085    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.199 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.199    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.313 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.313    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.427 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    66.427    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.649 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.110    67.759    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q[23]
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.299    68.058 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    68.058    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.608 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.608    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.722 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.722    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.836 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.836    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.950 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    68.950    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.064 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.064    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.178 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.178    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.400 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.132    70.532    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q[23]
    SLICE_X31Y82         LUT3 (Prop_lut3_I0_O)        0.299    70.831 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    70.831    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.381 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.381    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.495    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.609    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.723    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.837    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    71.951    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.173 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.346    73.519    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q[23]
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.299    73.818 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    73.818    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.351 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.351    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.468 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.468    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.585 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.585    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.702 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.702    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.819 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.819    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.936 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    74.936    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.155 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.071    76.226    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q[23]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.295    76.521 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    76.521    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    77.034 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.034    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.151    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.268 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.268    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.385 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.385    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.502 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.502    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.619 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.619    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.838 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.878    78.716    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.295    79.011 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__25/O
                         net (fo=1, routed)           0.000    79.011    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.409 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.409    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.523 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.523    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.637 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.637    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.751 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.751    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.865 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.865    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.979 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    79.979    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.093 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    80.093    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    80.332 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_ADD.ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.845    81.176    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/Q[3]
    SLICE_X34Y92         LUT4 (Prop_lut4_I3_O)        0.328    81.505 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.000    81.505    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X34Y92         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.479   102.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X34Y92         FDRE (Setup_fdre_C_D)        0.118   101.404    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]
  -------------------------------------------------------------------
                         required time                        101.404    
                         arrival time                         -81.505    
  -------------------------------------------------------------------
                         slack                                 19.900    

Slack (MET) :             19.951ns  (required time - arrival time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        77.722ns  (logic 44.311ns (57.012%)  route 33.411ns (42.988%))
  Logic Levels:           214  (CARRY4=187 LUT2=12 LUT3=15)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 102.653 - 100.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        2.056     3.350    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/ap_clk
    SLICE_X110Y108       FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456     3.806 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/din1_buf1_reg[4]/Q
                         net (fo=27, routed)          3.766     7.572    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[4]
    SLICE_X67Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.696 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__27/O
                         net (fo=1, routed)           0.000     7.696    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__27_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.228 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.228    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.342    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.684    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X67Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.906 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=54, routed)          0.743     9.649    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].Q_XOR.SUM_XOR_0[23]
    SLICE_X66Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770    10.419 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.419    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.653    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.769 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.769    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.003    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.222 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.339    12.562    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.295    12.857 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000    12.857    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.407 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.407    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.521 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.521    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.635 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.635    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.749 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.749    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.863    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.977 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.977    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.199 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.226    15.424    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.299    15.723 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.256 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.256    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.373 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.373    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.490 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.490    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.607 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.607    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.724 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.724    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.841 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.841    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.060 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.039    18.100    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.295    18.395 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    18.395    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.945 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.945    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.059 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.059    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.173 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.173    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.287 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.287    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.401 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.401    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.515 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.515    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.737 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.862    20.598    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.299    20.897 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000    20.897    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.429 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.429    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.543 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.543    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.657 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.657    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.771 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.771    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.885 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.885    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.999 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.999    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.221 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.970    23.191    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q[23]
    SLICE_X65Y82         LUT2 (Prop_lut2_I0_O)        0.299    23.490 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000    23.490    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.022 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.022    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.136 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.136    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.250 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.250    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.364 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.364    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.478 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.478    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.592 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.592    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.814 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.960    25.774    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q[23]
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.299    26.073 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000    26.073    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.605 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.605    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.719 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.719    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.833 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.833    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.947 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.947    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.061 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.061    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.175 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.175    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.397 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.028    28.425    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q[23]
    SLICE_X61Y83         LUT2 (Prop_lut2_I0_O)        0.299    28.724 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.000    28.724    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.256 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.256    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.370 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.370    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.484 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.484    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.598 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.598    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.712 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.712    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.826 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.826    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.048 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.086    31.134    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q[23]
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.299    31.433 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    31.433    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/A[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.965 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.965    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.079 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.079    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.193 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.193    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.307 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.307    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.421 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.421    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.535 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.535    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.757 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.903    33.660    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q[23]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.299    33.959 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__8/O
                         net (fo=1, routed)           0.000    33.959    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X58Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.472 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.472    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.589 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.589    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.706 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.706    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.823 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.823    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.940 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.940    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.057 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    35.057    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.276 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.047    36.323    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q[23]
    SLICE_X57Y82         LUT2 (Prop_lut2_I0_O)        0.295    36.618 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000    36.618    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.150 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.150    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.264 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.264    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.378    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.492    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.606 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.606    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.720 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.720    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.942 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.894    38.836    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q[23]
    SLICE_X56Y82         LUT3 (Prop_lut3_I0_O)        0.299    39.135 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__11/O
                         net (fo=1, routed)           0.000    39.135    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.685 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.799 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.799    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.913 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.913    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.027 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    40.027    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.141 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    40.141    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.255 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    40.255    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.477 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.313    41.790    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/Q[23]
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.299    42.089 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__12/O
                         net (fo=1, routed)           0.000    42.089    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.639 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.639    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.753 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.753    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.867 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.867    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.981    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.095    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.209    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.431 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.355    44.786    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q[23]
    SLICE_X59Y77         LUT3 (Prop_lut3_I0_O)        0.299    45.085 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000    45.085    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[5]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.635 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    45.635    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    45.749    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    45.863    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    45.977    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    46.091    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.313 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.087    47.400    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q[23]
    SLICE_X57Y75         LUT3 (Prop_lut3_I0_O)        0.299    47.699 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__14/O
                         net (fo=1, routed)           0.000    47.699    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.249 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.249    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.363 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.363    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.477 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.477    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.591 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.591    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.705 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.705    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.819 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    48.819    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.041 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.948    49.989    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q[23]
    SLICE_X55Y76         LUT3 (Prop_lut3_I0_O)        0.299    50.288 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__15/O
                         net (fo=1, routed)           0.000    50.288    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.838 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    50.838    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.952 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    50.952    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.066 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.066    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.180    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.294    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    51.408    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.630 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.521    53.151    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q[23]
    SLICE_X50Y76         LUT3 (Prop_lut3_I0_O)        0.299    53.450 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    53.450    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.983 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    53.983    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.100 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.100    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.217 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.217    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.334 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.334    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.451 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.451    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.568 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    54.568    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.787 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.849    55.636    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y76         LUT2 (Prop_lut2_I0_O)        0.295    55.931 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__16/O
                         net (fo=1, routed)           0.000    55.931    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.463 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    56.463    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.577 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    56.577    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.691 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    56.691    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.805 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    56.805    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.919 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    56.919    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.033 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    57.033    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.255 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.153    58.408    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/Q[23]
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.299    58.707 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__17/O
                         net (fo=1, routed)           0.000    58.707    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.239 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.239    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.353 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.353    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.467 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.467    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.581 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.581    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.695 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.695    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.809 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    59.809    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    60.031 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.993    61.024    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q[23]
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.299    61.323 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__18/O
                         net (fo=1, routed)           0.000    61.323    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.855 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    61.855    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.969 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    61.969    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.083 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.083    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.197 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.197    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.311 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.311    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.425 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    62.425    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.647 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.097    63.744    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q[23]
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.299    64.043 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__20/O
                         net (fo=1, routed)           0.000    64.043    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.593 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    64.593    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    64.707    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    64.821    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    64.935    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.049    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    65.163    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.385 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.081    66.467    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q[23]
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.299    66.766 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__21/O
                         net (fo=1, routed)           0.000    66.766    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.316 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.316    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.430 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.430    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.544 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.544    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.658 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.658    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.772 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.772    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    67.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    68.108 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.870    68.977    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.299    69.276 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__22/O
                         net (fo=1, routed)           0.000    69.276    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.826 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.826    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.940 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    69.940    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.054 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    70.054    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.168 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    70.168    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.282 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    70.282    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.396 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    70.396    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.618 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          1.047    71.665    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q[23]
    SLICE_X45Y75         LUT3 (Prop_lut3_I0_O)        0.299    71.964 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    71.964    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_1[1]
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.514 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    72.514    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.628 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    72.628    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.742 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    72.742    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.856 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    72.856    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.970 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    72.970    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.084 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    73.084    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.306 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=28, routed)          0.964    74.270    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q[23]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.299    74.569 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__23/O
                         net (fo=1, routed)           0.000    74.569    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    75.082 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    75.082    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    75.199    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.316 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    75.316    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.433 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    75.433    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.550 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    75.550    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.667 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    75.667    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.886 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           1.208    77.094    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/mant_rnd[1]
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.295    77.389 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__25/O
                         net (fo=1, routed)           0.000    77.389    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    77.769 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.769    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.886 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    77.886    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.003 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    78.003    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.120 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    78.120    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.237 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    78.237    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.354 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    78.354    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    78.677 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           1.237    79.914    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.mant_op_reg[22][0]
    SLICE_X39Y83         LUT3 (Prop_lut3_I1_O)        0.332    80.246 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.827    81.072    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X34Y84         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.474   102.653    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X34Y84         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.129   102.782    
                         clock uncertainty           -1.500   101.281    
    SLICE_X34Y84         FDRE (Setup_fdre_C_D)       -0.258   101.023    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                        101.023    
                         arrival time                         -81.072    
  -------------------------------------------------------------------
                         slack                                 19.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/rdata_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.290%)  route 0.227ns (61.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.563     0.899    design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/ap_clk
    SLICE_X47Y49         FDRE                                         r  design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/rdata_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/rdata_data_reg[7]/Q
                         net (fo=1, routed)           0.227     1.267    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[7]
    SLICE_X47Y53         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X47Y53         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X47Y53         FDRE (Hold_fdre_C_D)         0.071     1.231    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div223_reg_12000_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.756%)  route 0.148ns (51.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.666     1.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X84Y100        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/Q
                         net (fo=1, routed)           0.148     1.291    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4398_p2[6]
    SLICE_X85Y99         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div223_reg_12000_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.853     1.219    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X85Y99         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div223_reg_12000_reg[6]/C
                         clock pessimism             -0.035     1.184    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.070     1.254    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div223_reg_12000_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/rdata_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.644%)  route 0.215ns (60.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.555     0.891    design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/ap_clk
    SLICE_X49Y53         FDRE                                         r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/rdata_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/rdata_data_reg[10]/Q
                         net (fo=1, routed)           0.215     1.246    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[10]
    SLICE_X50Y56         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X50Y56         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.052     1.203    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in14_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.960%)  route 0.177ns (58.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.556     0.892    design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/ap_clk
    SLICE_X49Y51         FDRE                                         r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in14_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in14_reg[11]/Q
                         net (fo=3, routed)           0.177     1.197    design_1_i/svm_speech_30_0/U0/in14[11]
    SLICE_X50Y50         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.821     1.187    design_1_i/svm_speech_30_0/U0/ap_clk
    SLICE_X50Y50         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[11]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)        -0.002     1.150    design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in14_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.310%)  route 0.186ns (55.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.552     0.888    design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/ap_clk
    SLICE_X50Y53         FDRE                                         r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in14_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in14_reg[13]/Q
                         net (fo=3, routed)           0.186     1.222    design_1_i/svm_speech_30_0/U0/in14[13]
    SLICE_X49Y55         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.824     1.190    design_1_i/svm_speech_30_0/U0/ap_clk
    SLICE_X49Y55         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[13]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.018     1.173    design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/in10_read_reg_1772_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.158%)  route 0.238ns (62.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.556     0.892    design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/ap_clk
    SLICE_X47Y54         FDRE                                         r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in10_reg[2]/Q
                         net (fo=3, routed)           0.238     1.271    design_1_i/svm_speech_30_0/U0/in10[2]
    SLICE_X51Y55         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in10_read_reg_1772_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.820     1.186    design_1_i/svm_speech_30_0/U0/ap_clk
    SLICE_X51Y55         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in10_read_reg_1772_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/svm_speech_30_0/U0/in10_read_reg_1772_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in4_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/in4_read_reg_1802_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.811%)  route 0.186ns (59.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.547     0.883    design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/ap_clk
    SLICE_X49Y69         FDRE                                         r  design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in4_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in4_reg[21]/Q
                         net (fo=3, routed)           0.186     1.196    design_1_i/svm_speech_30_0/U0/in4[21]
    SLICE_X50Y70         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in4_read_reg_1802_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.809     1.175    design_1_i/svm_speech_30_0/U0/ap_clk
    SLICE_X50Y70         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in4_read_reg_1802_reg[21]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.006     1.146    design_1_i/svm_speech_30_0/U0/in4_read_reg_1802_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/conv68_reg_10115_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U39/din1_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.449%)  route 0.223ns (54.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.634     0.970    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X51Y106        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/conv68_reg_10115_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/conv68_reg_10115_reg[31]/Q
                         net (fo=3, routed)           0.223     1.334    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U39/din1_buf1_reg[31]_1[31]
    SLICE_X49Y103        LUT4 (Prop_lut4_I2_O)        0.045     1.379 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U39/din1_buf1[31]_i_1__2/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U39/din1_buf1[31]_i_1__2_n_0
    SLICE_X49Y103        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U39/din1_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.910     1.276    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U39/ap_clk
    SLICE_X49Y103        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U39/din1_buf1_reg[31]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.091     1.328    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U39/din1_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in15_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/in15_read_reg_1747_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.383%)  route 0.214ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.556     0.892    design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/ap_clk
    SLICE_X40Y53         FDRE                                         r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in15_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in15_reg[5]/Q
                         net (fo=3, routed)           0.214     1.234    design_1_i/svm_speech_30_0/U0/in15[5]
    SLICE_X39Y48         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in15_read_reg_1747_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.830     1.196    design_1_i/svm_speech_30_0/U0/ap_clk
    SLICE_X39Y48         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in15_read_reg_1747_reg[5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.017     1.183    design_1_i/svm_speech_30_0/U0/in15_read_reg_1747_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in14_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.900%)  route 0.193ns (60.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.556     0.892    design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/ap_clk
    SLICE_X49Y51         FDRE                                         r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in14_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in14_reg[9]/Q
                         net (fo=3, routed)           0.193     1.212    design_1_i/svm_speech_30_0/U0/in14[9]
    SLICE_X49Y49         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.830     1.196    design_1_i/svm_speech_30_0/U0/ap_clk
    SLICE_X49Y49         FDRE                                         r  design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[9]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)        -0.007     1.159    design_1_i/svm_speech_30_0/U0/in14_read_reg_1752_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X4Y3    design_1_i/svm_speech_30_0/U0/Mdl_BinaryLearners_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X4Y3    design_1_i/svm_speech_30_0/U0/Mdl_BinaryLearners_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X4Y4    design_1_i/svm_speech_30_0/U0/Mdl_BinaryLearners_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X4Y4    design_1_i/svm_speech_30_0/U0/Mdl_BinaryLearners_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y22   design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/negloss_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y22   design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/negloss_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y2    design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_10_fu_1482/dv9_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y2    design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_10_fu_1482/dv9_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y5    design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_1_fu_1419/dv_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y5    design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_1_fu_1419/dv_U/q0_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X112Y34  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X112Y34  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X112Y34  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X112Y34  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.303ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.303ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.478ns  (logic 0.419ns (28.344%)  route 1.059ns (71.656%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           1.059     1.478    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[7]
    SLICE_X56Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)       -0.219    29.781    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.478    
  -------------------------------------------------------------------
                         slack                                 28.303    

Slack (MET) :             28.403ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.363ns  (logic 0.419ns (30.751%)  route 0.944ns (69.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.944     1.363    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[8]
    SLICE_X52Y59         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X52Y59         FDRE (Setup_fdre_C_D)       -0.234    29.766    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         29.766    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                 28.403    

Slack (MET) :             28.410ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.485ns  (logic 0.518ns (34.882%)  route 0.967ns (65.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.967     1.485    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[18]
    SLICE_X35Y65         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X35Y65         FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                 28.410    

Slack (MET) :             28.416ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.491ns  (logic 0.456ns (30.583%)  route 1.035ns (69.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           1.035     1.491    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[12]
    SLICE_X52Y59         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X52Y59         FDRE (Setup_fdre_C_D)       -0.093    29.907    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         29.907    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                 28.416    

Slack (MET) :             28.433ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.364ns  (logic 0.419ns (30.708%)  route 0.945ns (69.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.945     1.364    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X38Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)       -0.203    29.797    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.797    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                 28.433    

Slack (MET) :             28.435ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.289ns  (logic 0.478ns (37.087%)  route 0.811ns (62.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.811     1.289    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[7]
    SLICE_X56Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X56Y60         FDRE (Setup_fdre_C_D)       -0.276    29.724    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         29.724    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                 28.435    

Slack (MET) :             28.452ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.318ns  (logic 0.478ns (36.275%)  route 0.840ns (63.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.840     1.318    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[31]
    SLICE_X40Y58         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)       -0.230    29.770    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         29.770    
                         arrival time                          -1.318    
  -------------------------------------------------------------------
                         slack                                 28.452    

Slack (MET) :             28.453ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.442ns  (logic 0.456ns (31.612%)  route 0.986ns (68.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.986     1.442    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[10]
    SLICE_X56Y58         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X56Y58         FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 28.453    

Slack (MET) :             28.453ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.442ns  (logic 0.456ns (31.612%)  route 0.986ns (68.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.986     1.442    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[1]
    SLICE_X64Y58         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X64Y58         FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 28.453    

Slack (MET) :             28.458ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.307ns  (logic 0.478ns (36.575%)  route 0.829ns (63.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.829     1.307    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[25]
    SLICE_X47Y59         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y59         FDRE (Setup_fdre_C_D)       -0.235    29.765    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         29.765    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                 28.458    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      298.357ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             298.357ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            300.000ns  (MaxDelay Path 300.000ns)
  Data Path Delay:        1.431ns  (logic 0.478ns (33.399%)  route 0.953ns (66.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 300.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.953     1.431    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[4]
    SLICE_X83Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  300.000   300.000    
    SLICE_X83Y63         FDRE (Setup_fdre_C_D)       -0.212   299.788    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                        299.788    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                298.357    

Slack (MET) :             298.427ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            300.000ns  (MaxDelay Path 300.000ns)
  Data Path Delay:        1.340ns  (logic 0.419ns (31.268%)  route 0.921ns (68.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 300.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.921     1.340    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[5]
    SLICE_X87Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  300.000   300.000    
    SLICE_X87Y76         FDRE (Setup_fdre_C_D)       -0.233   299.767    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                        299.767    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                298.427    

Slack (MET) :             298.433ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            300.000ns  (MaxDelay Path 300.000ns)
  Data Path Delay:        1.462ns  (logic 0.518ns (35.423%)  route 0.944ns (64.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 300.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.944     1.462    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[4]
    SLICE_X57Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  300.000   300.000    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)       -0.105   299.895    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                        299.895    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                298.433    

Slack (MET) :             298.449ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            300.000ns  (MaxDelay Path 300.000ns)
  Data Path Delay:        1.349ns  (logic 0.419ns (31.063%)  route 0.930ns (68.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 300.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.930     1.349    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[1]
    SLICE_X58Y47         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  300.000   300.000    
    SLICE_X58Y47         FDRE (Setup_fdre_C_D)       -0.202   299.798    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                        299.798    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                298.449    

Slack (MET) :             298.453ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            300.000ns  (MaxDelay Path 300.000ns)
  Data Path Delay:        1.476ns  (logic 0.456ns (30.884%)  route 1.020ns (69.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 300.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           1.020     1.476    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[7]
    SLICE_X42Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  300.000   300.000    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)       -0.071   299.929    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                        299.929    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                298.453    

Slack (MET) :             298.454ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            300.000ns  (MaxDelay Path 300.000ns)
  Data Path Delay:        1.437ns  (logic 0.456ns (31.736%)  route 0.981ns (68.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 300.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.981     1.437    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[20]
    SLICE_X55Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  300.000   300.000    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)       -0.109   299.891    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                        299.891    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                298.454    

Slack (MET) :             298.454ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            300.000ns  (MaxDelay Path 300.000ns)
  Data Path Delay:        1.479ns  (logic 0.518ns (35.033%)  route 0.961ns (64.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 300.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]/C
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.961     1.479    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[15]
    SLICE_X67Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  300.000   300.000    
    SLICE_X67Y75         FDRE (Setup_fdre_C_D)       -0.067   299.933    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                        299.933    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                298.454    

Slack (MET) :             298.487ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            300.000ns  (MaxDelay Path 300.000ns)
  Data Path Delay:        1.455ns  (logic 0.518ns (35.593%)  route 0.937ns (64.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 300.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.937     1.455    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[35]
    SLICE_X47Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  300.000   300.000    
    SLICE_X47Y64         FDRE (Setup_fdre_C_D)       -0.058   299.942    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                        299.942    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                298.487    

Slack (MET) :             298.490ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            300.000ns  (MaxDelay Path 300.000ns)
  Data Path Delay:        1.443ns  (logic 0.518ns (35.893%)  route 0.925ns (64.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 300.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X98Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.925     1.443    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[0]
    SLICE_X99Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  300.000   300.000    
    SLICE_X99Y77         FDRE (Setup_fdre_C_D)       -0.067   299.933    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                        299.933    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                298.490    

Slack (MET) :             298.496ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            300.000ns  (MaxDelay Path 300.000ns)
  Data Path Delay:        1.457ns  (logic 0.518ns (35.556%)  route 0.939ns (64.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 300.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.939     1.457    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[4]
    SLICE_X65Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  300.000   300.000    
    SLICE_X65Y71         FDRE (Setup_fdre_C_D)       -0.047   299.953    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                        299.953    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                298.496    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.773ns (26.689%)  route 2.123ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.824     3.118    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.478     3.596 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.839     4.435    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.730 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.014    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.405    12.548    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.773ns (26.689%)  route 2.123ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.824     3.118    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.478     3.596 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.839     4.435    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.730 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.014    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.405    12.548    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.773ns (26.689%)  route 2.123ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.824     3.118    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.478     3.596 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.839     4.435    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.730 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.014    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.405    12.548    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.773ns (26.689%)  route 2.123ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.824     3.118    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.478     3.596 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.839     4.435    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.730 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.014    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.405    12.548    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.773ns (26.689%)  route 2.123ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.824     3.118    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.478     3.596 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.839     4.435    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.730 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.014    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.405    12.548    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.773ns (26.689%)  route 2.123ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.824     3.118    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.478     3.596 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.839     4.435    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.730 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.014    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y44          FDCE (Recov_fdce_C_CLR)     -0.361    12.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.773ns (26.689%)  route 2.123ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.824     3.118    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.478     3.596 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.839     4.435    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.730 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.014    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y44          FDCE (Recov_fdce_C_CLR)     -0.361    12.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.773ns (26.689%)  route 2.123ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.824     3.118    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.478     3.596 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.839     4.435    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.730 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.014    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y44          FDCE (Recov_fdce_C_CLR)     -0.361    12.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.773ns (26.689%)  route 2.123ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.824     3.118    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.478     3.596 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.839     4.435    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.730 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.014    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y44          FDCE (Recov_fdce_C_CLR)     -0.319    12.634    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.773ns (26.689%)  route 2.123ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.824     3.118    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.478     3.596 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.839     4.435    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.730 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.014    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y44          FDCE (Recov_fdce_C_CLR)     -0.319    12.634    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  6.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.940%)  route 0.267ns (54.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.616     0.952    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y29          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128     1.080 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.124     1.203    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.099     1.302 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.446    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y29          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.884     1.250    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y29          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.284     0.966    
    SLICE_X3Y29          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.940%)  route 0.267ns (54.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.616     0.952    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y29          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128     1.080 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.124     1.203    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.099     1.302 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.446    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y29          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.884     1.250    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.966    
    SLICE_X3Y29          FDPE (Remov_fdpe_C_PRE)     -0.095     0.871    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.940%)  route 0.267ns (54.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.616     0.952    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y29          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128     1.080 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.124     1.203    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.099     1.302 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.446    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y29          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.884     1.250    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.284     0.966    
    SLICE_X3Y29          FDPE (Remov_fdpe_C_PRE)     -0.095     0.871    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.437%)  route 0.349ns (62.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.612     0.948    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y25          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.298    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.343 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.163     1.506    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y25          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.879     1.245    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y25          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.982    
    SLICE_X2Y25          FDCE (Remov_fdce_C_CLR)     -0.067     0.914    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.437%)  route 0.349ns (62.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.612     0.948    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y25          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.298    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.343 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.163     1.506    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y25          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.879     1.245    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y25          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.982    
    SLICE_X2Y25          FDCE (Remov_fdce_C_CLR)     -0.067     0.914    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.437%)  route 0.349ns (62.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.612     0.948    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y25          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.298    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.343 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.163     1.506    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y25          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.879     1.245    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y25          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.982    
    SLICE_X2Y25          FDCE (Remov_fdce_C_CLR)     -0.067     0.914    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.437%)  route 0.349ns (62.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.612     0.948    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y25          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.112 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.298    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.343 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.163     1.506    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y25          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.879     1.245    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y25          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.982    
    SLICE_X2Y25          FDCE (Remov_fdce_C_CLR)     -0.067     0.914    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.227ns (41.349%)  route 0.322ns (58.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.616     0.952    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y29          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128     1.080 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.124     1.203    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.099     1.302 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.198     1.500    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y30          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.885     1.251    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y30          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.967    
    SLICE_X2Y30          FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.227ns (41.349%)  route 0.322ns (58.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.616     0.952    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y29          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128     1.080 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.124     1.203    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.099     1.302 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.198     1.500    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y30          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.885     1.251    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y30          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.967    
    SLICE_X2Y30          FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.227ns (41.349%)  route 0.322ns (58.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.616     0.952    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y29          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128     1.080 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.124     1.203    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.099     1.302 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.198     1.500    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y30          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.885     1.251    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y30          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.967    
    SLICE_X2Y30          FDPE (Remov_fdpe_C_PRE)     -0.071     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.605    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.529ns  (logic 0.124ns (2.243%)  route 5.405ns (97.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           4.954     4.954    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X112Y36        LUT1 (Prop_lut1_I0_O)        0.124     5.078 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.452     5.529    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X112Y33        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.695     2.874    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X112Y33        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.349ns  (logic 1.464ns (33.660%)  route 2.885ns (66.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.885     4.349    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X112Y86        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.681     2.860    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.170ns  (logic 1.463ns (35.092%)  route 2.707ns (64.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.707     4.170    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X111Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.684     2.863    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.508ns (37.683%)  route 2.493ns (62.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.493     4.001    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X110Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.684     2.863    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X110Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.522ns  (logic 1.513ns (42.961%)  route 2.009ns (57.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.009     3.522    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X112Y85        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.681     2.860    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X112Y85        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 1.526ns (51.308%)  route 1.448ns (48.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           1.448     2.975    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X111Y88        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.683     2.862    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X111Y88        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 1.518ns (53.361%)  route 1.326ns (46.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.326     2.844    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X112Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.684     2.863    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X112Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.374ns  (logic 1.503ns (63.282%)  route 0.872ns (36.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  leds_4bits_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_1/IO
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  leds_4bits_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           0.872     2.374    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X112Y87        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.682     2.861    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X112Y87        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.340ns  (logic 1.475ns (63.037%)  route 0.865ns (36.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           0.865     2.340    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X113Y87        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.682     2.861    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.243ns (42.185%)  route 0.333ns (57.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           0.333     0.576    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X113Y87        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.904     1.270    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.270ns (43.576%)  route 0.350ns (56.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  leds_4bits_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_1/IO
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  leds_4bits_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           0.350     0.620    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X112Y87        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.904     1.270    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X112Y87        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.285ns (34.366%)  route 0.544ns (65.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           0.544     0.830    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X112Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.907     1.273    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X112Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.294ns (33.515%)  route 0.582ns (66.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.294     0.294 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           0.582     0.876    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X111Y88        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.906     1.272    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X111Y88        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.281ns (26.358%)  route 0.784ns (73.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.784     1.065    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X112Y85        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.903     1.269    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X112Y85        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.275ns (20.731%)  route 1.052ns (79.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.052     1.327    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X110Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.907     1.273    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X110Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.231ns (17.038%)  route 1.127ns (82.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.127     1.358    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X111Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.907     1.273    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.232ns (16.353%)  route 1.186ns (83.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.186     1.418    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X112Y86        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.903     1.269    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X112Y86        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.391ns  (logic 0.045ns (1.882%)  route 2.346ns (98.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.174     2.174    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X112Y36        LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.173     2.391    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X112Y33        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.906     1.272    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X112Y33        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.938ns  (logic 0.608ns (7.659%)  route 7.330ns (92.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.867     3.161    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.456     3.617 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          5.425     9.042    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.152     9.194 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.905    11.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y28          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.647     2.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.938ns  (logic 0.608ns (7.659%)  route 7.330ns (92.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.867     3.161    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.456     3.617 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          5.425     9.042    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.152     9.194 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.905    11.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y28          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.647     2.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.718ns  (logic 0.608ns (7.878%)  route 7.110ns (92.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.867     3.161    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.456     3.617 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          5.425     9.042    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.152     9.194 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.685    10.879    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y25          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.641     2.820    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y25          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.718ns  (logic 0.608ns (7.878%)  route 7.110ns (92.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.867     3.161    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.456     3.617 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          5.425     9.042    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.152     9.194 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.685    10.879    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y25          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.641     2.820    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y25          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.575ns  (logic 0.608ns (8.027%)  route 6.967ns (91.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.867     3.161    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.456     3.617 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          5.425     9.042    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.152     9.194 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.542    10.736    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y21          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.647     2.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y21          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.575ns  (logic 0.608ns (8.027%)  route 6.967ns (91.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.867     3.161    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.456     3.617 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          5.425     9.042    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.152     9.194 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.542    10.736    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y21          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.647     2.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y21          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 0.456ns (13.309%)  route 2.970ns (86.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.867     3.161    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.456     3.617 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.970     6.587    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X49Y31         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.483     2.662    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X49Y31         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.562ns  (logic 0.456ns (17.796%)  route 2.106ns (82.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.867     3.161    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.456     3.617 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.106     5.723    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X100Y74        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.591     2.770    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X100Y74        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.141ns (13.014%)  route 0.942ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.631     0.967    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.942     2.050    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X100Y74        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.862     1.228    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X100Y74        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.141ns (9.084%)  route 1.411ns (90.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.631     0.967    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.411     2.519    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X49Y31         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.820     1.186    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X49Y31         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.497ns  (logic 0.185ns (5.291%)  route 3.312ns (94.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.631     0.967    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.561     3.668    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.044     3.712 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.751     4.463    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y21          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.883     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y21          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.497ns  (logic 0.185ns (5.291%)  route 3.312ns (94.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.631     0.967    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.561     3.668    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.044     3.712 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.751     4.463    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y21          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.883     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y21          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.578ns  (logic 0.185ns (5.171%)  route 3.393ns (94.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.631     0.967    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.561     3.668    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.044     3.712 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.832     4.544    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y25          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.878     1.244    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y25          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.578ns  (logic 0.185ns (5.171%)  route 3.393ns (94.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.631     0.967    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.561     3.668    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.044     3.712 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.832     4.544    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y25          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.878     1.244    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y25          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.597ns  (logic 0.185ns (5.143%)  route 3.412ns (94.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.631     0.967    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.561     3.668    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.044     3.712 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.851     4.564    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y28          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.883     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.597ns  (logic 0.185ns (5.143%)  route 3.412ns (94.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.631     0.967    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X109Y28        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.561     3.668    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.044     3.712 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.851     4.564    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y28          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.883     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Max Delay            25 Endpoints
Min Delay           205 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.657ns  (logic 0.456ns (27.514%)  route 1.201ns (72.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.765     3.059    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X93Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           1.201     4.716    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X89Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.531     2.710    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.505ns  (logic 0.456ns (30.303%)  route 1.049ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.843     3.137    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X106Y75        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/Q
                         net (fo=3, routed)           1.049     4.642    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X107Y75        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.666     2.845    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X107Y75        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.350ns  (logic 0.518ns (38.377%)  route 0.832ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.771     3.065    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X98Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y78         FDRE (Prop_fdre_C_Q)         0.518     3.583 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.832     4.415    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X96Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.596     2.775    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X96Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.289ns  (logic 0.456ns (35.363%)  route 0.833ns (64.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.768     3.062    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X105Y72        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.456     3.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/Q
                         net (fo=3, routed)           0.833     4.351    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X103Y73        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.594     2.773    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X103Y73        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.122ns  (logic 0.456ns (40.632%)  route 0.666ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.852     3.146    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X111Y79        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.456     3.602 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/Q
                         net (fo=3, routed)           0.666     4.268    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.675     2.854    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X112Y79        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.671%)  route 0.638ns (58.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.848     3.142    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X113Y72        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.456     3.598 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/Q
                         net (fo=2, routed)           0.638     4.236    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X112Y74        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.669     2.848    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X112Y74        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.219ns  (logic 0.518ns (42.504%)  route 0.701ns (57.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.702     2.996    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X86Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDRE (Prop_fdre_C_Q)         0.518     3.514 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.701     4.215    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X86Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.529     2.708    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X86Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.082%)  route 0.631ns (54.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.761     3.055    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg_1
    SLICE_X90Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/Q
                         net (fo=2, routed)           0.631     4.204    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X94Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.591     2.770    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X94Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.318%)  route 0.573ns (55.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.846     3.140    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X109Y77        FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.456     3.596 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/Q
                         net (fo=3, routed)           0.573     4.169    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X106Y79        FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.672     2.851    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X106Y79        FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.238%)  route 0.624ns (57.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.771     3.065    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X103Y78        FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDRE (Prop_fdre_C_Q)         0.456     3.521 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/Q
                         net (fo=3, routed)           0.624     4.145    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X104Y79        FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.598     2.777    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X104Y79        FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.598     0.934    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg_1
    SLICE_X101Y78        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.141     1.075 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/Q
                         net (fo=2, routed)           0.067     1.142    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X100Y78        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.866     1.232    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X100Y78        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.822%)  route 0.061ns (27.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.627     0.963    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X108Y80        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164     1.127 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/Q
                         net (fo=2, routed)           0.061     1.188    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X109Y80        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.895     1.261    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X109Y80        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.548     0.884    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X53Y65         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.164     1.188    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[4]
    SLICE_X53Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.815     1.181    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X53Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X33Y65         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.161     1.192    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[27]
    SLICE_X34Y65         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.819     1.185    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X34Y65         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X33Y65         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.161     1.192    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[30]
    SLICE_X34Y65         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.819     1.185    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X34Y65         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.593%)  route 0.117ns (45.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.598     0.934    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg_0
    SLICE_X103Y72        FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y72        FDRE (Prop_fdre_C_Q)         0.141     1.075 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg/Q
                         net (fo=2, routed)           0.117     1.192    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X103Y73        FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.863     1.229    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X103Y73        FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.124%)  route 0.176ns (57.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X49Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.176     1.193    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X51Y58         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.819     1.185    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X51Y58         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.197%)  route 0.171ns (54.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.548     0.884    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X35Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.171     1.196    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[26]
    SLICE_X36Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.812     1.178    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.197%)  route 0.171ns (54.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.548     0.884    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X35Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.171     1.196    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X36Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.812     1.178    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.197%)  route 0.171ns (54.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.548     0.884    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X35Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.171     1.196    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[32]
    SLICE_X36Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.812     1.178    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 0.150ns (2.939%)  route 4.954ns (97.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           4.954     4.954    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X112Y36        LUT1 (Prop_lut1_I0_O)        0.150     5.104 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     5.104    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X112Y36        FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.697     2.876    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X112Y36        FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.218ns  (logic 0.044ns (1.984%)  route 2.174ns (98.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.174     2.174    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X112Y36        LUT1 (Prop_lut1_I0_O)        0.044     2.218 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.218    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X112Y36        FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.908     1.274    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X112Y36        FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Max Delay            25 Endpoints
Min Delay           239 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.759ns  (logic 0.518ns (29.445%)  route 1.241ns (70.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.764     3.058    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg_0
    SLICE_X96Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         FDRE (Prop_fdre_C_Q)         0.518     3.576 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg/Q
                         net (fo=2, routed)           1.241     4.817    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X91Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.590     2.769    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X91Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.485ns  (logic 0.456ns (30.701%)  route 1.029ns (69.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.843     3.137    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X107Y75        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           1.029     4.622    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X106Y71        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.671     2.850    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X106Y71        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.548ns  (logic 0.456ns (29.461%)  route 1.092ns (70.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.764     3.058    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X95Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y75         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           1.092     4.606    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X89Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.534     2.713    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X89Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.444ns  (logic 0.456ns (31.576%)  route 0.988ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.845     3.139    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_valid_i_reg_1
    SLICE_X107Y76        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_ack_reg/Q
                         net (fo=2, routed)           0.988     4.583    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X107Y73        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.668     2.847    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X107Y73        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.375ns  (logic 0.518ns (37.665%)  route 0.857ns (62.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.845     3.139    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X108Y73        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y73        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.857     4.514    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X110Y68        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.676     2.855    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X110Y68        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.361ns  (logic 0.456ns (33.506%)  route 0.905ns (66.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.850     3.144    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X106Y79        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     3.600 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.905     4.505    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X105Y79        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.598     2.777    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X105Y79        FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.504ns  (logic 0.456ns (30.327%)  route 1.048ns (69.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.704     2.998    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           1.048     4.502    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X86Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.529     2.708    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X86Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.394ns  (logic 0.456ns (32.707%)  route 0.938ns (67.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.764     3.058    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X95Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y75         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.938     4.452    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X91Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.590     2.769    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X91Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.277ns  (logic 0.456ns (35.704%)  route 0.821ns (64.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.764     3.058    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X95Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y75         FDRE (Prop_fdre_C_Q)         0.456     3.514 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.821     4.335    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X93Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.592     2.771    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X93Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.272ns  (logic 0.456ns (35.861%)  route 0.816ns (64.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.768     3.062    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.456     3.518 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.816     4.334    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X105Y74        FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.592     2.771    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X105Y74        FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.087%)  route 0.066ns (31.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.626     0.962    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X110Y72        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.066     1.169    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X111Y72        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.895     1.261    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X111Y72        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.519%)  route 0.138ns (49.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.557     0.893    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X43Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.138     1.172    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[1]
    SLICE_X42Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X42Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.596     0.932    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X91Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.099     1.172    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X90Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.863     1.229    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X90Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.557     0.893    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X43Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.139     1.173    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[17]
    SLICE_X42Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X42Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.063%)  route 0.162ns (55.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.575     0.911    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.162     1.201    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[33]
    SLICE_X62Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X62Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.553     0.889    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.172     1.202    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[20]
    SLICE_X37Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.819     1.185    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X37Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.885%)  route 0.173ns (55.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.553     0.889    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.173     1.203    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[28]
    SLICE_X37Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.819     1.185    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X37Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.627%)  route 0.155ns (52.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.575     0.911    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.155     1.207    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[12]
    SLICE_X62Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X62Y63         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.690%)  route 0.161ns (53.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.571     0.907    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X88Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.161     1.209    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[5]
    SLICE_X86Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X86Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.059%)  route 0.159ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.508ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.015ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.574     0.910    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X28Y61         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.159     1.209    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[23]
    SLICE_X30Y61         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X30Y61         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 4.044ns (64.095%)  route 2.265ns (35.905%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.861     3.155    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y87        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDSE (Prop_fdse_C_Q)         0.456     3.611 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           2.265     5.876    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.588     9.464 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     9.464    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 4.052ns (64.527%)  route 2.228ns (35.473%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.861     3.155    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y87        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDSE (Prop_fdse_C_Q)         0.456     3.611 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           2.228     5.839    leds_4bits_tri_iobuf_3/T
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.596     9.435 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     9.435    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 3.986ns (67.112%)  route 1.953ns (32.888%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.862     3.156    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y88        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     3.612 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           1.953     5.565    leds_4bits_tri_iobuf_0/I
    R14                  OBUFT (Prop_obuft_I_O)       3.530     9.095 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     9.095    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.807ns  (logic 4.029ns (69.374%)  route 1.778ns (30.626%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.861     3.155    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y87        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDSE (Prop_fdse_C_Q)         0.456     3.611 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.778     5.389    leds_4bits_tri_iobuf_1/T
    P14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.573     8.962 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     8.962    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.577ns  (logic 0.965ns (61.207%)  route 0.612ns (38.793%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.633     0.969    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y87        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDSE (Prop_fdse_C_Q)         0.141     1.110 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           0.612     1.721    leds_4bits_tri_iobuf_0/T
    R14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.545 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     2.545    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.616ns  (logic 0.965ns (59.698%)  route 0.651ns (40.302%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.633     0.969    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y87        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDSE (Prop_fdse_C_Q)         0.141     1.110 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           0.651     1.761    leds_4bits_tri_iobuf_1/T
    P14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.585 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     2.585    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 0.965ns (53.353%)  route 0.844ns (46.647%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.633     0.969    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y87        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDSE (Prop_fdse_C_Q)         0.141     1.110 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           0.844     1.953    leds_4bits_tri_iobuf_3/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.777 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     2.777    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 0.965ns (52.497%)  route 0.873ns (47.503%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       0.633     0.969    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y87        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDSE (Prop_fdse_C_Q)         0.141     1.110 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           0.873     1.983    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.807 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     2.807    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           540 Endpoints
Min Delay           540 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                         net (fo=1, routed)           0.056     0.056    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[1][0,0][1]_10[0]
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.571     2.750    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                         net (fo=1, routed)           0.056     0.056    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[1][0,0][1]_10[10]
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.571     2.750    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                         net (fo=1, routed)           0.056     0.056    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[1][0,0][1]_10[11]
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.571     2.750    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                         net (fo=1, routed)           0.056     0.056    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[1][0,0][1]_10[12]
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.571     2.750    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                         net (fo=1, routed)           0.056     0.056    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[1][0,0][1]_10[13]
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.571     2.750    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                         net (fo=1, routed)           0.056     0.056    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[1][0,0][1]_10[14]
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.571     2.750    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                         net (fo=1, routed)           0.056     0.056    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[1][0,0][1]_10[15]
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.571     2.750    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                         net (fo=1, routed)           0.056     0.056    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[1][0,0][1]_10[16]
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.571     2.750    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                         net (fo=1, routed)           0.056     0.056    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[1][0,0][1]_10[17]
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.571     2.750    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                         net (fo=1, routed)           0.056     0.056    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[1][0,0][1]_10[18]
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.571     2.750    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y10          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[0]
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.751     3.045    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[10]
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.751     3.045    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[11]
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.751     3.045    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[12]
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.751     3.045    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[13]
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.751     3.045    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[14]
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.751     3.045    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[15]
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.751     3.045    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[16]
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.751     3.045    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[17]
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.751     3.045    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1                      0.000     0.000 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[18]
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21632, routed)       1.751     3.045    design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X2Y6           DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay           341 Endpoints
Min Delay           341 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.103ns  (logic 4.239ns (35.024%)  route 7.864ns (64.976%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[30])
                                                      3.639     3.641 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[30]
                         net (fo=28, routed)          2.102     5.743    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.436     6.330    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.326     6.656 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=8, routed)           1.967     8.623    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.747 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0/O
                         net (fo=2, routed)           3.356    12.103    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4291_p2[30]
    SLICE_X45Y114        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.647     2.826    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_71_reg_4114_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.779ns  (logic 4.577ns (38.856%)  route 7.202ns (61.144%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y49          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.056     0.056    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y50          DSP48E1 (Prop_dsp48e1_ACIN[22]_PATTERNDETECT)
                                                      4.205     4.261 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=2, routed)           1.077     5.337    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X101Y124       LUT6 (Prop_lut6_I4_O)        0.124     5.461 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=23, routed)          1.759     7.221    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_2_n_0
    SLICE_X102Y129       LUT6 (Prop_lut6_I2_O)        0.124     7.345 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1/O
                         net (fo=1, routed)           1.053     8.397    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/reg_4555_reg[11]
    SLICE_X100Y128       LUT3 (Prop_lut3_I2_O)        0.124     8.521 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[11]_INST_0/O
                         net (fo=3, routed)           3.258    11.779    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4283_p2[11]
    SLICE_X32Y121        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_71_reg_4114_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.641     2.820    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X32Y121        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_71_reg_4114_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.762ns  (logic 4.239ns (36.039%)  route 7.523ns (63.961%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[30])
                                                      3.639     3.641 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[30]
                         net (fo=28, routed)          2.102     5.743    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.436     6.330    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.326     6.656 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=8, routed)           2.165     8.820    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/reg_4570_reg[23]
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     8.944 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[25]_INST_0/O
                         net (fo=2, routed)           2.818    11.762    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4291_p2[25]
    SLICE_X43Y109        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.651     2.830    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X43Y109        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.758ns  (logic 4.239ns (36.053%)  route 7.519ns (63.947%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[30])
                                                      3.639     3.641 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[30]
                         net (fo=28, routed)          2.102     5.743    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.436     6.330    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.326     6.656 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=8, routed)           1.976     8.632    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/reg_4570_reg[23]
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.756 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[28]_INST_0/O
                         net (fo=2, routed)           3.002    11.758    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4291_p2[28]
    SLICE_X33Y109        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.651     2.830    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X33Y109        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.737ns  (logic 4.239ns (36.117%)  route 7.498ns (63.883%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[30])
                                                      3.639     3.641 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[30]
                         net (fo=28, routed)          2.102     5.743    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.436     6.330    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.326     6.656 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=8, routed)           1.825     8.481    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/reg_4570_reg[23]
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.605 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[27]_INST_0/O
                         net (fo=2, routed)           3.132    11.737    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4291_p2[27]
    SLICE_X46Y112        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.648     2.827    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X46Y112        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.677ns  (logic 4.239ns (36.303%)  route 7.438ns (63.697%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[30])
                                                      3.639     3.641 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[30]
                         net (fo=28, routed)          2.102     5.743    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.436     6.330    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.326     6.656 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=8, routed)           1.951     8.607    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/reg_4570_reg[23]
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     8.731 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[24]_INST_0/O
                         net (fo=2, routed)           2.946    11.677    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4291_p2[24]
    SLICE_X35Y112        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.650     2.829    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X35Y112        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.662ns  (logic 4.239ns (36.350%)  route 7.423ns (63.650%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[30])
                                                      3.639     3.641 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[30]
                         net (fo=28, routed)          2.102     5.743    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.436     6.330    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.326     6.656 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=8, routed)           2.165     8.820    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/reg_4570_reg[23]
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     8.944 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[25]_INST_0/O
                         net (fo=2, routed)           2.718    11.662    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4291_p2[25]
    SLICE_X37Y110        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.651     2.830    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X37Y110        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.537ns  (logic 3.913ns (33.916%)  route 7.624ns (66.084%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[30])
                                                      3.639     3.641 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[30]
                         net (fo=28, routed)          1.816     5.457    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.581 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[22]_INST_0_i_2/O
                         net (fo=23, routed)          2.676     8.257    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[0].Q_XOR.SUM_XOR_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.150     8.407 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[18]_INST_0/O
                         net (fo=2, routed)           3.130    11.537    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4291_p2[18]
    SLICE_X49Y111        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.648     2.827    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X49Y111        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.508ns  (logic 4.239ns (36.835%)  route 7.269ns (63.165%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[30])
                                                      3.639     3.641 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[30]
                         net (fo=28, routed)          2.102     5.743    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.436     6.330    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.326     6.656 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=8, routed)           1.977     8.633    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/reg_4570_reg[23]
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.757 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[26]_INST_0/O
                         net (fo=2, routed)           2.752    11.508    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4291_p2[26]
    SLICE_X37Y108        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.652     2.831    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X37Y108        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_4570_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.429ns  (logic 4.239ns (37.088%)  route 7.190ns (62.911%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[30])
                                                      3.639     3.641 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[30]
                         net (fo=28, routed)          2.102     5.743    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.893 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.436     6.330    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_9_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.326     6.656 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=8, routed)           1.825     8.481    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/reg_4570_reg[23]
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.605 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[27]_INST_0/O
                         net (fo=2, routed)           2.825    11.429    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_fu_4291_p2[27]
    SLICE_X36Y114        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        1.648     2.827    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X36Y114        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_69_reg_4136_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.611ns (64.873%)  route 0.331ns (35.127%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[6])
                                                      0.521     0.523 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[6]
                         net (fo=3, routed)           0.186     0.709    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/mant_rnd[1]
    SLICE_X102Y60        LUT6 (Prop_lut6_I1_O)        0.045     0.754 f  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.143     0.897    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0_i_1_n_0
    SLICE_X103Y62        LUT5 (Prop_lut5_I1_O)        0.045     0.942 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.942    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div329_fu_4301_p2[0]
    SLICE_X103Y62        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.874     1.240    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X103Y62        FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.834ns (83.435%)  route 0.166ns (16.565%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_ACIN[22]_PCOUT[47])
                                                      0.543     0.545 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     0.547    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      0.246     0.793 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[38]
                         net (fo=1, routed)           0.162     0.955    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/P[6]
    SLICE_X102Y65        LUT5 (Prop_lut5_I3_O)        0.045     1.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[29]_INST_0/O
                         net (fo=1, routed)           0.000     1.000    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div329_fu_4301_p2[29]
    SLICE_X102Y65        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.872     1.238    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X102Y65        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.827ns (78.205%)  route 0.230ns (21.795%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_ACIN[22]_PCOUT[47])
                                                      0.543     0.545 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     0.547    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_CARRYOUT[3])
                                                      0.239     0.786 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3]
                         net (fo=1, routed)           0.226     1.012    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYOUT[0]
    SLICE_X102Y65        LUT6 (Prop_lut6_I2_O)        0.045     1.057 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0/O
                         net (fo=1, routed)           0.000     1.057    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div329_fu_4301_p2[30]
    SLICE_X102Y65        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.872     1.238    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X102Y65        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.834ns (76.727%)  route 0.253ns (23.273%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_ACIN[22]_PCOUT[47])
                                                      0.543     0.545 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     0.547    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      0.246     0.793 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[37]
                         net (fo=1, routed)           0.249     1.042    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/P[5]
    SLICE_X97Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.087 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[28]_INST_0/O
                         net (fo=1, routed)           0.000     1.087    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div329_fu_4301_p2[28]
    SLICE_X97Y64         FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.872     1.238    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X97Y64         FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.834ns (72.311%)  route 0.319ns (27.689%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_ACIN[22]_PCOUT[47])
                                                      0.543     0.545 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     0.547    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      0.246     0.793 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=1, routed)           0.315     1.108    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/P[3]
    SLICE_X102Y65        LUT5 (Prop_lut5_I3_O)        0.045     1.153 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[26]_INST_0/O
                         net (fo=1, routed)           0.000     1.153    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div329_fu_4301_p2[26]
    SLICE_X102Y65        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.872     1.238    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X102Y65        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.834ns (70.896%)  route 0.342ns (29.104%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_ACIN[22]_PCOUT[47])
                                                      0.543     0.545 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     0.547    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[36])
                                                      0.246     0.793 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[36]
                         net (fo=1, routed)           0.338     1.131    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/P[4]
    SLICE_X97Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.176 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[27]_INST_0/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div329_fu_4301_p2[27]
    SLICE_X97Y64         FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.872     1.238    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X97Y64         FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.834ns (70.875%)  route 0.343ns (29.125%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_ACIN[22]_PCOUT[47])
                                                      0.543     0.545 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     0.547    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      0.246     0.793 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[32]
                         net (fo=1, routed)           0.339     1.132    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/P[0]
    SLICE_X97Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.177 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=1, routed)           0.000     1.177    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div329_fu_4301_p2[23]
    SLICE_X97Y64         FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.872     1.238    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X97Y64         FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.834ns (70.494%)  route 0.349ns (29.506%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_ACIN[22]_PCOUT[47])
                                                      0.543     0.545 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     0.547    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[42])
                                                      0.246     0.793 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[42]
                         net (fo=1, routed)           0.345     1.138    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/P[9]
    SLICE_X102Y65        LUT5 (Prop_lut5_I1_O)        0.045     1.183 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[24]_INST_0/O
                         net (fo=1, routed)           0.000     1.183    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div329_fu_4301_p2[24]
    SLICE_X102Y65        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.872     1.238    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X102Y65        FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.834ns (69.516%)  route 0.366ns (30.484%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_ACIN[22]_PCOUT[47])
                                                      0.543     0.545 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     0.547    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[34])
                                                      0.246     0.793 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[34]
                         net (fo=1, routed)           0.362     1.155    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/P[2]
    SLICE_X97Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.200 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[25]_INST_0/O
                         net (fo=1, routed)           0.000     1.200    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div329_fu_4301_p2[25]
    SLICE_X97Y64         FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.872     1.238    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X97Y64         FDSE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                            (internal pin)
  Destination:            design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.611ns (44.429%)  route 0.764ns (55.571%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1                      0.000     0.000 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[22]
                         net (fo=1, routed)           0.002     0.002    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[22]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_ACIN[22]_P[30])
                                                      0.521     0.523 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[30]
                         net (fo=28, routed)          0.286     0.809    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/P[0]
    SLICE_X102Y64        LUT6 (Prop_lut6_I4_O)        0.045     0.854 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.476     1.330    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1_n_0
    SLICE_X84Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.375 r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0/O
                         net (fo=1, routed)           0.000     1.375    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/div329_fu_4301_p2[11]
    SLICE_X84Y65         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=9530, routed)        0.846     1.212    design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_clk
    SLICE_X84Y65         FDRE                                         r  design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/empty_reg_4158_reg[11]/C





