module p_SDFCNQD1PO4(D, CP, CDN, Q);
  input CDN;
  input CP;
  input D;
  output Q;
  reg Q;
  always @(posedge CP or negedge CDN)
    if (!CDN)
      Q <= 1'b0;
    else
      Q <= D;
endmodule
