arch	circuit	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	error
k6_N10_memDepth16384_memData64_40nm_timing_power.xml	ch_intrinsics.v	success	50	2.77873	2.28	7.02	4.37	0.41	765	895	426	35	99	130	1	0	0.002856	0.5871	0.07189	0.3411	
k6_N10_memDepth16384_memData64_40nm_timing_power.xml	diffeq1.v	success	56	13.3172	2.71	10.5	32.42	2.14	1004	941	711	37	162	96	0	5	0.003138	0.6574	0.02809	0.3145	
