{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613237219858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613237219858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 13 22:56:59 2021 " "Processing started: Sat Feb 13 22:56:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613237219858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237219858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237219859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613237220171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613237220171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-Struct " "Found design unit 1: AndGate-Struct" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/AndGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228469 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/AndGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotGate-Struct " "Found design unit 1: NotGate-Struct" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/NotGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228470 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotGate " "Found entity 1: NotGate" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/NotGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrGate-Struct " "Found design unit 1: OrGate-Struct" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/OrGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228471 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/OrGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByOneMux-ARCH " "Found design unit 1: TwoByOneMux-ARCH" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByOneMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228473 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByOneMux " "Found entity 1: TwoByOneMux" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByOneMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_2mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_2mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-tb " "Found design unit 1: TestBench-tb" {  } { { "Testbench_2mux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/Testbench_2mux.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228474 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "Testbench_2mux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/Testbench_2mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbytwoencode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbytwoencode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourByTwoEncode-Encode " "Found design unit 1: FourByTwoEncode-Encode" {  } { { "FourByTwoEncode.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/FourByTwoEncode.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228476 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourByTwoEncode " "Found entity 1: FourByTwoEncode" {  } { { "FourByTwoEncode.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/FourByTwoEncode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ormux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ormux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORMux-ARCH " "Found design unit 1: ORMux-ARCH" {  } { { "ORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/ORMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228477 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORMux " "Found entity 1: ORMux" {  } { { "ORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/ORMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDMux-ARCH " "Found design unit 1: ANDMux-ARCH" {  } { { "ANDMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/ANDMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228478 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDMux " "Found entity 1: ANDMux" {  } { { "ANDMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/ANDMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyfourdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyfourdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByFourDecode-Decode " "Found design unit 1: TwoByFourDecode-Decode" {  } { { "TwoByFourDecode.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByFourDecode.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228480 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByFourDecode " "Found entity 1: TwoByFourDecode" {  } { { "TwoByFourDecode.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByFourDecode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebithalfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebithalfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnebitHalfAdd-ARCH " "Found design unit 1: OnebitHalfAdd-ARCH" {  } { { "OnebitHalfAdd.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/OnebitHalfAdd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228481 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnebitHalfAdd " "Found entity 1: OnebitHalfAdd" {  } { { "OnebitHalfAdd.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/OnebitHalfAdd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnebitFullAdd-ARCH " "Found design unit 1: OnebitFullAdd-ARCH" {  } { { "OnebitFullAdd.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/OnebitFullAdd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228482 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnebitFullAdd " "Found entity 1: OnebitFullAdd" {  } { { "OnebitFullAdd.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/OnebitFullAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchfull.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchfull.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBenchFull-tb " "Found design unit 1: TestBenchFull-tb" {  } { { "TestBenchFull.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TestBenchFull.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228484 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBenchFull " "Found entity 1: TestBenchFull" {  } { { "TestBenchFull.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TestBenchFull.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchhalf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchhalf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBenchHalf-tb " "Found design unit 1: TestBenchHalf-tb" {  } { { "TestBenchHalf.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TestBenchHalf.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228485 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBenchHalf " "Found entity 1: TestBenchHalf" {  } { { "TestBenchHalf.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TestBenchHalf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613237228485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourByTwoEncode " "Elaborating entity \"FourByTwoEncode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613237228531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORMux ORMux:chip1 " "Elaborating entity \"ORMux\" for hierarchy \"ORMux:chip1\"" {  } { { "FourByTwoEncode.vhd" "chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/FourByTwoEncode.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613237228539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoByOneMux ORMux:chip1\|TwoByOneMux:chip2 " "Elaborating entity \"TwoByOneMux\" for hierarchy \"ORMux:chip1\|TwoByOneMux:chip2\"" {  } { { "ORMux.vhd" "chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/ORMux.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613237228545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate ORMux:chip1\|TwoByOneMux:chip2\|OrGate:Chip1 " "Elaborating entity \"OrGate\" for hierarchy \"ORMux:chip1\|TwoByOneMux:chip2\|OrGate:Chip1\"" {  } { { "TwoByOneMux.vhd" "Chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByOneMux.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613237228552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate ORMux:chip1\|TwoByOneMux:chip2\|AndGate:Chip2 " "Elaborating entity \"AndGate\" for hierarchy \"ORMux:chip1\|TwoByOneMux:chip2\|AndGate:Chip2\"" {  } { { "TwoByOneMux.vhd" "Chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByOneMux.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613237228558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotGate ORMux:chip1\|TwoByOneMux:chip2\|NotGate:Chip4 " "Elaborating entity \"NotGate\" for hierarchy \"ORMux:chip1\|TwoByOneMux:chip2\|NotGate:Chip4\"" {  } { { "TwoByOneMux.vhd" "Chip4" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByOneMux.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613237228565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDMux ANDMux:ENABLE0 " "Elaborating entity \"ANDMux\" for hierarchy \"ANDMux:ENABLE0\"" {  } { { "FourByTwoEncode.vhd" "ENABLE0" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/FourByTwoEncode.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613237228575 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i\[0\] " "No output dependent on input pin \"i\[0\]\"" {  } { { "FourByTwoEncode.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/FourByTwoEncode.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613237228828 "|FourByTwoEncode|i[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1613237228828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613237228828 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613237228828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613237228828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613237228828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613237228958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 13 22:57:08 2021 " "Processing ended: Sat Feb 13 22:57:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613237228958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613237228958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613237228958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613237228958 ""}
