[
  {
    "benchmark_id": 197838,
    "benchmark_name": "RND/RND_3_15.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2978,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_15.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 13,
    "symbol_counts": {
      "not": 1,
      "or": 10,
      "and": 11,
      "=": 6,
      "forall": 4,
      "exists": 4,
      "BitVec": 8,
      "bvneg": 30,
      "bvadd": 22,
      "bvmul": 44,
      "bvslt": 5,
      "bvsle": 4,
      "bvsge": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197841,
    "benchmark_name": "RND/RND_6_13.smt2",
    "logic": "BV",
    "category": "random",
    "size": 7573,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_13.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 11,
      "or": 30,
      "and": 20,
      "=": 20,
      "forall": 8,
      "exists": 4,
      "let": 3,
      "BitVec": 12,
      "bvneg": 85,
      "bvadd": 102,
      "bvmul": 150,
      "bvslt": 6,
      "bvsle": 12,
      "bvsgt": 7,
      "bvsge": 6
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197842,
    "benchmark_name": "RND/RND_6_16.smt2",
    "logic": "BV",
    "category": "random",
    "size": 14207,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_16.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 13,
      "or": 35,
      "and": 43,
      "=": 27,
      "forall": 35,
      "exists": 19,
      "let": 2,
      "BitVec": 54,
      "bvneg": 171,
      "bvadd": 204,
      "bvmul": 278,
      "bvslt": 15,
      "bvsle": 7,
      "bvsgt": 14,
      "bvsge": 16
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197843,
    "benchmark_name": "RND/RND_3_30.smt2",
    "logic": "BV",
    "category": "random",
    "size": 11671,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_30.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 12,
      "or": 46,
      "and": 41,
      "=": 24,
      "forall": 10,
      "exists": 6,
      "let": 2,
      "BitVec": 16,
      "bvneg": 152,
      "bvadd": 155,
      "bvmul": 241,
      "bvslt": 19,
      "bvsle": 12,
      "bvsgt": 16,
      "bvsge": 17
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197845,
    "benchmark_name": "RND/RND_3_24.smt2",
    "logic": "BV",
    "category": "random",
    "size": 12243,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_24.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 17,
      "or": 46,
      "and": 55,
      "=": 30,
      "forall": 11,
      "exists": 9,
      "let": 3,
      "BitVec": 20,
      "bvneg": 163,
      "bvadd": 146,
      "bvmul": 239,
      "bvslt": 16,
      "bvsle": 12,
      "bvsgt": 16,
      "bvsge": 28
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197847,
    "benchmark_name": "RND/RND_6_6.smt2",
    "logic": "BV",
    "category": "random",
    "size": 5813,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_6.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 5,
      "or": 10,
      "and": 22,
      "=": 11,
      "forall": 23,
      "exists": 12,
      "BitVec": 35,
      "bvneg": 59,
      "bvadd": 56,
      "bvmul": 89,
      "bvslt": 3,
      "bvsle": 3,
      "bvsgt": 5,
      "bvsge": 11
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197849,
    "benchmark_name": "RND/RND_4_14.smt2",
    "logic": "BV",
    "category": "random",
    "size": 7411,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_14.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 10,
      "or": 30,
      "and": 22,
      "=": 21,
      "forall": 10,
      "exists": 7,
      "let": 1,
      "BitVec": 17,
      "bvneg": 93,
      "bvadd": 89,
      "bvmul": 139,
      "bvslt": 7,
      "bvsle": 8,
      "bvsgt": 9,
      "bvsge": 8
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197851,
    "benchmark_name": "RND/RND_6_25.smt2",
    "logic": "BV",
    "category": "random",
    "size": 33531,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_25.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 33,
      "or": 90,
      "and": 103,
      "=": 59,
      "forall": 22,
      "exists": 23,
      "let": 3,
      "BitVec": 45,
      "bvneg": 454,
      "bvadd": 582,
      "bvmul": 720,
      "bvslt": 44,
      "bvsle": 33,
      "bvsgt": 33,
      "bvsge": 25
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197855,
    "benchmark_name": "RND/RND_3_23.smt2",
    "logic": "BV",
    "category": "random",
    "size": 9298,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_23.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 12,
      "or": 36,
      "and": 34,
      "=": 25,
      "forall": 1,
      "exists": 3,
      "let": 2,
      "BitVec": 4,
      "bvneg": 139,
      "bvadd": 122,
      "bvmul": 189,
      "bvslt": 11,
      "bvsle": 11,
      "bvsgt": 12,
      "bvsge": 12
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197856,
    "benchmark_name": "RND/RND_3_4.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2222,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_4.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 13,
    "symbol_counts": {
      "not": 2,
      "or": 6,
      "and": 5,
      "=": 4,
      "forall": 6,
      "exists": 5,
      "BitVec": 11,
      "bvneg": 14,
      "bvadd": 13,
      "bvmul": 25,
      "bvslt": 4,
      "bvsle": 2,
      "bvsge": 2
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197857,
    "benchmark_name": "RND/RND_4_2.smt2",
    "logic": "BV",
    "category": "random",
    "size": 4770,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_2.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 15,
    "symbol_counts": {
      "not": 5,
      "or": 9,
      "and": 16,
      "=": 10,
      "forall": 11,
      "exists": 13,
      "BitVec": 24,
      "bvneg": 54,
      "bvadd": 48,
      "bvmul": 74,
      "bvslt": 2,
      "bvsle": 8,
      "bvsgt": 2,
      "bvsge": 4
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197858,
    "benchmark_name": "RND/RND_3_1.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2109,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_1.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 13,
    "symbol_counts": {
      "not": 3,
      "or": 8,
      "and": 2,
      "=": 4,
      "forall": 3,
      "exists": 8,
      "BitVec": 11,
      "bvneg": 10,
      "bvadd": 12,
      "bvmul": 23,
      "bvslt": 2,
      "bvsle": 2,
      "bvsge": 3
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197860,
    "benchmark_name": "RND/RND_6_21.smt2",
    "logic": "BV",
    "category": "random",
    "size": 43063,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_21.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 55,
      "or": 134,
      "and": 121,
      "=": 84,
      "forall": 54,
      "exists": 74,
      "let": 11,
      "BitVec": 128,
      "bvneg": 516,
      "bvadd": 681,
      "bvmul": 917,
      "bvslt": 48,
      "bvsle": 43,
      "bvsgt": 50,
      "bvsge": 31
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197861,
    "benchmark_name": "RND/RND_4_11.smt2",
    "logic": "BV",
    "category": "random",
    "size": 9153,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_11.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 11,
      "or": 33,
      "and": 26,
      "=": 22,
      "forall": 17,
      "exists": 16,
      "let": 2,
      "BitVec": 33,
      "bvneg": 102,
      "bvadd": 114,
      "bvmul": 170,
      "bvslt": 8,
      "bvsle": 16,
      "bvsgt": 5,
      "bvsge": 9
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197862,
    "benchmark_name": "RND/RND_6_26.smt2",
    "logic": "BV",
    "category": "random",
    "size": 37305,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_26.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 26,
    "symbol_counts": {
      "not": 28,
      "or": 115,
      "and": 97,
      "=": 62,
      "forall": 50,
      "exists": 32,
      "let": 4,
      "BitVec": 82,
      "bvneg": 495,
      "bvadd": 624,
      "bvmul": 796,
      "bvslt": 42,
      "bvsle": 28,
      "bvsgt": 37,
      "bvsge": 44
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197866,
    "benchmark_name": "RND/RND_4_22.smt2",
    "logic": "BV",
    "category": "random",
    "size": 23787,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_22.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 29,
      "or": 76,
      "and": 94,
      "=": 58,
      "forall": 22,
      "exists": 26,
      "let": 4,
      "BitVec": 48,
      "bvneg": 330,
      "bvadd": 335,
      "bvmul": 495,
      "bvslt": 34,
      "bvsle": 26,
      "bvsgt": 31,
      "bvsge": 22
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197867,
    "benchmark_name": "RND/RND_6_36.smt2",
    "logic": "BV",
    "category": "random",
    "size": 106951,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_36.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 27,
    "symbol_counts": {
      "not": 91,
      "or": 321,
      "and": 300,
      "=": 188,
      "forall": 66,
      "exists": 62,
      "let": 8,
      "BitVec": 128,
      "bvneg": 1379,
      "bvadd": 1957,
      "bvmul": 2230,
      "bvslt": 107,
      "bvsle": 120,
      "bvsgt": 98,
      "bvsge": 109
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197870,
    "benchmark_name": "RND/RND_6_19.smt2",
    "logic": "BV",
    "category": "random",
    "size": 13784,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_19.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 15,
      "or": 32,
      "and": 31,
      "=": 23,
      "forall": 19,
      "exists": 23,
      "let": 2,
      "BitVec": 42,
      "bvneg": 174,
      "bvadd": 224,
      "bvmul": 282,
      "bvslt": 13,
      "bvsle": 9,
      "bvsgt": 12,
      "bvsge": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197871,
    "benchmark_name": "RND/RND_4_23.smt2",
    "logic": "BV",
    "category": "random",
    "size": 11207,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_23.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 18,
      "or": 56,
      "and": 48,
      "=": 36,
      "forall": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 3,
      "bvneg": 137,
      "bvadd": 136,
      "bvmul": 219,
      "bvslt": 11,
      "bvsle": 17,
      "bvsgt": 23,
      "bvsge": 18
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197873,
    "benchmark_name": "RND/RND_6_28.smt2",
    "logic": "BV",
    "category": "random",
    "size": 38095,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_28.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 26,
    "symbol_counts": {
      "not": 41,
      "or": 99,
      "and": 92,
      "=": 69,
      "forall": 26,
      "exists": 32,
      "let": 4,
      "BitVec": 58,
      "bvneg": 475,
      "bvadd": 706,
      "bvmul": 867,
      "bvslt": 30,
      "bvsle": 29,
      "bvsgt": 29,
      "bvsge": 35
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197876,
    "benchmark_name": "RND/RND_6_14.smt2",
    "logic": "BV",
    "category": "random",
    "size": 11414,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_14.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 13,
      "or": 33,
      "and": 34,
      "=": 27,
      "forall": 25,
      "exists": 20,
      "let": 1,
      "BitVec": 45,
      "bvneg": 136,
      "bvadd": 151,
      "bvmul": 218,
      "bvslt": 9,
      "bvsle": 14,
      "bvsgt": 7,
      "bvsge": 11
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197878,
    "benchmark_name": "RND/RND_6_40.smt2",
    "logic": "BV",
    "category": "random",
    "size": 85093,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_40.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 27,
    "symbol_counts": {
      "not": 75,
      "or": 285,
      "and": 244,
      "=": 172,
      "forall": 16,
      "exists": 17,
      "let": 12,
      "BitVec": 33,
      "bvneg": 1163,
      "bvadd": 1538,
      "bvmul": 1905,
      "bvslt": 100,
      "bvsle": 88,
      "bvsgt": 84,
      "bvsge": 86
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197880,
    "benchmark_name": "RND/RND_6_30.smt2",
    "logic": "BV",
    "category": "random",
    "size": 28736,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_30.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 31,
      "or": 101,
      "and": 95,
      "=": 65,
      "forall": 21,
      "exists": 24,
      "let": 4,
      "BitVec": 45,
      "bvneg": 388,
      "bvadd": 439,
      "bvmul": 623,
      "bvslt": 29,
      "bvsle": 36,
      "bvsgt": 33,
      "bvsge": 34
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197883,
    "benchmark_name": "RND/RND_3_12.smt2",
    "logic": "BV",
    "category": "random",
    "size": 4807,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_12.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 15,
    "symbol_counts": {
      "not": 6,
      "or": 13,
      "and": 16,
      "=": 10,
      "forall": 8,
      "exists": 12,
      "let": 1,
      "BitVec": 20,
      "bvneg": 57,
      "bvadd": 47,
      "bvmul": 76,
      "bvslt": 3,
      "bvsle": 8,
      "bvsgt": 2,
      "bvsge": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197884,
    "benchmark_name": "RND/RND_3_13.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3397,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_13.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 15,
    "symbol_counts": {
      "not": 4,
      "or": 5,
      "and": 15,
      "=": 11,
      "forall": 1,
      "exists": 3,
      "BitVec": 4,
      "bvneg": 43,
      "bvadd": 36,
      "bvmul": 57,
      "bvslt": 1,
      "bvsle": 4,
      "bvsgt": 2,
      "bvsge": 3
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197886,
    "benchmark_name": "RND/RND_6_15.smt2",
    "logic": "BV",
    "category": "random",
    "size": 12639,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_15.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 13,
      "or": 28,
      "and": 38,
      "=": 24,
      "forall": 14,
      "exists": 18,
      "let": 1,
      "BitVec": 32,
      "bvneg": 176,
      "bvadd": 192,
      "bvmul": 257,
      "bvslt": 11,
      "bvsle": 14,
      "bvsgt": 6,
      "bvsge": 12
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197889,
    "benchmark_name": "RND/RND_4_24.smt2",
    "logic": "BV",
    "category": "random",
    "size": 17721,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_24.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 30,
      "or": 77,
      "and": 73,
      "=": 58,
      "forall": 13,
      "exists": 7,
      "let": 4,
      "BitVec": 20,
      "bvneg": 227,
      "bvadd": 231,
      "bvmul": 355,
      "bvslt": 28,
      "bvsle": 22,
      "bvsgt": 19,
      "bvsge": 24
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197890,
    "benchmark_name": "RND/RND_6_8.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3092,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_8.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 1,
      "or": 5,
      "and": 7,
      "=": 8,
      "forall": 3,
      "exists": 5,
      "let": 1,
      "BitVec": 8,
      "bvneg": 30,
      "bvadd": 36,
      "bvmul": 48,
      "bvslt": 1,
      "bvsgt": 2,
      "bvsge": 2
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197891,
    "benchmark_name": "RND/RND_6_33.smt2",
    "logic": "BV",
    "category": "random",
    "size": 57703,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_33.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 25,
    "symbol_counts": {
      "not": 64,
      "or": 228,
      "and": 222,
      "=": 138,
      "forall": 13,
      "exists": 12,
      "let": 10,
      "BitVec": 25,
      "bvneg": 760,
      "bvadd": 917,
      "bvmul": 1204,
      "bvslt": 71,
      "bvsle": 60,
      "bvsgt": 103,
      "bvsge": 79
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197892,
    "benchmark_name": "RND/RND_4_1.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3797,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_1.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 2,
      "or": 12,
      "and": 9,
      "=": 8,
      "forall": 8,
      "exists": 10,
      "let": 1,
      "BitVec": 18,
      "bvneg": 30,
      "bvadd": 36,
      "bvmul": 57,
      "bvslt": 5,
      "bvsle": 4,
      "bvsgt": 3,
      "bvsge": 2
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197896,
    "benchmark_name": "RND/RND_4_3.smt2",
    "logic": "BV",
    "category": "random",
    "size": 1898,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_3.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 12,
    "symbol_counts": {
      "not": 3,
      "or": 8,
      "and": 2,
      "=": 5,
      "forall": 2,
      "exists": 1,
      "BitVec": 3,
      "bvneg": 15,
      "bvadd": 13,
      "bvmul": 24,
      "bvslt": 1,
      "bvsle": 3,
      "bvsgt": 1,
      "bvsge": 1
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197897,
    "benchmark_name": "RND/RND_4_12.smt2",
    "logic": "BV",
    "category": "random",
    "size": 9669,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_12.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 10,
      "or": 27,
      "and": 34,
      "=": 22,
      "forall": 19,
      "exists": 17,
      "let": 2,
      "BitVec": 36,
      "bvneg": 125,
      "bvadd": 118,
      "bvmul": 177,
      "bvslt": 10,
      "bvsle": 8,
      "bvsgt": 9,
      "bvsge": 13
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197899,
    "benchmark_name": "RND/RND_4_4.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2929,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_4.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 2,
      "or": 10,
      "and": 9,
      "=": 7,
      "forall": 4,
      "exists": 2,
      "let": 1,
      "BitVec": 6,
      "bvneg": 27,
      "bvadd": 25,
      "bvmul": 44,
      "bvslt": 4,
      "bvsle": 4,
      "bvsgt": 2,
      "bvsge": 3
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197903,
    "benchmark_name": "RND/RND_3_10.smt2",
    "logic": "BV",
    "category": "random",
    "size": 1418,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_10.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 12,
    "symbol_counts": {
      "not": 2,
      "or": 3,
      "and": 1,
      "=": 3,
      "forall": 2,
      "exists": 2,
      "BitVec": 4,
      "bvneg": 7,
      "bvadd": 8,
      "bvmul": 13,
      "bvslt": 1,
      "bvsgt": 1
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197904,
    "benchmark_name": "RND/RND_6_23.smt2",
    "logic": "BV",
    "category": "random",
    "size": 20127,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_23.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 28,
      "or": 73,
      "and": 74,
      "=": 50,
      "forall": 11,
      "exists": 10,
      "let": 5,
      "BitVec": 21,
      "bvneg": 256,
      "bvadd": 301,
      "bvmul": 421,
      "bvslt": 25,
      "bvsle": 26,
      "bvsgt": 30,
      "bvsge": 17
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197907,
    "benchmark_name": "RND/RND_6_1.smt2",
    "logic": "BV",
    "category": "random",
    "size": 7476,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_1.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 8,
      "or": 24,
      "and": 16,
      "=": 14,
      "forall": 21,
      "exists": 21,
      "BitVec": 42,
      "bvneg": 73,
      "bvadd": 86,
      "bvmul": 127,
      "bvslt": 5,
      "bvsle": 12,
      "bvsgt": 5,
      "bvsge": 5
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197909,
    "benchmark_name": "RND/RND_4_20.smt2",
    "logic": "BV",
    "category": "random",
    "size": 6551,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_20.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 8,
      "or": 23,
      "and": 20,
      "=": 13,
      "forall": 3,
      "exists": 5,
      "let": 2,
      "BitVec": 8,
      "bvneg": 85,
      "bvadd": 85,
      "bvmul": 123,
      "bvslt": 5,
      "bvsle": 8,
      "bvsgt": 3,
      "bvsge": 15
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197914,
    "benchmark_name": "RND/RND_3_8.smt2",
    "logic": "BV",
    "category": "random",
    "size": 1711,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_8.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 12,
    "symbol_counts": {
      "not": 1,
      "or": 4,
      "and": 3,
      "=": 2,
      "forall": 2,
      "exists": 2,
      "BitVec": 4,
      "bvneg": 17,
      "bvadd": 9,
      "bvmul": 17,
      "bvslt": 3,
      "bvsle": 1,
      "bvsgt": 2
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197917,
    "benchmark_name": "RND/RND_6_29.smt2",
    "logic": "BV",
    "category": "random",
    "size": 29688,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_29.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 23,
      "or": 87,
      "and": 79,
      "=": 51,
      "forall": 13,
      "exists": 15,
      "let": 8,
      "BitVec": 28,
      "bvneg": 418,
      "bvadd": 520,
      "bvmul": 675,
      "bvslt": 34,
      "bvsle": 31,
      "bvsgt": 25,
      "bvsge": 26
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197919,
    "benchmark_name": "RND/RND_3_28.smt2",
    "logic": "BV",
    "category": "random",
    "size": 12509,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_28.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 21,
      "or": 54,
      "and": 52,
      "=": 39,
      "forall": 17,
      "exists": 27,
      "let": 2,
      "BitVec": 44,
      "bvneg": 162,
      "bvadd": 123,
      "bvmul": 227,
      "bvslt": 12,
      "bvsle": 13,
      "bvsgt": 17,
      "bvsge": 26
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197921,
    "benchmark_name": "RND/RND_3_20.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2694,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_20.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 3,
      "or": 11,
      "and": 4,
      "=": 6,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 29,
      "bvadd": 26,
      "bvmul": 41,
      "bvslt": 1,
      "bvsle": 4,
      "bvsgt": 2,
      "bvsge": 3
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197922,
    "benchmark_name": "RND/RND_4_27.smt2",
    "logic": "BV",
    "category": "random",
    "size": 15038,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_4_27.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 27,
      "or": 78,
      "and": 68,
      "=": 55,
      "forall": 6,
      "exists": 9,
      "let": 4,
      "BitVec": 15,
      "bvneg": 192,
      "bvadd": 166,
      "bvmul": 293,
      "bvslt": 24,
      "bvsle": 23,
      "bvsgt": 24,
      "bvsge": 21
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197924,
    "benchmark_name": "RND/RND_3_29.smt2",
    "logic": "BV",
    "category": "random",
    "size": 6662,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_29.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 7,
      "or": 30,
      "and": 25,
      "=": 17,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 88,
      "bvadd": 76,
      "bvmul": 128,
      "bvslt": 8,
      "bvsle": 10,
      "bvsgt": 8,
      "bvsge": 13
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197925,
    "benchmark_name": "RND/RND_3_7.smt2",
    "logic": "BV",
    "category": "random",
    "size": 1904,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_7.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 13,
    "symbol_counts": {
      "not": 2,
      "or": 5,
      "and": 2,
      "=": 3,
      "forall": 3,
      "exists": 3,
      "BitVec": 6,
      "bvneg": 14,
      "bvadd": 14,
      "bvmul": 22,
      "bvslt": 2,
      "bvsle": 1,
      "bvsgt": 1,
      "bvsge": 1
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197926,
    "benchmark_name": "RND/RND_6_9.smt2",
    "logic": "BV",
    "category": "random",
    "size": 6560,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_9.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 6,
      "or": 16,
      "and": 11,
      "=": 9,
      "forall": 11,
      "exists": 16,
      "let": 1,
      "BitVec": 27,
      "bvneg": 74,
      "bvadd": 91,
      "bvmul": 118,
      "bvslt": 8,
      "bvsle": 6,
      "bvsgt": 3,
      "bvsge": 2
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197929,
    "benchmark_name": "RND/RND_3_9.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2513,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_9.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 13,
    "symbol_counts": {
      "not": 3,
      "or": 7,
      "and": 9,
      "=": 4,
      "forall": 5,
      "exists": 7,
      "BitVec": 12,
      "bvneg": 20,
      "bvadd": 12,
      "bvmul": 29,
      "bvslt": 7,
      "bvsle": 4,
      "bvsgt": 1,
      "bvsge": 1
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197934,
    "benchmark_name": "RND/RND_3_18.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3565,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_3_18.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 5,
      "or": 11,
      "and": 14,
      "=": 7,
      "forall": 2,
      "exists": 2,
      "BitVec": 4,
      "bvneg": 44,
      "bvadd": 33,
      "bvmul": 59,
      "bvslt": 7,
      "bvsle": 4,
      "bvsgt": 3,
      "bvsge": 5
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197935,
    "benchmark_name": "RND/RND_6_27.smt2",
    "logic": "BV",
    "category": "random",
    "size": 24665,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_27.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 24,
      "or": 83,
      "and": 86,
      "=": 62,
      "forall": 25,
      "exists": 18,
      "let": 5,
      "BitVec": 43,
      "bvneg": 327,
      "bvadd": 370,
      "bvmul": 521,
      "bvslt": 21,
      "bvsle": 27,
      "bvsgt": 25,
      "bvsge": 35
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197937,
    "benchmark_name": "RND/RND_6_2.smt2",
    "logic": "BV",
    "category": "random",
    "size": 8376,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RND/RND_6_2.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 8,
      "or": 16,
      "and": 29,
      "=": 17,
      "forall": 25,
      "exists": 21,
      "BitVec": 46,
      "bvneg": 99,
      "bvadd": 96,
      "bvmul": 142,
      "bvslt": 7,
      "bvsle": 8,
      "bvsgt": 7,
      "bvsge": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197940,
    "benchmark_name": "RNDPRE/RNDPRE_4_36.smt2",
    "logic": "BV",
    "category": "random",
    "size": 12580,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_36.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 15,
      "or": 44,
      "and": 51,
      "=": 31,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 158,
      "bvadd": 188,
      "bvmul": 246,
      "bvslt": 19,
      "bvsle": 9,
      "bvsgt": 19,
      "bvsge": 18
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197941,
    "benchmark_name": "RNDPRE/RNDPRE_3_59.smt2",
    "logic": "BV",
    "category": "random",
    "size": 22322,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_59.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 40,
      "or": 117,
      "and": 111,
      "=": 84,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 251,
      "bvadd": 306,
      "bvmul": 348,
      "bvslt": 32,
      "bvsle": 42,
      "bvsgt": 33,
      "bvsge": 38
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197944,
    "benchmark_name": "RNDPRE/RNDPRE_3_58.smt2",
    "logic": "BV",
    "category": "random",
    "size": 10026,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_58.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 14,
      "or": 44,
      "and": 55,
      "=": 36,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 124,
      "bvadd": 110,
      "bvmul": 177,
      "bvslt": 21,
      "bvsle": 10,
      "bvsgt": 20,
      "bvsge": 13
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197945,
    "benchmark_name": "RNDPRE/RNDPRE_3_46.smt2",
    "logic": "BV",
    "category": "random",
    "size": 6854,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_46.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 8,
      "or": 34,
      "and": 27,
      "=": 20,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 85,
      "bvadd": 76,
      "bvmul": 120,
      "bvslt": 12,
      "bvsle": 7,
      "bvsgt": 8,
      "bvsge": 15
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197950,
    "benchmark_name": "RNDPRE/RNDPRE_4_31.smt2",
    "logic": "BV",
    "category": "random",
    "size": 10491,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_31.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 10,
      "or": 40,
      "and": 37,
      "=": 25,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 120,
      "bvadd": 158,
      "bvmul": 198,
      "bvslt": 12,
      "bvsle": 18,
      "bvsgt": 11,
      "bvsge": 12
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197951,
    "benchmark_name": "RNDPRE/RNDPRE_3_54.smt2",
    "logic": "BV",
    "category": "random",
    "size": 30537,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_54.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 61,
      "or": 165,
      "and": 162,
      "=": 124,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 334,
      "bvadd": 426,
      "bvmul": 427,
      "bvslt": 56,
      "bvsle": 44,
      "bvsgt": 58,
      "bvsge": 46
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197952,
    "benchmark_name": "RNDPRE/RNDPRE_3_12.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3767,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_12.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 6,
      "or": 13,
      "and": 12,
      "=": 10,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 42,
      "bvadd": 42,
      "bvmul": 64,
      "bvslt": 6,
      "bvsle": 2,
      "bvsgt": 6,
      "bvsge": 2
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197953,
    "benchmark_name": "RNDPRE/RNDPRE_4_66.smt2",
    "logic": "BV",
    "category": "random",
    "size": 132228,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_66.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 30,
    "symbol_counts": {
      "not": 247,
      "or": 813,
      "and": 783,
      "=": 495,
      "forall": 2,
      "exists": 2,
      "let": 7,
      "BitVec": 4,
      "bvneg": 970,
      "bvadd": 3162,
      "bvmul": 797,
      "bvslt": 289,
      "bvsle": 285,
      "bvsgt": 252,
      "bvsge": 276
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197955,
    "benchmark_name": "RNDPRE/RNDPRE_3_5.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2281,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_5.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 15,
    "symbol_counts": {
      "not": 5,
      "or": 5,
      "and": 7,
      "=": 8,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 25,
      "bvadd": 19,
      "bvmul": 31,
      "bvslt": 2,
      "bvsle": 1,
      "bvsgt": 1,
      "bvsge": 1
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197959,
    "benchmark_name": "RNDPRE/RNDPRE_4_35.smt2",
    "logic": "BV",
    "category": "random",
    "size": 10792,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_35.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 11,
      "or": 32,
      "and": 47,
      "=": 26,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 152,
      "bvadd": 154,
      "bvmul": 204,
      "bvslt": 16,
      "bvsle": 21,
      "bvsgt": 8,
      "bvsge": 9
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197960,
    "benchmark_name": "RNDPRE/RNDPRE_4_37.smt2",
    "logic": "BV",
    "category": "random",
    "size": 4868,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_37.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 4,
      "or": 13,
      "and": 18,
      "=": 10,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 59,
      "bvadd": 62,
      "bvmul": 87,
      "bvslt": 10,
      "bvsle": 4,
      "bvsgt": 5,
      "bvsge": 3
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197963,
    "benchmark_name": "RNDPRE/RNDPRE_3_43.smt2",
    "logic": "BV",
    "category": "random",
    "size": 4671,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_43.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 8,
      "or": 24,
      "and": 15,
      "=": 16,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 53,
      "bvadd": 47,
      "bvmul": 80,
      "bvslt": 5,
      "bvsle": 5,
      "bvsgt": 7,
      "bvsge": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197964,
    "benchmark_name": "RNDPRE/RNDPRE_4_57.smt2",
    "logic": "BV",
    "category": "random",
    "size": 23835,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_57.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 31,
      "or": 100,
      "and": 96,
      "=": 71,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 280,
      "bvadd": 381,
      "bvmul": 424,
      "bvslt": 31,
      "bvsle": 35,
      "bvsgt": 25,
      "bvsge": 35
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197965,
    "benchmark_name": "RNDPRE/RNDPRE_4_54.smt2",
    "logic": "BV",
    "category": "random",
    "size": 39579,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_54.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 62,
      "or": 171,
      "and": 168,
      "=": 126,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 418,
      "bvadd": 694,
      "bvmul": 585,
      "bvslt": 57,
      "bvsle": 48,
      "bvsgt": 58,
      "bvsge": 51
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197966,
    "benchmark_name": "RNDPRE/RNDPRE_3_53.smt2",
    "logic": "BV",
    "category": "random",
    "size": 12649,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_53.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 17,
      "or": 59,
      "and": 62,
      "=": 41,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 146,
      "bvadd": 158,
      "bvmul": 226,
      "bvslt": 17,
      "bvsle": 18,
      "bvsgt": 28,
      "bvsge": 18
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197968,
    "benchmark_name": "RNDPRE/RNDPRE_3_26.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2822,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_26.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 1,
      "or": 8,
      "and": 11,
      "=": 5,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 29,
      "bvadd": 25,
      "bvmul": 42,
      "bvslt": 4,
      "bvsle": 5,
      "bvsgt": 1,
      "bvsge": 5
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197969,
    "benchmark_name": "RNDPRE/RNDPRE_4_27.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3321,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_27.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 1,
      "or": 8,
      "and": 11,
      "=": 5,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 33,
      "bvadd": 38,
      "bvmul": 53,
      "bvslt": 4,
      "bvsle": 5,
      "bvsgt": 1,
      "bvsge": 5
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197971,
    "benchmark_name": "RNDPRE/RNDPRE_3_60.smt2",
    "logic": "BV",
    "category": "random",
    "size": 44451,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_60.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 83,
      "or": 272,
      "and": 246,
      "=": 163,
      "forall": 1,
      "exists": 2,
      "let": 2,
      "BitVec": 3,
      "bvneg": 455,
      "bvadd": 655,
      "bvmul": 504,
      "bvslt": 87,
      "bvsle": 89,
      "bvsgt": 86,
      "bvsge": 94
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197972,
    "benchmark_name": "RNDPRE/RNDPRE_3_2.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2349,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_2.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 4,
      "or": 6,
      "and": 7,
      "=": 7,
      "forall": 1,
      "exists": 2,
      "BitVec": 3,
      "bvneg": 24,
      "bvadd": 20,
      "bvmul": 34,
      "bvslt": 1,
      "bvsle": 2,
      "bvsgt": 3,
      "bvsge": 1
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197973,
    "benchmark_name": "RNDPRE/RNDPRE_3_52.smt2",
    "logic": "BV",
    "category": "random",
    "size": 39777,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_52.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 64,
      "or": 228,
      "and": 225,
      "=": 135,
      "forall": 1,
      "exists": 2,
      "let": 2,
      "BitVec": 3,
      "bvneg": 410,
      "bvadd": 576,
      "bvmul": 480,
      "bvslt": 75,
      "bvsle": 71,
      "bvsgt": 102,
      "bvsge": 71
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197974,
    "benchmark_name": "RNDPRE/RNDPRE_3_44.smt2",
    "logic": "BV",
    "category": "random",
    "size": 11217,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_44.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 23,
      "or": 53,
      "and": 53,
      "=": 42,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 140,
      "bvadd": 135,
      "bvmul": 194,
      "bvslt": 20,
      "bvsle": 16,
      "bvsgt": 16,
      "bvsge": 13
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197975,
    "benchmark_name": "RNDPRE/RNDPRE_4_16.smt2",
    "logic": "BV",
    "category": "random",
    "size": 4266,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_16.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 7,
      "or": 12,
      "and": 15,
      "=": 11,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 42,
      "bvadd": 52,
      "bvmul": 78,
      "bvslt": 6,
      "bvsle": 4,
      "bvsgt": 2,
      "bvsge": 5
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197976,
    "benchmark_name": "RNDPRE/RNDPRE_4_53.smt2",
    "logic": "BV",
    "category": "random",
    "size": 15692,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_53.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 17,
      "or": 59,
      "and": 62,
      "=": 41,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 176,
      "bvadd": 247,
      "bvmul": 297,
      "bvslt": 17,
      "bvsle": 18,
      "bvsgt": 28,
      "bvsge": 18
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197977,
    "benchmark_name": "RNDPRE/RNDPRE_4_62.smt2",
    "logic": "BV",
    "category": "random",
    "size": 116394,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_62.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 29,
    "symbol_counts": {
      "not": 207,
      "or": 675,
      "and": 671,
      "=": 428,
      "forall": 2,
      "exists": 2,
      "let": 6,
      "BitVec": 4,
      "bvneg": 903,
      "bvadd": 2690,
      "bvmul": 793,
      "bvslt": 221,
      "bvsle": 239,
      "bvsgt": 234,
      "bvsge": 225
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197978,
    "benchmark_name": "RNDPRE/RNDPRE_3_29.smt2",
    "logic": "BV",
    "category": "random",
    "size": 5404,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_29.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 10,
      "or": 22,
      "and": 24,
      "=": 18,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 63,
      "bvadd": 57,
      "bvmul": 96,
      "bvslt": 7,
      "bvsle": 10,
      "bvsgt": 6,
      "bvsge": 6
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197981,
    "benchmark_name": "RNDPRE/RNDPRE_3_33.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3093,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_33.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 5,
      "or": 14,
      "and": 8,
      "=": 10,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 30,
      "bvadd": 28,
      "bvmul": 50,
      "bvslt": 2,
      "bvsle": 5,
      "bvsgt": 1,
      "bvsge": 5
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197983,
    "benchmark_name": "RNDPRE/RNDPRE_3_20.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2278,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_20.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 3,
      "or": 10,
      "and": 4,
      "=": 5,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 18,
      "bvadd": 18,
      "bvmul": 31,
      "bvslt": 1,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197990,
    "benchmark_name": "RNDPRE/RNDPRE_4_55.smt2",
    "logic": "BV",
    "category": "random",
    "size": 51234,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_55.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 72,
      "or": 234,
      "and": 235,
      "=": 153,
      "forall": 2,
      "exists": 2,
      "let": 3,
      "BitVec": 4,
      "bvneg": 501,
      "bvadd": 939,
      "bvmul": 645,
      "bvslt": 93,
      "bvsle": 76,
      "bvsgt": 77,
      "bvsge": 71
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197991,
    "benchmark_name": "RNDPRE/RNDPRE_3_6.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2386,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_6.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 6,
      "or": 6,
      "and": 8,
      "=": 7,
      "forall": 1,
      "exists": 2,
      "BitVec": 3,
      "bvneg": 21,
      "bvadd": 20,
      "bvmul": 35,
      "bvslt": 2,
      "bvsle": 1,
      "bvsgt": 1,
      "bvsge": 4
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197994,
    "benchmark_name": "RNDPRE/RNDPRE_4_68.smt2",
    "logic": "BV",
    "category": "random",
    "size": 37667,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_68.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 58,
      "or": 158,
      "and": 174,
      "=": 111,
      "forall": 2,
      "exists": 2,
      "let": 2,
      "BitVec": 4,
      "bvneg": 395,
      "bvadd": 637,
      "bvmul": 561,
      "bvslt": 57,
      "bvsle": 64,
      "bvsgt": 52,
      "bvsge": 49
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197997,
    "benchmark_name": "RNDPRE/RNDPRE_3_56.smt2",
    "logic": "BV",
    "category": "random",
    "size": 42906,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_56.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 79,
      "or": 240,
      "and": 259,
      "=": 158,
      "forall": 1,
      "exists": 2,
      "let": 2,
      "BitVec": 3,
      "bvneg": 437,
      "bvadd": 614,
      "bvmul": 513,
      "bvslt": 103,
      "bvsle": 82,
      "bvsgt": 88,
      "bvsge": 68
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197998,
    "benchmark_name": "RNDPRE/RNDPRE_3_10.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2061,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_10.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 13,
    "symbol_counts": {
      "not": 5,
      "or": 9,
      "and": 4,
      "=": 6,
      "forall": 1,
      "exists": 2,
      "BitVec": 3,
      "bvneg": 19,
      "bvadd": 12,
      "bvmul": 26,
      "bvslt": 1,
      "bvsle": 2,
      "bvsgt": 2,
      "bvsge": 3
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 197999,
    "benchmark_name": "RNDPRE/RNDPRE_3_4.smt2",
    "logic": "BV",
    "category": "random",
    "size": 1951,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_4.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 13,
    "symbol_counts": {
      "not": 2,
      "or": 4,
      "and": 5,
      "=": 3,
      "forall": 1,
      "exists": 2,
      "BitVec": 3,
      "bvneg": 18,
      "bvadd": 15,
      "bvmul": 25,
      "bvslt": 3,
      "bvsgt": 2,
      "bvsge": 2
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198001,
    "benchmark_name": "RNDPRE/RNDPRE_3_9.smt2",
    "logic": "BV",
    "category": "random",
    "size": 1896,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_9.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 13,
    "symbol_counts": {
      "not": 1,
      "or": 5,
      "and": 4,
      "=": 7,
      "forall": 1,
      "exists": 2,
      "BitVec": 3,
      "bvneg": 18,
      "bvadd": 14,
      "bvmul": 24,
      "bvsle": 1,
      "bvsgt": 1,
      "bvsge": 1
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198003,
    "benchmark_name": "RNDPRE/RNDPRE_4_52.smt2",
    "logic": "BV",
    "category": "random",
    "size": 52092,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_52.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 68,
      "or": 243,
      "and": 237,
      "=": 147,
      "forall": 2,
      "exists": 2,
      "let": 2,
      "BitVec": 4,
      "bvneg": 509,
      "bvadd": 957,
      "bvmul": 660,
      "bvslt": 80,
      "bvsle": 72,
      "bvsgt": 108,
      "bvsge": 74
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198010,
    "benchmark_name": "RNDPRE/RNDPRE_3_39.smt2",
    "logic": "BV",
    "category": "random",
    "size": 9701,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_39.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 16,
      "or": 48,
      "and": 41,
      "=": 32,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 120,
      "bvadd": 118,
      "bvmul": 176,
      "bvslt": 13,
      "bvsle": 14,
      "bvsgt": 12,
      "bvsge": 19
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198011,
    "benchmark_name": "RNDPRE/RNDPRE_3_37.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3859,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_37.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 3,
      "or": 12,
      "and": 17,
      "=": 8,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 45,
      "bvadd": 39,
      "bvmul": 62,
      "bvslt": 10,
      "bvsle": 4,
      "bvsgt": 5,
      "bvsge": 3
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198014,
    "benchmark_name": "RNDPRE/RNDPRE_4_38.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2513,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_38.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "or": 6,
      "and": 8,
      "=": 4,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 23,
      "bvadd": 23,
      "bvmul": 32,
      "bvslt": 3,
      "bvsle": 3,
      "bvsgt": 2,
      "bvsge": 3
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198016,
    "benchmark_name": "RNDPRE/RNDPRE_4_41.smt2",
    "logic": "BV",
    "category": "random",
    "size": 18031,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_41.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 21,
      "or": 71,
      "and": 72,
      "=": 47,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 209,
      "bvadd": 284,
      "bvmul": 325,
      "bvslt": 17,
      "bvsle": 30,
      "bvsgt": 27,
      "bvsge": 23
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198017,
    "benchmark_name": "RNDPRE/RNDPRE_4_12.smt2",
    "logic": "BV",
    "category": "random",
    "size": 4488,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_12.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 6,
      "or": 13,
      "and": 12,
      "=": 10,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 53,
      "bvadd": 60,
      "bvmul": 81,
      "bvslt": 6,
      "bvsle": 2,
      "bvsgt": 6,
      "bvsge": 2
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198020,
    "benchmark_name": "RNDPRE/RNDPRE_3_50.smt2",
    "logic": "BV",
    "category": "random",
    "size": 10928,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_50.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 16,
      "or": 58,
      "and": 44,
      "=": 33,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 141,
      "bvadd": 132,
      "bvmul": 199,
      "bvslt": 23,
      "bvsle": 16,
      "bvsgt": 15,
      "bvsge": 16
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198021,
    "benchmark_name": "RNDPRE/RNDPRE_3_55.smt2",
    "logic": "BV",
    "category": "random",
    "size": 38354,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_55.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 66,
      "or": 219,
      "and": 210,
      "=": 140,
      "forall": 1,
      "exists": 2,
      "let": 3,
      "BitVec": 3,
      "bvneg": 400,
      "bvadd": 554,
      "bvmul": 473,
      "bvslt": 84,
      "bvsle": 71,
      "bvsgt": 67,
      "bvsge": 68
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198022,
    "benchmark_name": "RNDPRE/RNDPRE_3_48.smt2",
    "logic": "BV",
    "category": "random",
    "size": 8570,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_48.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 23,
      "or": 34,
      "and": 45,
      "=": 31,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 104,
      "bvadd": 97,
      "bvmul": 153,
      "bvslt": 14,
      "bvsle": 12,
      "bvsgt": 10,
      "bvsge": 13
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198023,
    "benchmark_name": "RNDPRE/RNDPRE_3_16.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3533,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_16.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 7,
      "or": 12,
      "and": 15,
      "=": 11,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 34,
      "bvadd": 33,
      "bvmul": 60,
      "bvslt": 6,
      "bvsle": 4,
      "bvsgt": 2,
      "bvsge": 5
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198024,
    "benchmark_name": "RNDPRE/RNDPRE_3_51.smt2",
    "logic": "BV",
    "category": "random",
    "size": 38980,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_51.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 56,
      "or": 221,
      "and": 218,
      "=": 142,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 398,
      "bvadd": 549,
      "bvmul": 497,
      "bvslt": 80,
      "bvsle": 69,
      "bvsgt": 83,
      "bvsge": 66
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198027,
    "benchmark_name": "RNDPRE/RNDPRE_4_40.smt2",
    "logic": "BV",
    "category": "random",
    "size": 12371,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_40.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 17,
      "or": 48,
      "and": 43,
      "=": 33,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 151,
      "bvadd": 190,
      "bvmul": 238,
      "bvslt": 13,
      "bvsle": 15,
      "bvsgt": 12,
      "bvsge": 19
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198030,
    "benchmark_name": "RNDPRE/RNDPRE_4_32.smt2",
    "logic": "BV",
    "category": "random",
    "size": 11253,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_32.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 12,
      "or": 45,
      "and": 39,
      "=": 29,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 148,
      "bvadd": 165,
      "bvmul": 212,
      "bvslt": 16,
      "bvsle": 12,
      "bvsgt": 15,
      "bvsge": 13
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198033,
    "benchmark_name": "RNDPRE/RNDPRE_4_50.smt2",
    "logic": "BV",
    "category": "random",
    "size": 17649,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_50.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 26,
      "or": 66,
      "and": 76,
      "=": 45,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 217,
      "bvadd": 267,
      "bvmul": 324,
      "bvslt": 28,
      "bvsle": 29,
      "bvsgt": 18,
      "bvsge": 23
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198034,
    "benchmark_name": "RNDPRE/RNDPRE_3_21.smt2",
    "logic": "BV",
    "category": "random",
    "size": 5331,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_21.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 5,
      "or": 21,
      "and": 23,
      "=": 16,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 55,
      "bvadd": 61,
      "bvmul": 95,
      "bvslt": 10,
      "bvsle": 7,
      "bvsgt": 8,
      "bvsge": 4
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198037,
    "benchmark_name": "RNDPRE/RNDPRE_4_9.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2251,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_9.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 15,
    "symbol_counts": {
      "not": 1,
      "or": 5,
      "and": 4,
      "=": 7,
      "forall": 2,
      "exists": 2,
      "BitVec": 4,
      "bvneg": 22,
      "bvadd": 22,
      "bvmul": 32,
      "bvsle": 1,
      "bvsgt": 1,
      "bvsge": 1
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198039,
    "benchmark_name": "RNDPRE/RNDPRE_4_30.smt2",
    "logic": "BV",
    "category": "random",
    "size": 6915,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_30.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 10,
      "or": 23,
      "and": 25,
      "=": 18,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 86,
      "bvadd": 95,
      "bvmul": 132,
      "bvslt": 7,
      "bvsle": 10,
      "bvsgt": 7,
      "bvsge": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198041,
    "benchmark_name": "RNDPRE/RNDPRE_3_30.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3395,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_30.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 6,
      "or": 14,
      "and": 11,
      "=": 8,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 44,
      "bvadd": 29,
      "bvmul": 54,
      "bvslt": 10,
      "bvsle": 2,
      "bvsgt": 3,
      "bvsge": 3
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198044,
    "benchmark_name": "RNDPRE/RNDPRE_4_4.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2260,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_4.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 15,
    "symbol_counts": {
      "not": 2,
      "or": 4,
      "and": 5,
      "=": 3,
      "forall": 2,
      "exists": 2,
      "BitVec": 4,
      "bvneg": 20,
      "bvadd": 22,
      "bvmul": 32,
      "bvslt": 3,
      "bvsgt": 2,
      "bvsge": 2
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198049,
    "benchmark_name": "RNDPRE/RNDPRE_4_33.smt2",
    "logic": "BV",
    "category": "random",
    "size": 3583,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_33.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 5,
      "or": 14,
      "and": 8,
      "=": 10,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 32,
      "bvadd": 41,
      "bvmul": 62,
      "bvslt": 2,
      "bvsle": 5,
      "bvsgt": 1,
      "bvsge": 5
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198051,
    "benchmark_name": "RNDPRE/RNDPRE_4_2.smt2",
    "logic": "BV",
    "category": "random",
    "size": 2776,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_2.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 4,
      "or": 6,
      "and": 7,
      "=": 7,
      "forall": 2,
      "exists": 2,
      "BitVec": 4,
      "bvneg": 29,
      "bvadd": 30,
      "bvmul": 44,
      "bvslt": 1,
      "bvsle": 2,
      "bvsgt": 3,
      "bvsge": 1
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198052,
    "benchmark_name": "RNDPRE/RNDPRE_4_59.smt2",
    "logic": "BV",
    "category": "random",
    "size": 29912,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_59.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 44,
      "or": 123,
      "and": 128,
      "=": 91,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 320,
      "bvadd": 506,
      "bvmul": 484,
      "bvslt": 35,
      "bvsle": 45,
      "bvsgt": 40,
      "bvsge": 41
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198053,
    "benchmark_name": "RNDPRE/RNDPRE_4_58.smt2",
    "logic": "BV",
    "category": "random",
    "size": 12626,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_58.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 14,
      "or": 45,
      "and": 55,
      "=": 36,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 159,
      "bvadd": 180,
      "bvmul": 241,
      "bvslt": 22,
      "bvsle": 10,
      "bvsgt": 20,
      "bvsge": 13
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198060,
    "benchmark_name": "RNDPRE/RNDPRE_3_35.smt2",
    "logic": "BV",
    "category": "random",
    "size": 8422,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_35.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 10,
      "or": 32,
      "and": 45,
      "=": 25,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 118,
      "bvadd": 92,
      "bvmul": 152,
      "bvslt": 16,
      "bvsle": 20,
      "bvsgt": 8,
      "bvsge": 9
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198062,
    "benchmark_name": "RNDPRE/RNDPRE_4_49.smt2",
    "logic": "BV",
    "category": "random",
    "size": 13794,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_4_49.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 16,
      "or": 58,
      "and": 45,
      "=": 33,
      "forall": 2,
      "exists": 2,
      "let": 1,
      "BitVec": 4,
      "bvneg": 178,
      "bvadd": 210,
      "bvmul": 267,
      "bvslt": 23,
      "bvsle": 16,
      "bvsgt": 16,
      "bvsge": 16
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198063,
    "benchmark_name": "RNDPRE/RNDPRE_3_34.smt2",
    "logic": "BV",
    "category": "random",
    "size": 6931,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_34.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 10,
      "or": 30,
      "and": 30,
      "=": 23,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 88,
      "bvadd": 78,
      "bvmul": 130,
      "bvslt": 12,
      "bvsle": 9,
      "bvsgt": 10,
      "bvsge": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198065,
    "benchmark_name": "RNDPRE/RNDPRE_3_17.smt2",
    "logic": "BV",
    "category": "random",
    "size": 1781,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/RNDPRE/RNDPRE_3_17.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 15,
    "symbol_counts": {
      "not": 1,
      "or": 3,
      "and": 5,
      "=": 3,
      "forall": 1,
      "exists": 2,
      "let": 1,
      "BitVec": 3,
      "bvneg": 15,
      "bvadd": 12,
      "bvmul": 20,
      "bvslt": 5,
      "bvsle": 1
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198067,
    "benchmark_name": "model/model_5_42.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 10818,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_42.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 112,
    "symbol_counts": {
      "not": 274,
      "or": 2,
      "and": 326,
      "forall": 1,
      "exists": 1,
      "let": 80,
      "BitVec": 2,
      "bvneg": 12,
      "bvadd": 8,
      "bvmul": 14,
      "bvsdiv": 9,
      "bvslt": 1,
      "bvsle": 24
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198071,
    "benchmark_name": "model/model_5_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1724,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_5.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 14,
      "or": 2,
      "and": 13,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 6,
      "bvadd": 4,
      "bvmul": 8,
      "bvslt": 1,
      "bvsle": 9
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198073,
    "benchmark_name": "model/model_6_17.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2485,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_17.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 29,
    "symbol_counts": {
      "not": 35,
      "or": 2,
      "and": 38,
      "forall": 1,
      "exists": 1,
      "let": 3,
      "BitVec": 2,
      "bvneg": 8,
      "bvadd": 5,
      "bvmul": 10,
      "bvslt": 1,
      "bvsle": 9
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198074,
    "benchmark_name": "model/model_6_15.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1890,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_15.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 20,
      "or": 2,
      "and": 22,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 8,
      "bvadd": 3,
      "bvmul": 6,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198076,
    "benchmark_name": "model/model_6_12.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1855,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_12.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 20,
      "or": 2,
      "and": 22,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 8,
      "bvadd": 3,
      "bvmul": 5,
      "bvslt": 1,
      "bvsle": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198078,
    "benchmark_name": "model/model_6_67.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6137,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_67.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 54,
    "symbol_counts": {
      "not": 127,
      "or": 2,
      "and": 130,
      "forall": 1,
      "exists": 1,
      "let": 28,
      "BitVec": 2,
      "bvneg": 19,
      "bvadd": 17,
      "bvmul": 21,
      "bvsdiv": 6,
      "bvslt": 1,
      "bvsle": 31
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198081,
    "benchmark_name": "model/model_5_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1664,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_9.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 13,
      "or": 2,
      "and": 11,
      "forall": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 2,
      "bvneg": 6,
      "bvadd": 4,
      "bvmul": 8,
      "bvsdiv": 2,
      "bvslt": 1,
      "bvsle": 8
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198082,
    "benchmark_name": "model/model_5_39.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 14254,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_39.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 142,
    "symbol_counts": {
      "not": 390,
      "or": 2,
      "and": 471,
      "forall": 1,
      "exists": 1,
      "let": 105,
      "BitVec": 2,
      "bvneg": 12,
      "bvadd": 7,
      "bvmul": 13,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 22
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198083,
    "benchmark_name": "model/model_6_56.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4047,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_56.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 42,
    "symbol_counts": {
      "not": 58,
      "or": 2,
      "and": 65,
      "forall": 1,
      "exists": 1,
      "let": 12,
      "BitVec": 2,
      "bvneg": 14,
      "bvadd": 12,
      "bvmul": 19,
      "bvsdiv": 8,
      "bvslt": 1,
      "bvsle": 22
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198084,
    "benchmark_name": "model/model_5_11.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1622,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_11.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 13,
      "or": 2,
      "and": 11,
      "forall": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 2,
      "bvneg": 6,
      "bvadd": 4,
      "bvmul": 8,
      "bvslt": 1,
      "bvsle": 8
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198093,
    "benchmark_name": "model/model_6_47.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2860,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_47.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 39,
      "or": 2,
      "and": 41,
      "forall": 1,
      "exists": 1,
      "let": 4,
      "BitVec": 2,
      "bvneg": 10,
      "bvadd": 7,
      "bvmul": 13,
      "bvsdiv": 3,
      "bvslt": 1,
      "bvsle": 13
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198099,
    "benchmark_name": "model/model_6_52.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4043,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_52.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 43,
    "symbol_counts": {
      "not": 59,
      "or": 2,
      "and": 68,
      "forall": 1,
      "exists": 1,
      "let": 14,
      "BitVec": 2,
      "bvneg": 13,
      "bvadd": 12,
      "bvmul": 18,
      "bvsdiv": 3,
      "bvslt": 1,
      "bvsle": 23
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198100,
    "benchmark_name": "model/model_6_26.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2618,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_26.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 33,
      "or": 2,
      "and": 37,
      "forall": 1,
      "exists": 1,
      "let": 3,
      "BitVec": 2,
      "bvneg": 10,
      "bvadd": 6,
      "bvmul": 12,
      "bvsdiv": 2,
      "bvslt": 1,
      "bvsle": 11
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198106,
    "benchmark_name": "model/model_6_31.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2510,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_31.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 32,
      "or": 2,
      "and": 33,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 10,
      "bvadd": 7,
      "bvmul": 12,
      "bvsdiv": 2,
      "bvslt": 1,
      "bvsle": 9
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198107,
    "benchmark_name": "model/model_5_22.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2920,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_22.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 39,
    "symbol_counts": {
      "not": 52,
      "or": 2,
      "and": 50,
      "forall": 1,
      "exists": 1,
      "let": 8,
      "BitVec": 2,
      "bvneg": 6,
      "bvadd": 5,
      "bvmul": 9,
      "bvsdiv": 2,
      "bvslt": 1,
      "bvsle": 11
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198110,
    "benchmark_name": "model/model_5_36.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 14819,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_36.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 144,
    "symbol_counts": {
      "not": 396,
      "or": 2,
      "and": 489,
      "forall": 1,
      "exists": 1,
      "let": 108,
      "BitVec": 2,
      "bvneg": 12,
      "bvadd": 8,
      "bvmul": 14,
      "bvsdiv": 7,
      "bvslt": 1,
      "bvsle": 24
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198112,
    "benchmark_name": "model/model_5_7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1725,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_7.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 14,
      "or": 2,
      "and": 13,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 6,
      "bvadd": 4,
      "bvmul": 8,
      "bvslt": 1,
      "bvsle": 9
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198113,
    "benchmark_name": "model/model_5_37.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 13548,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_37.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 137,
    "symbol_counts": {
      "not": 366,
      "or": 2,
      "and": 435,
      "forall": 1,
      "exists": 1,
      "let": 104,
      "BitVec": 2,
      "bvneg": 12,
      "bvadd": 7,
      "bvmul": 13,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 22
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198114,
    "benchmark_name": "model/model_6_11.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1855,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_11.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 20,
      "or": 2,
      "and": 22,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 8,
      "bvadd": 3,
      "bvmul": 5,
      "bvslt": 1,
      "bvsle": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198116,
    "benchmark_name": "model/model_6_76.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6563,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_76.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 77,
    "symbol_counts": {
      "not": 159,
      "or": 2,
      "and": 156,
      "forall": 1,
      "exists": 1,
      "let": 29,
      "BitVec": 2,
      "bvneg": 18,
      "bvadd": 14,
      "bvmul": 18,
      "bvsdiv": 5,
      "bvslt": 1,
      "bvsle": 32
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198117,
    "benchmark_name": "model/model_6_21.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2730,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_21.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 25,
    "symbol_counts": {
      "not": 38,
      "or": 2,
      "and": 43,
      "forall": 1,
      "exists": 1,
      "let": 4,
      "BitVec": 2,
      "bvneg": 10,
      "bvadd": 6,
      "bvmul": 12,
      "bvslt": 1,
      "bvsle": 11
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198120,
    "benchmark_name": "model/model_6_40.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3427,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_40.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 26,
    "symbol_counts": {
      "not": 48,
      "or": 2,
      "and": 49,
      "forall": 1,
      "exists": 1,
      "let": 8,
      "BitVec": 2,
      "bvneg": 14,
      "bvadd": 10,
      "bvmul": 17,
      "bvsdiv": 5,
      "bvslt": 1,
      "bvsle": 17
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198121,
    "benchmark_name": "model/model_5_25.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2972,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_25.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 40,
    "symbol_counts": {
      "not": 55,
      "or": 2,
      "and": 51,
      "forall": 1,
      "exists": 1,
      "let": 8,
      "BitVec": 2,
      "bvneg": 6,
      "bvadd": 5,
      "bvmul": 9,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 10
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198124,
    "benchmark_name": "model/model_5_63.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6993,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_63.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 91,
    "symbol_counts": {
      "not": 162,
      "or": 2,
      "and": 147,
      "forall": 1,
      "exists": 1,
      "let": 28,
      "BitVec": 2,
      "bvneg": 24,
      "bvadd": 15,
      "bvmul": 19,
      "bvsdiv": 24,
      "bvslt": 1,
      "bvsle": 37
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198125,
    "benchmark_name": "model/model_6_27.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2470,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_27.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 32,
      "or": 2,
      "and": 34,
      "forall": 1,
      "exists": 1,
      "let": 3,
      "BitVec": 2,
      "bvneg": 10,
      "bvadd": 6,
      "bvmul": 10,
      "bvslt": 1,
      "bvsle": 10
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198128,
    "benchmark_name": "model/model_5_3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1725,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_3.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 14,
      "or": 2,
      "and": 13,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 6,
      "bvadd": 4,
      "bvmul": 8,
      "bvslt": 1,
      "bvsle": 9
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198129,
    "benchmark_name": "model/model_6_58.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4170,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_58.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 40,
    "symbol_counts": {
      "not": 60,
      "or": 2,
      "and": 69,
      "forall": 1,
      "exists": 1,
      "let": 12,
      "BitVec": 2,
      "bvneg": 14,
      "bvadd": 12,
      "bvmul": 19,
      "bvsdiv": 8,
      "bvslt": 1,
      "bvsle": 23
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198132,
    "benchmark_name": "model/model_5_8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1664,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_8.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 13,
      "or": 2,
      "and": 11,
      "forall": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 2,
      "bvneg": 6,
      "bvadd": 4,
      "bvmul": 8,
      "bvsdiv": 2,
      "bvslt": 1,
      "bvsle": 8
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198133,
    "benchmark_name": "model/model_6_4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1953,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_4.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 21,
      "or": 2,
      "and": 25,
      "forall": 1,
      "exists": 1,
      "let": 3,
      "BitVec": 2,
      "bvneg": 7,
      "bvadd": 3,
      "bvmul": 6,
      "bvslt": 1,
      "bvsle": 8
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198135,
    "benchmark_name": "model/model_6_55.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4479,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_55.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 47,
    "symbol_counts": {
      "not": 80,
      "or": 2,
      "and": 92,
      "forall": 1,
      "exists": 1,
      "let": 16,
      "BitVec": 2,
      "bvneg": 14,
      "bvadd": 10,
      "bvmul": 16,
      "bvsdiv": 3,
      "bvslt": 1,
      "bvsle": 21
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198137,
    "benchmark_name": "model/model_5_64.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6986,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_64.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 75,
    "symbol_counts": {
      "not": 155,
      "or": 2,
      "and": 139,
      "forall": 1,
      "exists": 1,
      "let": 27,
      "BitVec": 2,
      "bvneg": 27,
      "bvadd": 16,
      "bvmul": 20,
      "bvsdiv": 27,
      "bvslt": 1,
      "bvsle": 39
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198140,
    "benchmark_name": "model/model_6_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1862,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_2.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 20,
      "or": 2,
      "and": 22,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 7,
      "bvadd": 3,
      "bvmul": 6,
      "bvslt": 1,
      "bvsle": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198141,
    "benchmark_name": "model/model_5_35.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 14388,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_35.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 145,
    "symbol_counts": {
      "not": 390,
      "or": 2,
      "and": 468,
      "forall": 1,
      "exists": 1,
      "let": 108,
      "BitVec": 2,
      "bvneg": 12,
      "bvadd": 8,
      "bvmul": 14,
      "bvsdiv": 6,
      "bvslt": 1,
      "bvsle": 24
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198142,
    "benchmark_name": "model/model_5_59.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6579,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_59.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 90,
    "symbol_counts": {
      "not": 145,
      "or": 2,
      "and": 130,
      "forall": 1,
      "exists": 1,
      "let": 27,
      "BitVec": 2,
      "bvneg": 24,
      "bvadd": 15,
      "bvmul": 19,
      "bvsdiv": 22,
      "bvslt": 1,
      "bvsle": 37
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198144,
    "benchmark_name": "model/model_6_38.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3584,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_38.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 36,
    "symbol_counts": {
      "not": 57,
      "or": 2,
      "and": 62,
      "forall": 1,
      "exists": 1,
      "let": 9,
      "BitVec": 2,
      "bvneg": 13,
      "bvadd": 9,
      "bvmul": 16,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 17
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198145,
    "benchmark_name": "model/model_6_69.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 5924,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_69.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 64,
    "symbol_counts": {
      "not": 137,
      "or": 2,
      "and": 131,
      "forall": 1,
      "exists": 1,
      "let": 26,
      "BitVec": 2,
      "bvneg": 15,
      "bvadd": 12,
      "bvmul": 19,
      "bvsdiv": 6,
      "bvslt": 1,
      "bvsle": 28
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198148,
    "benchmark_name": "model/model_5_38.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 14400,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_38.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 139,
    "symbol_counts": {
      "not": 387,
      "or": 2,
      "and": 471,
      "forall": 1,
      "exists": 1,
      "let": 106,
      "BitVec": 2,
      "bvneg": 12,
      "bvadd": 8,
      "bvmul": 14,
      "bvsdiv": 6,
      "bvslt": 1,
      "bvsle": 24
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198149,
    "benchmark_name": "model/model_5_10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1755,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_10.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 14,
      "or": 2,
      "and": 14,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 6,
      "bvadd": 4,
      "bvmul": 8,
      "bvsdiv": 2,
      "bvslt": 1,
      "bvsle": 9
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198151,
    "benchmark_name": "model/model_5_17.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2361,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_17.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 27,
    "symbol_counts": {
      "not": 43,
      "or": 2,
      "and": 38,
      "forall": 1,
      "exists": 1,
      "let": 6,
      "BitVec": 2,
      "bvneg": 4,
      "bvadd": 3,
      "bvmul": 6,
      "bvslt": 1,
      "bvsle": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198153,
    "benchmark_name": "model/model_6_3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1862,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_3.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 20,
      "or": 2,
      "and": 22,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 7,
      "bvadd": 3,
      "bvmul": 6,
      "bvslt": 1,
      "bvsle": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198157,
    "benchmark_name": "model/model_5_50.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 7500,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_50.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 96,
    "symbol_counts": {
      "not": 180,
      "or": 2,
      "and": 164,
      "forall": 1,
      "exists": 1,
      "let": 34,
      "BitVec": 2,
      "bvneg": 25,
      "bvadd": 15,
      "bvmul": 19,
      "bvsdiv": 23,
      "bvslt": 1,
      "bvsle": 40
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198158,
    "benchmark_name": "model/model_6_33.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3125,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_33.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 31,
    "symbol_counts": {
      "not": 39,
      "or": 2,
      "and": 47,
      "forall": 1,
      "exists": 1,
      "let": 6,
      "BitVec": 2,
      "bvneg": 12,
      "bvadd": 9,
      "bvmul": 15,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 16
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198161,
    "benchmark_name": "model/model_5_49.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6760,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_49.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 96,
    "symbol_counts": {
      "not": 153,
      "or": 2,
      "and": 140,
      "forall": 1,
      "exists": 1,
      "let": 32,
      "BitVec": 2,
      "bvneg": 22,
      "bvadd": 14,
      "bvmul": 17,
      "bvsdiv": 22,
      "bvslt": 1,
      "bvsle": 37
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198166,
    "benchmark_name": "model/model_5_14.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1662,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_14.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 13,
      "or": 2,
      "and": 11,
      "forall": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 2,
      "bvneg": 6,
      "bvadd": 4,
      "bvmul": 8,
      "bvsdiv": 2,
      "bvslt": 1,
      "bvsle": 8
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198168,
    "benchmark_name": "model/model_5_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1442,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_1.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 6,
      "or": 2,
      "and": 8,
      "forall": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 2,
      "bvneg": 4,
      "bvadd": 3,
      "bvmul": 6,
      "bvslt": 1,
      "bvsle": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198170,
    "benchmark_name": "model/model_6_22.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2731,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_22.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 25,
    "symbol_counts": {
      "not": 38,
      "or": 2,
      "and": 43,
      "forall": 1,
      "exists": 1,
      "let": 4,
      "BitVec": 2,
      "bvneg": 10,
      "bvadd": 6,
      "bvmul": 12,
      "bvslt": 1,
      "bvsle": 11
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198177,
    "benchmark_name": "model/model_5_34.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 13574,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_34.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 138,
    "symbol_counts": {
      "not": 371,
      "or": 2,
      "and": 436,
      "forall": 1,
      "exists": 1,
      "let": 105,
      "BitVec": 2,
      "bvneg": 12,
      "bvadd": 7,
      "bvmul": 13,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 22
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198178,
    "benchmark_name": "model/model_6_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2010,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_5.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 22,
      "or": 2,
      "and": 28,
      "forall": 1,
      "exists": 1,
      "let": 3,
      "BitVec": 2,
      "bvneg": 7,
      "bvadd": 3,
      "bvmul": 6,
      "bvslt": 1,
      "bvsle": 8
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198181,
    "benchmark_name": "model/model_6_51.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3945,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_51.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 43,
    "symbol_counts": {
      "not": 58,
      "or": 2,
      "and": 65,
      "forall": 1,
      "exists": 1,
      "let": 13,
      "BitVec": 2,
      "bvneg": 13,
      "bvadd": 12,
      "bvmul": 18,
      "bvsdiv": 3,
      "bvslt": 1,
      "bvsle": 22
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198184,
    "benchmark_name": "model/model_6_8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1882,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_8.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 20,
      "or": 2,
      "and": 22,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 7,
      "bvadd": 3,
      "bvmul": 6,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198185,
    "benchmark_name": "model/model_5_62.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 10164,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_62.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 96,
    "symbol_counts": {
      "not": 220,
      "or": 2,
      "and": 359,
      "forall": 1,
      "exists": 1,
      "let": 42,
      "BitVec": 2,
      "bvneg": 22,
      "bvadd": 15,
      "bvmul": 17,
      "bvsdiv": 17,
      "bvslt": 1,
      "bvsle": 28
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198188,
    "benchmark_name": "model/model_6_53.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4437,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_53.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 49,
    "symbol_counts": {
      "not": 73,
      "or": 2,
      "and": 85,
      "forall": 1,
      "exists": 1,
      "let": 17,
      "BitVec": 2,
      "bvneg": 15,
      "bvadd": 10,
      "bvmul": 16,
      "bvsdiv": 3,
      "bvslt": 1,
      "bvsle": 21
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198190,
    "benchmark_name": "model/model_5_33.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 9067,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_5_33.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 108,
    "symbol_counts": {
      "not": 239,
      "or": 2,
      "and": 273,
      "forall": 1,
      "exists": 1,
      "let": 64,
      "BitVec": 2,
      "bvneg": 11,
      "bvadd": 6,
      "bvmul": 11,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 22
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198191,
    "benchmark_name": "model/model_6_24.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2558,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_24.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 32,
      "or": 2,
      "and": 35,
      "forall": 1,
      "exists": 1,
      "let": 3,
      "BitVec": 2,
      "bvneg": 10,
      "bvadd": 6,
      "bvmul": 12,
      "bvsdiv": 2,
      "bvslt": 1,
      "bvsle": 10
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198194,
    "benchmark_name": "model/model_6_44.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2819,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_44.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 39,
      "or": 2,
      "and": 41,
      "forall": 1,
      "exists": 1,
      "let": 6,
      "BitVec": 2,
      "bvneg": 10,
      "bvadd": 7,
      "bvmul": 11,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 13
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198197,
    "benchmark_name": "model/model_6_60.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3866,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_60.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 36,
    "symbol_counts": {
      "not": 62,
      "or": 2,
      "and": 61,
      "forall": 1,
      "exists": 1,
      "let": 12,
      "BitVec": 2,
      "bvneg": 13,
      "bvadd": 12,
      "bvmul": 15,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 22
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198201,
    "benchmark_name": "model/model_6_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1882,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_9.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 20,
      "or": 2,
      "and": 22,
      "forall": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 2,
      "bvneg": 7,
      "bvadd": 3,
      "bvmul": 6,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198210,
    "benchmark_name": "model/model_6_28.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2453,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-scholl-smt08",
    "smtlib_path": "BV/2017-Preiner-scholl-smt08/model/model_6_28.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 32,
      "or": 2,
      "and": 33,
      "forall": 1,
      "exists": 1,
      "let": 3,
      "BitVec": 2,
      "bvneg": 10,
      "bvadd": 7,
      "bvmul": 10,
      "bvslt": 1,
      "bvsle": 9
    },
    "description": "Scholl, Christoph; Disch, Stefan; Pigorsch, Florian and Kupferschmid, \n   Stefan; Using an SMT Solver and Craig Interpolation to Detect and Remove \n   Redundant Linear Constraints in Representations of Non-Convex Polyhedra.\n   Proceedings of 6th International Workshop on Satisfiability Modulo\n   Theories, Princeton, USA, July 2008.\n   <http://abs.informatik.uni-freiburg.de/smtbench/>\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 198212,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_432.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3183,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_432.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "=": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 15,
      "bvadd": 5,
      "bvmul": 24
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198213,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_462.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3834,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_462.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 5,
      "or": 1,
      "and": 1,
      "=": 5,
      "forall": 4,
      "BitVec": 24,
      "bvneg": 8,
      "bvadd": 17,
      "bvmul": 27
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198215,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_433.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2840,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_433.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 12,
      "bvneg": 4,
      "bvadd": 9,
      "bvmul": 15
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198217,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_240.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3226,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_240.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 1,
      "=": 1,
      "distinct": 3,
      "forall": 3,
      "BitVec": 12,
      "bvadd": 7,
      "bvmul": 23
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198218,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_230.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2855,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_230.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvneg": 4,
      "bvadd": 9,
      "bvmul": 12
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198219,
    "benchmark_name": "verisec_sendmail__tTflag_arr_one_loop_false-unreach-call.i_2400.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 7025,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/verisec_sendmail__tTflag_arr_one_loop_false-unreach-call.i_2400.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 37,
      "or": 6,
      "and": 1,
      "=": 1,
      "forall": 6,
      "BitVec": 18,
      "bvadd": 19,
      "bvmul": 18,
      "bvsub": 18,
      "bvsle": 36,
      "bvsge": 7,
      "zero_extend": 54,
      "sign_extend": 54
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198221,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_225.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3611,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_225.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 1,
      "=": 2,
      "distinct": 3,
      "forall": 3,
      "BitVec": 15,
      "bvadd": 8,
      "bvmul": 31
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198223,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_253.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4299,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_253.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 2,
      "=": 5,
      "distinct": 3,
      "forall": 3,
      "BitVec": 15,
      "bvadd": 11,
      "bvmul": 34
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198225,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_70.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3141,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_70.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 3,
      "distinct": 3,
      "forall": 2,
      "BitVec": 6,
      "bvadd": 8,
      "bvmul": 15
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198226,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_459.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3933,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_459.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 1,
      "=": 1,
      "distinct": 4,
      "forall": 4,
      "BitVec": 21,
      "bvadd": 9,
      "bvmul": 34
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198229,
    "benchmark_name": "jain_1_true-unreach-call_true-no-overflow.i_408.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2061,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_1_true-unreach-call_true-no-overflow.i_408.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 1,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "=": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 5,
      "bvadd": 3,
      "bvmul": 6
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198231,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_307.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2987,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_307.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 1,
      "=": 1,
      "distinct": 3,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 6,
      "bvmul": 20
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198232,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_469.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2939,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_469.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 4,
      "or": 1,
      "=": 4,
      "forall": 3,
      "BitVec": 12,
      "bvneg": 3,
      "bvadd": 10,
      "bvmul": 14
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198233,
    "benchmark_name": "gcd_3_true-unreach-call_true-no-overflow.i_1105.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2985,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/gcd_3_true-unreach-call_true-no-overflow.i_1105.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 6,
      "or": 3,
      "=": 3,
      "forall": 1,
      "BitVec": 1,
      "extract": 9,
      "bvneg": 3,
      "bvsrem": 6,
      "bvslt": 1,
      "bvsgt": 2,
      "bvsge": 2,
      "sign_extend": 31
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198235,
    "benchmark_name": "sum02_true-unreach-call_true-no-overflow.i_415.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3256,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/sum02_true-unreach-call_true-no-overflow.i_415.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 4,
      "or": 6,
      "and": 2,
      "=": 10,
      "forall": 3,
      "BitVec": 3,
      "bvadd": 16,
      "bvmul": 4,
      "bvudiv": 4,
      "bvule": 7,
      "zero_extend": 13,
      "sign_extend": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198236,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_476.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3034,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_476.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "=": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 12,
      "bvadd": 5,
      "bvmul": 21
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198242,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_341.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2182,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_341.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 6,
      "bvneg": 2,
      "bvadd": 6,
      "bvmul": 6
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198245,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_228.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2450,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_228.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 6,
      "bvneg": 2,
      "bvadd": 7,
      "bvmul": 8
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198246,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_475.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3036,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_475.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "=": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 12,
      "bvadd": 5,
      "bvmul": 21
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198248,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_387.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2706,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_387.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "=": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 5,
      "bvmul": 15
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198249,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_436.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2622,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_436.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "or": 2,
      "=": 4,
      "forall": 2,
      "BitVec": 10,
      "bvneg": 2,
      "bvadd": 8,
      "bvmul": 12
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198251,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_464.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3382,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_464.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 5,
      "or": 2,
      "and": 1,
      "=": 6,
      "forall": 4,
      "BitVec": 18,
      "bvneg": 4,
      "bvadd": 14,
      "bvmul": 22
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198255,
    "benchmark_name": "jain_1_true-unreach-call_true-no-overflow.i_407.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2006,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_1_true-unreach-call_true-no-overflow.i_407.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 1,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "=": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 4,
      "bvadd": 3,
      "bvmul": 5
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198258,
    "benchmark_name": "jain_1_true-unreach-call_true-no-overflow.i_409.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2061,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_1_true-unreach-call_true-no-overflow.i_409.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 1,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "=": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 5,
      "bvadd": 3,
      "bvmul": 6
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198261,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_200.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2939,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_200.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "=": 2,
      "distinct": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 6,
      "bvmul": 20
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198263,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_435.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2550,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_435.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 10,
      "bvneg": 2,
      "bvadd": 7,
      "bvmul": 12
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198265,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_200.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2759,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_200.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "or": 2,
      "=": 4,
      "forall": 2,
      "BitVec": 9,
      "bvneg": 4,
      "bvadd": 10,
      "bvmul": 12
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198267,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_266.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2675,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_266.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvneg": 4,
      "bvadd": 9,
      "bvmul": 12
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198277,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_435.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3005,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_435.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 15,
      "bvneg": 4,
      "bvadd": 9,
      "bvmul": 18
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198278,
    "benchmark_name": "MultCommutative_true-unreach-call_true-no-overflow_true-termination.c_3235.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2289,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/MultCommutative_true-unreach-call_true-no-overflow_true-termination.c_3235.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "or": 2,
      "and": 2,
      "=": 4,
      "distinct": 2,
      "forall": 2,
      "exists": 1,
      "BitVec": 4,
      "bvadd": 2,
      "bvmul": 6
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198279,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_433.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2440,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_433.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 8,
      "bvneg": 2,
      "bvadd": 7,
      "bvmul": 10
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198280,
    "benchmark_name": "jain_1_true-unreach-call_true-no-overflow.i_214.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2000,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_1_true-unreach-call_true-no-overflow.i_214.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "or": 1,
      "=": 2,
      "distinct": 1,
      "forall": 1,
      "BitVec": 2,
      "bvadd": 3,
      "bvmul": 4
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198281,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_342.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2480,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_342.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 9,
      "bvneg": 4,
      "bvadd": 8,
      "bvmul": 9
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198283,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_223.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2566,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_223.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 4,
      "or": 1,
      "and": 1,
      "=": 4,
      "forall": 3,
      "BitVec": 8,
      "bvneg": 3,
      "bvadd": 10,
      "bvmul": 10
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198286,
    "benchmark_name": "MultCommutative_true-unreach-call_true-no-overflow_true-termination.c_2674.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2260,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/MultCommutative_true-unreach-call_true-no-overflow_true-termination.c_2674.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "or": 2,
      "and": 2,
      "=": 3,
      "distinct": 2,
      "forall": 2,
      "exists": 1,
      "BitVec": 4,
      "bvadd": 2,
      "bvmul": 6
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198287,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_433.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3183,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_433.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "=": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 15,
      "bvadd": 5,
      "bvmul": 24
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198288,
    "benchmark_name": "sum02_false-unreach-call_true-no-overflow.c_415.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2355,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/sum02_false-unreach-call_true-no-overflow.c_415.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 2,
      "or": 4,
      "and": 2,
      "=": 7,
      "forall": 1,
      "BitVec": 1,
      "bvadd": 7,
      "bvmul": 3,
      "bvudiv": 3,
      "bvule": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198291,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_61.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2538,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_61.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "distinct": 3,
      "forall": 2,
      "BitVec": 6,
      "bvadd": 5,
      "bvmul": 12
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198292,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_431.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3000,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_431.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "=": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 12,
      "bvadd": 5,
      "bvmul": 21
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198293,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_461.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3669,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_461.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 5,
      "or": 1,
      "and": 1,
      "=": 5,
      "forall": 4,
      "BitVec": 21,
      "bvneg": 8,
      "bvadd": 17,
      "bvmul": 24
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198295,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_340.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2584,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_340.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 4,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198298,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_198.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2675,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_198.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvneg": 4,
      "bvadd": 9,
      "bvmul": 12
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198299,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_342.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2184,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_342.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 6,
      "bvneg": 2,
      "bvadd": 6,
      "bvmul": 6
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198300,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_383.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2585,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_383.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 4,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198301,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_250.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3829,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_250.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 2,
      "=": 4,
      "distinct": 3,
      "forall": 3,
      "BitVec": 12,
      "bvadd": 10,
      "bvmul": 26
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198302,
    "benchmark_name": "sum02_false-unreach-call_true-no-overflow.i_336.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3132,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/sum02_false-unreach-call_true-no-overflow.i_336.smt2",
    "asserts_count": 5,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 5,
      "or": 6,
      "=": 8,
      "forall": 3,
      "BitVec": 3,
      "bvadd": 15,
      "bvmul": 6,
      "bvudiv": 4,
      "bvule": 6
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198305,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_434.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3305,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_434.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "=": 2,
      "distinct": 2,
      "forall": 2,
      "BitVec": 15,
      "bvadd": 6,
      "bvmul": 26
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198313,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_58.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2986,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_58.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 3,
      "distinct": 2,
      "forall": 2,
      "BitVec": 6,
      "bvadd": 7,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198314,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_225.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3370,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_225.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 4,
      "or": 2,
      "and": 1,
      "=": 5,
      "forall": 3,
      "BitVec": 15,
      "bvneg": 6,
      "bvadd": 14,
      "bvmul": 21
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198315,
    "benchmark_name": "verisec_sendmail__tTflag_arr_one_loop_false-unreach-call.i_1353.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 5584,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/verisec_sendmail__tTflag_arr_one_loop_false-unreach-call.i_1353.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 27,
      "or": 5,
      "and": 1,
      "=": 1,
      "forall": 5,
      "BitVec": 13,
      "bvadd": 14,
      "bvmul": 13,
      "bvsub": 13,
      "bvsle": 26,
      "bvsge": 6,
      "zero_extend": 39,
      "sign_extend": 39
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198316,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_461.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3016,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_461.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 5,
      "or": 1,
      "and": 1,
      "=": 5,
      "forall": 4,
      "BitVec": 14,
      "bvneg": 4,
      "bvadd": 13,
      "bvmul": 16
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198317,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_382.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2585,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_382.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 4,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198319,
    "benchmark_name": "MultCommutative_true-unreach-call_true-no-overflow_true-termination.c_3226.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2900,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/MultCommutative_true-unreach-call_true-no-overflow_true-termination.c_3226.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "or": 6,
      "and": 3,
      "=": 8,
      "distinct": 6,
      "forall": 3,
      "exists": 1,
      "BitVec": 5,
      "bvadd": 3,
      "bvmul": 11
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198320,
    "benchmark_name": "gcd_2_true-unreach-call_true-no-overflow.i_921.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3125,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/gcd_2_true-unreach-call_true-no-overflow.i_921.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 6,
      "or": 4,
      "and": 1,
      "=": 8,
      "forall": 2,
      "BitVec": 2,
      "extract": 3,
      "bvsrem": 3,
      "bvslt": 1,
      "bvsgt": 2,
      "bvsge": 2,
      "sign_extend": 26
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198321,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_434.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2550,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_434.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 10,
      "bvneg": 2,
      "bvadd": 7,
      "bvmul": 12
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198322,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_259.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2669,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_259.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 1,
      "=": 1,
      "distinct": 3,
      "forall": 2,
      "BitVec": 6,
      "bvadd": 6,
      "bvmul": 14
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198327,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow.i_230.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2450,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_2_true-unreach-call_true-no-overflow.i_230.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 6,
      "bvneg": 2,
      "bvadd": 7,
      "bvmul": 8
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198328,
    "benchmark_name": "jain_4_true-unreach-call_true-no-overflow.i_436.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3089,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_4_true-unreach-call_true-no-overflow.i_436.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "or": 2,
      "=": 4,
      "forall": 2,
      "BitVec": 15,
      "bvneg": 4,
      "bvadd": 10,
      "bvmul": 18
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198329,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow.i_460.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4116,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_6_true-unreach-call_true-no-overflow.i_460.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 1,
      "=": 1,
      "distinct": 4,
      "forall": 4,
      "BitVec": 24,
      "bvadd": 9,
      "bvmul": 37
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198332,
    "benchmark_name": "jain_1_true-unreach-call_true-no-overflow.i_435.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2191,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_1_true-unreach-call_true-no-overflow.i_435.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 1,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 1,
      "=": 1,
      "distinct": 3,
      "forall": 3,
      "BitVec": 6,
      "bvadd": 4,
      "bvmul": 7
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198336,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_431.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2716,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_431.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "=": 1,
      "distinct": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 5,
      "bvmul": 15
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198337,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow.i_306.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3502,
    "evaluation": "SMT-COMP 2024",
    "family": "Heizmann-UltimateAutomizer",
    "smtlib_path": "BV/20170501-Heizmann-UltimateAutomizer/jain_7_true-unreach-call_true-no-overflow.i_306.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "ite": 1,
      "not": 2,
      "or": 1,
      "and": 2,
      "=": 3,
      "distinct": 5,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 7,
      "bvmul": 22
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements \nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by \napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2017 [5,6].\n\nThis script might _not_ contain all SMT commands that are used by \nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2017-05-01, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Wen Chen, Daniel Dietsch, Marius Greitschus, \nAlexander Nutz, Betim Musa, Claus Schtzle, Christian Schilling, \nFrank Schssele, Andreas Podelski:\nUltimate Automizer with an On-Demand Construction of Floyd-Hoare \nAutomata - (Competition Contribution). TACAS (2) 2017: 394-398\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Software Verification with Validation of Results - \n(Report on SV-COMP 2017). TACAS (2) 2017: 331-349\n[6] https://sv-comp.sosy-lab.org/2017/"
  },
  {
    "benchmark_id": 198346,
    "benchmark_name": "check_bvsge_bvurem1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1366,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvurem1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 3,
      "=>": 4,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsub": 1,
      "bvugt": 1,
      "bvslt": 1,
      "bvsge": 5,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198349,
    "benchmark_name": "check_bvuge_bvconcat0_2_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1044,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvuge_bvconcat0_2_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 3,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "not": 1,
      "and": 1,
      "=>": 3,
      "=": 1,
      "exists": 2,
      "BitVec": 4,
      "concat": 4,
      "bvnot": 4,
      "bvuge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198355,
    "benchmark_name": "check_eq_bvmul_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1266,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvmul_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 5,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 1,
      "bvneg": 1,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198356,
    "benchmark_name": "check_bvuge_bvlshr1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1253,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvuge_bvlshr1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvuge": 3,
      "bvlshr": 3
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198363,
    "benchmark_name": "check_bvslt_bvadd_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1256,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvadd_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 1,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvadd": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198368,
    "benchmark_name": "check_bvult_bvadd_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1263,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvult_bvadd_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 1,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvadd": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198372,
    "benchmark_name": "check_bvsgt_bvmul_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1289,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvmul_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvor": 2,
      "bvneg": 1,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsub": 1,
      "bvslt": 1,
      "bvsgt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198373,
    "benchmark_name": "check_eq_bvshl0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1260,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvshl0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 5,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvshl": 3,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198377,
    "benchmark_name": "check_ne_bvurem1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1306,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_ne_bvurem1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 4,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198398,
    "benchmark_name": "check_ne_bvurem0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1306,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_ne_bvurem0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 4,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198401,
    "benchmark_name": "check_bvsgt_bvand_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1263,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvand_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvand": 3,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsgt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198404,
    "benchmark_name": "check_bvuge_bvshl1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2291,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvuge_bvshl1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvuge": 35,
      "bvshl": 35,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198411,
    "benchmark_name": "check_eq_bvneg_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1232,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvneg_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "true": 1,
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 4,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvneg": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198412,
    "benchmark_name": "check_bvult_bvudiv0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1295,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvult_bvudiv0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 2,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 4,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198423,
    "benchmark_name": "check_bvugt_bvmul_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1270,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvmul_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvor": 1,
      "bvneg": 1,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvugt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198434,
    "benchmark_name": "check_bvsle_bvurem1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1278,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvurem1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvsle": 2,
      "bvsge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198440,
    "benchmark_name": "check_eq_bvudiv1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1277,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvudiv1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 5,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198460,
    "benchmark_name": "check_bvuge_bvurem0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1275,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvuge_bvurem0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvneg": 1,
      "bvudiv": 1,
      "bvurem": 1,
      "bvuge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198461,
    "benchmark_name": "check_bvsge_bvurem0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1285,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvurem0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198470,
    "benchmark_name": "check_ne_bvudiv0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1314,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_ne_bvudiv0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 4,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198471,
    "benchmark_name": "check_bvsle_bvlshr0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1264,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvlshr0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsle": 2,
      "bvsge": 1,
      "bvlshr": 4
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198482,
    "benchmark_name": "check_bvsgt_bvmul_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1289,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvmul_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvor": 2,
      "bvneg": 1,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsub": 1,
      "bvslt": 1,
      "bvsgt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198486,
    "benchmark_name": "check_bvugt_bvurem1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1259,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvurem1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvugt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198488,
    "benchmark_name": "check_bvslt_bvurem0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1292,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvurem0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvor": 1,
      "bvneg": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198490,
    "benchmark_name": "check_bvugt_bvmul_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1270,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvmul_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvor": 1,
      "bvneg": 1,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvugt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198494,
    "benchmark_name": "check_bvsge_bvudiv1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1349,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvudiv1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 2,
      "=>": 4,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsge": 5,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198496,
    "benchmark_name": "check_bvuge_bvconcat0_64_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1052,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvuge_bvconcat0_64_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 3,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "not": 1,
      "and": 1,
      "=>": 3,
      "=": 1,
      "exists": 2,
      "BitVec": 4,
      "concat": 4,
      "bvnot": 4,
      "bvuge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198500,
    "benchmark_name": "check_bvsge_bvmul_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1282,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvmul_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 1,
      "bvneg": 1,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198504,
    "benchmark_name": "check_bvugt_bvconcat1_64_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1074,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvconcat1_64_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 3,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "not": 1,
      "and": 2,
      "=>": 3,
      "=": 1,
      "distinct": 1,
      "exists": 2,
      "BitVec": 4,
      "concat": 4,
      "bvnot": 4,
      "bvugt": 2,
      "bvuge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198511,
    "benchmark_name": "check_bvslt_bvlshr0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1280,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvlshr0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvneg": 1,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 3,
      "bvlshr": 4
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198517,
    "benchmark_name": "check_bvugt_bvashr1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1289,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvashr1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvugt": 2,
      "bvslt": 1,
      "bvlshr": 2,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198519,
    "benchmark_name": "check_bvslt_bvshl1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1275,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvshl1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvadd": 1,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvslt": 2,
      "bvshl": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198520,
    "benchmark_name": "check_bvugt_bvudiv0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1290,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvudiv0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvugt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198543,
    "benchmark_name": "check_bvult_bvadd_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1263,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvult_bvadd_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 1,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvadd": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198547,
    "benchmark_name": "check_bvsle_bvashr0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1274,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvashr0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsle": 2,
      "bvsge": 1,
      "bvlshr": 2,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198550,
    "benchmark_name": "check_bvsgt_bvlshr0_4bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1257,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvlshr0_4bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsgt": 2,
      "bvshl": 1,
      "bvlshr": 4
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198558,
    "benchmark_name": "check_bvslt_bvurem0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1292,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvurem0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvor": 1,
      "bvneg": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198559,
    "benchmark_name": "check_bvsgt_bvconcat1_34_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1074,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvconcat1_34_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 3,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "not": 1,
      "and": 2,
      "=>": 3,
      "=": 1,
      "distinct": 1,
      "exists": 2,
      "BitVec": 4,
      "concat": 4,
      "bvnot": 4,
      "bvsgt": 2,
      "bvsge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198564,
    "benchmark_name": "check_ne_bvudiv1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1258,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_ne_bvudiv1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "true": 1,
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198576,
    "benchmark_name": "check_bvslt_bvshl1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1275,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvshl1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvadd": 1,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvslt": 2,
      "bvshl": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198578,
    "benchmark_name": "check_bvsge_bvudiv0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1323,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvudiv0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsge": 4,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198584,
    "benchmark_name": "check_eq_bvlshr0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1262,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvlshr0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 5,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvshl": 1,
      "bvlshr": 4
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198586,
    "benchmark_name": "check_bvsle_bvmul_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1280,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvmul_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 2,
      "and": 2,
      "=>": 2,
      "=": 3,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsle": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198590,
    "benchmark_name": "check_eq_bvadd_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1236,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvadd_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "true": 1,
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 4,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvadd": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198593,
    "benchmark_name": "check_bvslt_bvudiv0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1301,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvudiv0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 3,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 3,
      "bvsle": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198597,
    "benchmark_name": "check_bvsle_bvshl1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1264,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvshl1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvsle": 2,
      "bvshl": 2,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198598,
    "benchmark_name": "check_bvult_bvurem1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1271,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvult_bvurem1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 1,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198600,
    "benchmark_name": "check_bvugt_bvudiv1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1276,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvudiv1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvugt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198614,
    "benchmark_name": "check_bvugt_bvashr0_4bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1250,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvashr0_4bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvugt": 2,
      "bvlshr": 1,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198623,
    "benchmark_name": "check_eq_bvneg_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1232,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvneg_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "true": 1,
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 4,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvneg": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198630,
    "benchmark_name": "check_bvugt_bvashr0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1270,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvashr0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvugt": 2,
      "bvlshr": 1,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198631,
    "benchmark_name": "check_bvugt_bvconcat0_64_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1052,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvconcat0_64_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 3,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "not": 1,
      "and": 1,
      "=>": 3,
      "=": 1,
      "exists": 2,
      "BitVec": 4,
      "concat": 4,
      "bvnot": 4,
      "bvugt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198640,
    "benchmark_name": "check_bvsle_bvudiv1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1293,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvudiv1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsle": 2,
      "bvsge": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198647,
    "benchmark_name": "check_eq_bvudiv0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1273,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvudiv0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 5,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvmul": 1,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198648,
    "benchmark_name": "check_bvsge_bvudiv0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1325,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvudiv0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsge": 4,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198659,
    "benchmark_name": "check_bvsge_bvurem0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1285,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvurem0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198661,
    "benchmark_name": "check_bvult_bvashr1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1321,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvult_bvashr1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 4,
      "and": 3,
      "=>": 2,
      "=": 3,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 3,
      "bvslt": 1,
      "bvlshr": 1,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198662,
    "benchmark_name": "check_bvsgt_bvurem1_4bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1345,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvurem1_4bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 2,
      "=>": 4,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsub": 1,
      "bvslt": 1,
      "bvsgt": 4,
      "bvsge": 1,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198663,
    "benchmark_name": "check_bvugt_bvudiv1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1276,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvudiv1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvugt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198667,
    "benchmark_name": "check_bvsle_bvlshr0_4bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1245,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvlshr0_4bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsle": 2,
      "bvsge": 1,
      "bvlshr": 4
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198674,
    "benchmark_name": "check_bvsgt_bvlshr1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1343,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvlshr1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 2,
      "=>": 4,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsgt": 4,
      "bvsge": 1,
      "bvlshr": 4
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198676,
    "benchmark_name": "check_bvsgt_bvshl0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1275,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvshl0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvand": 1,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsgt": 2,
      "bvshl": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198680,
    "benchmark_name": "check_bvugt_bvshl1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 3315,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvshl1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvugt": 67,
      "bvshl": 67,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198688,
    "benchmark_name": "check_bvsge_bvashr0_4bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1247,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvashr0_4bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsge": 3,
      "bvlshr": 2,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198690,
    "benchmark_name": "check_bvuge_bvconcat0_34_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1052,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvuge_bvconcat0_34_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 3,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "not": 1,
      "and": 1,
      "=>": 3,
      "=": 1,
      "exists": 2,
      "BitVec": 4,
      "concat": 4,
      "bvnot": 4,
      "bvuge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198701,
    "benchmark_name": "check_bvslt_bvudiv1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1285,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvudiv1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 3,
      "bvsge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198702,
    "benchmark_name": "check_bvsle_bvashr1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1279,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvashr1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsle": 2,
      "bvsge": 2,
      "bvlshr": 1,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198708,
    "benchmark_name": "check_eq_bvurem1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1281,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvurem1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 4,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvand": 1,
      "bvadd": 1,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsub": 1,
      "bvuge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198717,
    "benchmark_name": "check_eq_bvshl0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1260,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvshl0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 5,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvshl": 3,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198719,
    "benchmark_name": "check_bvsgt_bvurem1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1368,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvurem1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 2,
      "=>": 4,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsub": 1,
      "bvslt": 1,
      "bvsgt": 4,
      "bvsge": 1,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198731,
    "benchmark_name": "check_bvsgt_bvlshr0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1276,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvlshr0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsgt": 2,
      "bvshl": 1,
      "bvlshr": 4
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198732,
    "benchmark_name": "check_ne_bvudiv0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1314,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_ne_bvudiv0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 4,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198734,
    "benchmark_name": "check_bvsgt_bvurem1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1368,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvurem1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 2,
      "=>": 4,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsub": 1,
      "bvslt": 1,
      "bvsgt": 4,
      "bvsge": 1,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198740,
    "benchmark_name": "check_bvule_bvashr1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1272,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvule_bvashr1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvule": 2,
      "bvuge": 1,
      "bvlshr": 1,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198758,
    "benchmark_name": "check_bvsgt_bvconcat1_64_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1074,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvconcat1_64_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 3,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "not": 1,
      "and": 2,
      "=>": 3,
      "=": 1,
      "distinct": 1,
      "exists": 2,
      "BitVec": 4,
      "concat": 4,
      "bvnot": 4,
      "bvsgt": 2,
      "bvsge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198759,
    "benchmark_name": "check_bvsle_bvlshr0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1264,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvlshr0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsle": 2,
      "bvsge": 1,
      "bvlshr": 4
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198765,
    "benchmark_name": "check_bvsgt_bvlshr1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1343,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvlshr1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 2,
      "=>": 4,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsgt": 4,
      "bvsge": 1,
      "bvlshr": 4
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198772,
    "benchmark_name": "check_bvsle_bvlshr1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1272,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvlshr1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvsle": 2,
      "bvsge": 1,
      "bvlshr": 3
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198774,
    "benchmark_name": "check_bvugt_bvlshr1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1253,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvlshr1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvugt": 2,
      "bvlshr": 3
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198775,
    "benchmark_name": "check_bvsge_bvashr0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1266,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvashr0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsge": 3,
      "bvlshr": 2,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198790,
    "benchmark_name": "check_bvuge_bvurem1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1306,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvuge_bvurem1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvand": 1,
      "bvadd": 1,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsub": 1,
      "bvult": 1,
      "bvuge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198800,
    "benchmark_name": "check_bvsge_bvmul_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1282,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvmul_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 1,
      "bvneg": 1,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198804,
    "benchmark_name": "check_bvsle_bvlshr1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1272,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvlshr1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvsle": 2,
      "bvsge": 1,
      "bvlshr": 3
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198819,
    "benchmark_name": "check_bvslt_bvashr0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1266,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvashr0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 3,
      "bvlshr": 1,
      "bvashr": 3
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198820,
    "benchmark_name": "check_eq_bvmul_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1266,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_eq_bvmul_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 5,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 1,
      "bvneg": 1,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198824,
    "benchmark_name": "check_bvsle_bvashr1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1279,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvashr1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsle": 2,
      "bvsge": 2,
      "bvlshr": 1,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198827,
    "benchmark_name": "check_bvsgt_bvand_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1263,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvand_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvand": 3,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsgt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198842,
    "benchmark_name": "check_bvugt_bvconcat0_2_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1044,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvconcat0_2_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 3,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "not": 1,
      "and": 1,
      "=>": 3,
      "=": 1,
      "exists": 2,
      "BitVec": 4,
      "concat": 4,
      "bvnot": 4,
      "bvugt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198851,
    "benchmark_name": "check_bvule_bvashr1_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1272,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvule_bvashr1_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 1,
      "bvule": 2,
      "bvuge": 1,
      "bvlshr": 1,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198852,
    "benchmark_name": "check_ne_bvurem0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1306,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_ne_bvurem0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 4,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198869,
    "benchmark_name": "check_bvsge_bvshl0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1275,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsge_bvshl0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvand": 1,
      "bvudiv": 1,
      "bvurem": 1,
      "bvsge": 3,
      "bvshl": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198870,
    "benchmark_name": "check_bvuge_bvshl1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 3315,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvuge_bvshl1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvuge": 67,
      "bvshl": 67,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198877,
    "benchmark_name": "check_bvsgt_bvconcat1_62_4bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1072,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvconcat1_62_4bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 3,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "not": 1,
      "and": 2,
      "=>": 3,
      "=": 1,
      "distinct": 1,
      "exists": 2,
      "BitVec": 4,
      "concat": 4,
      "bvnot": 4,
      "bvsgt": 2,
      "bvsge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198878,
    "benchmark_name": "check_bvslt_bvurem0_4bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1273,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvurem0_4bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvor": 1,
      "bvneg": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198880,
    "benchmark_name": "check_bvsgt_bvurem0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1409,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsgt_bvurem0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 3,
      "=>": 4,
      "=": 2,
      "distinct": 3,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvneg": 1,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsle": 1,
      "bvsgt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198907,
    "benchmark_name": "check_bvugt_bvudiv0_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1292,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvudiv0_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvudiv": 1,
      "bvurem": 1,
      "bvugt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198908,
    "benchmark_name": "check_bvslt_bvmul_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1294,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvmul_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 5,
      "bvand": 1,
      "bvor": 1,
      "bvneg": 2,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198910,
    "benchmark_name": "check_bvsle_bvmul_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1280,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvsle_bvmul_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 2,
      "and": 2,
      "=>": 2,
      "=": 3,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvmul": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 1,
      "bvsle": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198917,
    "benchmark_name": "check_bvslt_bvadd_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1256,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvadd_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 1,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvadd": 2,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198926,
    "benchmark_name": "check_bvslt_bvurem1_64bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1285,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvslt_bvurem1_64bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "or": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvslt": 4,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198930,
    "benchmark_name": "check_bvult_bvashr0_32bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1265,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvult_bvashr0_32bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 3,
    "define_fun_rec_count": 0,
    "constant_fun_count": 2,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "ite": 2,
      "not": 1,
      "and": 1,
      "=>": 2,
      "=": 2,
      "distinct": 1,
      "exists": 2,
      "BitVec": 6,
      "bvnot": 4,
      "bvudiv": 1,
      "bvurem": 1,
      "bvult": 2,
      "bvlshr": 1,
      "bvashr": 2
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198935,
    "benchmark_name": "check_bvugt_bvconcat0_62_4bit.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 1050,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-cav18",
    "smtlib_path": "BV/2018-Preiner-cav18/check_bvugt_bvconcat0_62_4bit.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 3,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 1,
      "not": 1,
      "and": 1,
      "=>": 3,
      "=": 1,
      "exists": 2,
      "BitVec": 4,
      "concat": 4,
      "bvnot": 4,
      "bvugt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Solving Quantified Bit-Vectors using Invertibility Conditions\n    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli\n    To appear in CAV 2018"
  },
  {
    "benchmark_id": 198942,
    "benchmark_name": "fmsd13/fixpoint/AR-fixpoint-4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3498,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/AR-fixpoint-4.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 26,
    "symbol_counts": {
      "ite": 7,
      "or": 1,
      "and": 16,
      "=>": 1,
      "=": 26,
      "forall": 10,
      "exists": 8,
      "BitVec": 18,
      "bvadd": 7,
      "bvult": 7
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198944,
    "benchmark_name": "fmsd13/fixpoint/small-equiv-fixpoint-4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 5500,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/small-equiv-fixpoint-4.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 44,
    "symbol_counts": {
      "or": 1,
      "and": 16,
      "=>": 1,
      "=": 34,
      "forall": 20,
      "exists": 16,
      "BitVec": 36,
      "bvmul": 9,
      "bvudiv": 9,
      "bvurem": 9,
      "bvsub": 9
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198945,
    "benchmark_name": "fmsd13/fixpoint/small-pipeline-fixpoint-6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 14394,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/small-pipeline-fixpoint-6.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 116,
    "symbol_counts": {
      "Bool": 11,
      "ite": 11,
      "not": 11,
      "or": 1,
      "and": 22,
      "=>": 1,
      "=": 95,
      "forall": 59,
      "exists": 50,
      "BitVec": 98,
      "bvand": 11,
      "bvadd": 22
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198947,
    "benchmark_name": "fmsd13/fixpoint/AR-fixpoint-9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 7208,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/AR-fixpoint-9.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 46,
    "symbol_counts": {
      "ite": 17,
      "or": 1,
      "and": 31,
      "=>": 1,
      "=": 56,
      "forall": 20,
      "exists": 18,
      "BitVec": 38,
      "bvadd": 17,
      "bvult": 17
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198950,
    "benchmark_name": "fmsd13/fixpoint/small-equiv-fixpoint-10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 12428,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/small-equiv-fixpoint-10.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 92,
    "symbol_counts": {
      "or": 1,
      "and": 34,
      "=>": 1,
      "=": 82,
      "forall": 44,
      "exists": 40,
      "BitVec": 84,
      "bvmul": 21,
      "bvudiv": 21,
      "bvurem": 21,
      "bvsub": 21
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198954,
    "benchmark_name": "fmsd13/fixpoint/itc-b13-fixpoint-6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 146006,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/itc-b13-fixpoint-6.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 364,
    "symbol_counts": {
      "true": 1036,
      "false": 1116,
      "Bool": 282,
      "ite": 1727,
      "not": 220,
      "or": 23,
      "and": 22,
      "=>": 1,
      "=": 1655,
      "forall": 186,
      "exists": 159,
      "BitVec": 63,
      "extract": 143,
      "bvadd": 55,
      "bvugt": 44,
      "zero_extend": 121
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198956,
    "benchmark_name": "fmsd13/fixpoint/small-equiv-fixpoint-7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 8938,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/small-equiv-fixpoint-7.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 68,
    "symbol_counts": {
      "or": 1,
      "and": 25,
      "=>": 1,
      "=": 58,
      "forall": 32,
      "exists": 28,
      "BitVec": 60,
      "bvmul": 15,
      "bvudiv": 15,
      "bvurem": 15,
      "bvsub": 15
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198961,
    "benchmark_name": "fmsd13/fixpoint/small-pipeline-fixpoint-8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 19018,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/small-pipeline-fixpoint-8.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 152,
    "symbol_counts": {
      "Bool": 15,
      "ite": 15,
      "not": 15,
      "or": 1,
      "and": 28,
      "=>": 1,
      "=": 125,
      "forall": 77,
      "exists": 68,
      "BitVec": 130,
      "bvand": 15,
      "bvadd": 30
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198980,
    "benchmark_name": "fmsd13/fixpoint/itc-b13-fixpoint-8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 197358,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/itc-b13-fixpoint-8.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 472,
    "symbol_counts": {
      "true": 1412,
      "false": 1508,
      "Bool": 370,
      "ite": 2355,
      "not": 300,
      "or": 31,
      "and": 28,
      "=>": 1,
      "=": 2235,
      "forall": 240,
      "exists": 213,
      "BitVec": 83,
      "extract": 195,
      "bvadd": 75,
      "bvugt": 60,
      "zero_extend": 165
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198987,
    "benchmark_name": "fmsd13/fixpoint/ethernet-fixpoint-3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 435716,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/ethernet-fixpoint-3.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 1034,
    "symbol_counts": {
      "true": 170,
      "false": 304,
      "Bool": 553,
      "ite": 2923,
      "not": 200,
      "or": 296,
      "and": 1499,
      "=>": 1,
      "=": 3914,
      "forall": 577,
      "exists": 432,
      "BitVec": 456,
      "concat": 14,
      "extract": 235,
      "bvadd": 225,
      "bvsub": 10,
      "bvult": 5,
      "bvugt": 410,
      "bvuge": 120,
      "zero_extend": 1784
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198988,
    "benchmark_name": "fmsd13/fixpoint/sdlx-fixpoint-10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 779152,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/sdlx-fixpoint-10.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 688,
    "symbol_counts": {
      "true": 1102,
      "false": 7160,
      "Bool": 586,
      "ite": 10203,
      "or": 1,
      "and": 34,
      "=>": 1,
      "=": 10867,
      "forall": 350,
      "exists": 318,
      "BitVec": 82,
      "extract": 7144,
      "zero_extend": 19
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198993,
    "benchmark_name": "fmsd13/fixpoint/cache-coherence-2-fixpoint-6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 448716,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/cache-coherence-2-fixpoint-6.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 1344,
    "symbol_counts": {
      "true": 657,
      "false": 799,
      "Bool": 1066,
      "ite": 2627,
      "not": 931,
      "or": 490,
      "and": 707,
      "=>": 1,
      "=": 3645,
      "forall": 714,
      "exists": 612,
      "BitVec": 260,
      "concat": 260,
      "extract": 152,
      "bvsub": 22,
      "zero_extend": 66
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 198995,
    "benchmark_name": "fmsd13/fixpoint/small-pipeline-fixpoint-9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 21330,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/small-pipeline-fixpoint-9.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 170,
    "symbol_counts": {
      "Bool": 17,
      "ite": 17,
      "not": 17,
      "or": 1,
      "and": 31,
      "=>": 1,
      "=": 140,
      "forall": 86,
      "exists": 77,
      "BitVec": 146,
      "bvand": 17,
      "bvadd": 34
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199000,
    "benchmark_name": "fmsd13/fixpoint/sdlx-fixpoint-6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 453102,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/sdlx-fixpoint-6.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 432,
    "symbol_counts": {
      "true": 638,
      "false": 4168,
      "Bool": 362,
      "ite": 5907,
      "or": 1,
      "and": 22,
      "=>": 1,
      "=": 6323,
      "forall": 222,
      "exists": 190,
      "BitVec": 50,
      "extract": 4136,
      "zero_extend": 11
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199007,
    "benchmark_name": "fmsd13/fixpoint/AR-fixpoint-10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 7974,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/AR-fixpoint-10.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 50,
    "symbol_counts": {
      "ite": 19,
      "or": 1,
      "and": 34,
      "=>": 1,
      "=": 62,
      "forall": 22,
      "exists": 20,
      "BitVec": 42,
      "bvadd": 19,
      "bvult": 19
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199008,
    "benchmark_name": "fmsd13/fixpoint/small-pipeline-fixpoint-5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 12082,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/small-pipeline-fixpoint-5.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 98,
    "symbol_counts": {
      "Bool": 9,
      "ite": 9,
      "not": 9,
      "or": 1,
      "and": 19,
      "=>": 1,
      "=": 80,
      "forall": 50,
      "exists": 41,
      "BitVec": 82,
      "bvand": 9,
      "bvadd": 18
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199014,
    "benchmark_name": "fmsd13/fixpoint/AR-fixpoint-7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 5724,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/AR-fixpoint-7.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 38,
    "symbol_counts": {
      "ite": 13,
      "or": 1,
      "and": 25,
      "=>": 1,
      "=": 44,
      "forall": 16,
      "exists": 14,
      "BitVec": 30,
      "bvadd": 13,
      "bvult": 13
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199015,
    "benchmark_name": "fmsd13/fixpoint/small-equiv-fixpoint-9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 11230,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/small-equiv-fixpoint-9.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 84,
    "symbol_counts": {
      "or": 1,
      "and": 31,
      "=>": 1,
      "=": 74,
      "forall": 40,
      "exists": 36,
      "BitVec": 76,
      "bvmul": 19,
      "bvudiv": 19,
      "bvurem": 19,
      "bvsub": 19
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199017,
    "benchmark_name": "fmsd13/fixpoint/itc-b13-fixpoint-7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 171682,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/itc-b13-fixpoint-7.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 418,
    "symbol_counts": {
      "true": 1224,
      "false": 1312,
      "Bool": 326,
      "ite": 2041,
      "not": 260,
      "or": 27,
      "and": 25,
      "=>": 1,
      "=": 1945,
      "forall": 213,
      "exists": 186,
      "BitVec": 73,
      "extract": 169,
      "bvadd": 65,
      "bvugt": 52,
      "zero_extend": 143
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199019,
    "benchmark_name": "fmsd13/fixpoint/small-equiv-fixpoint-6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 7792,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/small-equiv-fixpoint-6.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 60,
    "symbol_counts": {
      "or": 1,
      "and": 22,
      "=>": 1,
      "=": 50,
      "forall": 28,
      "exists": 24,
      "BitVec": 52,
      "bvmul": 13,
      "bvudiv": 13,
      "bvurem": 13,
      "bvsub": 13
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199023,
    "benchmark_name": "fmsd13/fixpoint/usb-phy-fixpoint-4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 241623,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/usb-phy-fixpoint-4.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 972,
    "symbol_counts": {
      "true": 132,
      "false": 453,
      "Bool": 810,
      "ite": 1103,
      "not": 488,
      "or": 45,
      "and": 358,
      "=>": 1,
      "xor": 25,
      "=": 1737,
      "forall": 530,
      "exists": 424,
      "BitVec": 144,
      "concat": 16,
      "extract": 70,
      "bvadd": 35
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199030,
    "benchmark_name": "fmsd13/fixpoint/cache-coherence-3-fixpoint-3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 331770,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/cache-coherence-3-fixpoint-3.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 1054,
    "symbol_counts": {
      "true": 469,
      "false": 600,
      "Bool": 833,
      "ite": 1851,
      "not": 646,
      "or": 376,
      "and": 524,
      "=>": 1,
      "=": 2721,
      "forall": 592,
      "exists": 444,
      "BitVec": 203,
      "concat": 210,
      "extract": 120,
      "bvsub": 15,
      "zero_extend": 45
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199032,
    "benchmark_name": "fmsd13/fixpoint/small-equiv-fixpoint-5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6646,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/small-equiv-fixpoint-5.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 52,
    "symbol_counts": {
      "or": 1,
      "and": 19,
      "=>": 1,
      "=": 42,
      "forall": 24,
      "exists": 20,
      "BitVec": 44,
      "bvmul": 11,
      "bvudiv": 11,
      "bvurem": 11,
      "bvsub": 11
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199042,
    "benchmark_name": "fmsd13/fixpoint/AR-fixpoint-8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6466,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/AR-fixpoint-8.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 42,
    "symbol_counts": {
      "ite": 15,
      "or": 1,
      "and": 28,
      "=>": 1,
      "=": 50,
      "forall": 18,
      "exists": 16,
      "BitVec": 34,
      "bvadd": 15,
      "bvult": 15
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199050,
    "benchmark_name": "fmsd13/fixpoint/AR-fixpoint-3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2756,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/AR-fixpoint-3.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "ite": 5,
      "or": 1,
      "and": 13,
      "=>": 1,
      "=": 20,
      "forall": 8,
      "exists": 6,
      "BitVec": 14,
      "bvadd": 5,
      "bvult": 5
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199051,
    "benchmark_name": "fmsd13/fixpoint/itc-b13-fixpoint-9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 223034,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/itc-b13-fixpoint-9.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 526,
    "symbol_counts": {
      "true": 1600,
      "false": 1704,
      "Bool": 414,
      "ite": 2669,
      "not": 340,
      "or": 35,
      "and": 31,
      "=>": 1,
      "=": 2525,
      "forall": 267,
      "exists": 240,
      "BitVec": 93,
      "extract": 221,
      "bvadd": 85,
      "bvugt": 68,
      "zero_extend": 187
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199054,
    "benchmark_name": "fmsd13/fixpoint/ethernet-fixpoint-4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 595394,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/fixpoint/ethernet-fixpoint-4.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 1324,
    "symbol_counts": {
      "true": 238,
      "false": 408,
      "Bool": 711,
      "ite": 4089,
      "not": 280,
      "or": 414,
      "and": 2078,
      "=>": 1,
      "=": 5341,
      "forall": 722,
      "exists": 577,
      "BitVec": 588,
      "concat": 18,
      "extract": 329,
      "bvadd": 315,
      "bvsub": 14,
      "bvult": 7,
      "bvugt": 574,
      "bvuge": 168,
      "zero_extend": 2496
    },
    "description": "Hardware fixpoint check problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/)."
  },
  {
    "benchmark_id": 199061,
    "benchmark_name": "fmsd13/ranking/kmdf_osrusbfx2_exe_testapp.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1140,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/kmdf_osrusbfx2_exe_testapp.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 3,
      "forall": 3,
      "exists": 1,
      "BitVec": 4,
      "bvadd": 1,
      "bvmul": 2,
      "bvurem": 1,
      "bvslt": 1,
      "sign_extend": 4
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199064,
    "benchmark_name": "fmsd13/ranking/mmedia_gsm610_gsm610.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1233,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/mmedia_gsm610_gsm610.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "and": 1,
      "=>": 1,
      "=": 2,
      "forall": 3,
      "exists": 1,
      "BitVec": 4,
      "bvadd": 1,
      "bvmul": 2,
      "bvule": 1,
      "bvslt": 1,
      "zero_extend": 2,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199068,
    "benchmark_name": "fmsd13/ranking/kernel_uagp35_gart.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1592,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/kernel_uagp35_gart.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 12,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 4,
      "forall": 6,
      "exists": 1,
      "BitVec": 7,
      "bvadd": 1,
      "bvmul": 2,
      "bvuge": 1,
      "bvslt": 1,
      "zero_extend": 2,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199069,
    "benchmark_name": "fmsd13/ranking/AVStream_hwsim.cpp.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4408,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/AVStream_hwsim.cpp.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 26,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 10,
      "forall": 14,
      "exists": 3,
      "BitVec": 17,
      "bvadd": 4,
      "bvmul": 6,
      "bvsub": 3,
      "bvugt": 1,
      "bvuge": 2,
      "bvslt": 1,
      "zero_extend": 6,
      "sign_extend": 14
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199070,
    "benchmark_name": "fmsd13/ranking/audio_sysfx_swap.cpp.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1608,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/audio_sysfx_swap.cpp.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 4,
      "forall": 4,
      "exists": 1,
      "BitVec": 5,
      "bvmul": 2,
      "bvsub": 1,
      "bvslt": 1,
      "zero_extend": 2,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199073,
    "benchmark_name": "fmsd13/ranking/audio_ddksynth_voice.cpp.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2387,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/audio_ddksynth_voice.cpp.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 5,
      "forall": 8,
      "exists": 2,
      "BitVec": 10,
      "bvadd": 2,
      "bvmul": 4,
      "bvsub": 1,
      "bvuge": 1,
      "bvslt": 1,
      "zero_extend": 4,
      "sign_extend": 8
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199077,
    "benchmark_name": "fmsd13/ranking/kmdf_pcidrv_sys_hw_nic_init.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1259,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/kmdf_pcidrv_sys_hw_nic_init.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "and": 1,
      "=>": 1,
      "=": 2,
      "forall": 3,
      "exists": 1,
      "BitVec": 4,
      "bvadd": 1,
      "bvmul": 2,
      "bvslt": 2,
      "sign_extend": 4
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199078,
    "benchmark_name": "fmsd13/ranking/network_usbnwifi_mp_util.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3221,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/network_usbnwifi_mp_util.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 3,
      "and": 1,
      "=>": 1,
      "=": 9,
      "forall": 11,
      "exists": 3,
      "BitVec": 14,
      "bvnot": 1,
      "bvand": 1,
      "bvor": 1,
      "bvadd": 4,
      "bvmul": 6,
      "bvslt": 1,
      "zero_extend": 6,
      "sign_extend": 14
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199079,
    "benchmark_name": "fmsd13/ranking/input_pnpi8042_moudep.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1560,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/input_pnpi8042_moudep.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 12,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 4,
      "forall": 6,
      "exists": 1,
      "BitVec": 7,
      "bvadd": 1,
      "bvmul": 2,
      "bvuge": 1,
      "bvslt": 1,
      "zero_extend": 2,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199080,
    "benchmark_name": "fmsd13/ranking/1394diag_isochapi.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1860,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/1394diag_isochapi.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 6,
      "forall": 8,
      "exists": 1,
      "BitVec": 9,
      "bvadd": 1,
      "bvmul": 2,
      "bvuge": 1,
      "bvslt": 1,
      "zero_extend": 2,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199081,
    "benchmark_name": "fmsd13/ranking/network_ndis_rtlnwifi_extsta_st_misc.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3022,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/network_ndis_rtlnwifi_extsta_st_misc.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 2,
      "and": 1,
      "=>": 1,
      "=": 7,
      "forall": 11,
      "exists": 3,
      "BitVec": 14,
      "bvadd": 5,
      "bvmul": 6,
      "bvuge": 1,
      "bvslt": 1,
      "zero_extend": 6,
      "sign_extend": 14
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199082,
    "benchmark_name": "fmsd13/ranking/audio_ddksynth_csynth2.cpp.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1623,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/audio_ddksynth_csynth2.cpp.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 4,
      "forall": 5,
      "exists": 1,
      "BitVec": 6,
      "bvmul": 2,
      "bvsub": 1,
      "bvslt": 1,
      "bvsgt": 1,
      "sign_extend": 5
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199083,
    "benchmark_name": "fmsd13/ranking/kmdf_usbsamp_sys_queue.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1494,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/kmdf_usbsamp_sys_queue.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 4,
      "forall": 5,
      "exists": 1,
      "BitVec": 6,
      "bvmul": 2,
      "bvsub": 1,
      "bvslt": 1,
      "bvsgt": 1,
      "sign_extend": 4
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199086,
    "benchmark_name": "fmsd13/ranking/input_mouser_cseries.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1298,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/input_mouser_cseries.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "and": 1,
      "=>": 1,
      "=": 2,
      "forall": 3,
      "exists": 1,
      "BitVec": 4,
      "bvmul": 2,
      "bvsub": 1,
      "bvslt": 1,
      "bvsge": 1,
      "sign_extend": 4
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199087,
    "benchmark_name": "fmsd13/ranking/audio_ac97_wavepcistream2.cpp.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1446,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/audio_ac97_wavepcistream2.cpp.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 3,
      "forall": 4,
      "exists": 1,
      "BitVec": 5,
      "bvand": 1,
      "bvadd": 1,
      "bvmul": 2,
      "bvslt": 1,
      "zero_extend": 1,
      "sign_extend": 4
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199088,
    "benchmark_name": "fmsd13/ranking/network_ndis_rtlnwifi_extsta_st_aplst.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1370,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/network_ndis_rtlnwifi_extsta_st_aplst.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 2,
      "forall": 4,
      "exists": 1,
      "BitVec": 5,
      "bvadd": 2,
      "bvmul": 2,
      "bvuge": 1,
      "bvslt": 1,
      "zero_extend": 2,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199092,
    "benchmark_name": "fmsd13/ranking/input_mouser_detect.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1326,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/input_mouser_detect.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 4,
      "forall": 4,
      "exists": 1,
      "BitVec": 5,
      "bvadd": 1,
      "bvmul": 2,
      "bvslt": 1,
      "sign_extend": 4
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199095,
    "benchmark_name": "fmsd13/ranking/audio_ac97_common.cpp.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1788,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/audio_ac97_common.cpp.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 2,
      "and": 1,
      "=>": 1,
      "=": 5,
      "forall": 6,
      "exists": 1,
      "BitVec": 7,
      "bvand": 1,
      "bvadd": 1,
      "bvmul": 2,
      "bvugt": 1,
      "bvslt": 1,
      "zero_extend": 3,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199099,
    "benchmark_name": "fmsd13/ranking/filesys_cdfs_allocsup.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3807,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/filesys_cdfs_allocsup.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 25,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 6,
      "forall": 13,
      "exists": 3,
      "BitVec": 16,
      "bvadd": 6,
      "bvmul": 6,
      "bvuge": 1,
      "bvslt": 1,
      "bvsge": 1,
      "zero_extend": 2,
      "sign_extend": 18
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199100,
    "benchmark_name": "fmsd13/ranking/AVStream_image.cpp.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2255,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/AVStream_image.cpp.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 2,
      "and": 2,
      "=>": 1,
      "=": 6,
      "forall": 7,
      "exists": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 4,
      "bvslt": 1,
      "bvlshr": 1,
      "zero_extend": 4,
      "sign_extend": 8
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199101,
    "benchmark_name": "fmsd13/ranking/mmedia_gsm610_gsm6103.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1309,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/mmedia_gsm610_gsm6103.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "and": 1,
      "=>": 1,
      "=": 2,
      "forall": 3,
      "exists": 1,
      "BitVec": 4,
      "bvmul": 2,
      "bvslt": 1,
      "bvsgt": 1,
      "bvshl": 1,
      "sign_extend": 4
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199108,
    "benchmark_name": "fmsd13/ranking/general_pcidrv_sys_hw_eeprom.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2387,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/general_pcidrv_sys_hw_eeprom.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 2,
      "and": 1,
      "=>": 1,
      "=": 7,
      "forall": 9,
      "exists": 2,
      "BitVec": 11,
      "extract": 1,
      "bvnot": 1,
      "bvand": 2,
      "bvor": 1,
      "bvadd": 2,
      "bvmul": 5,
      "bvugt": 1,
      "bvslt": 1,
      "zero_extend": 6,
      "sign_extend": 8
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199110,
    "benchmark_name": "fmsd13/ranking/filesys_filter_namelookup.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1531,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/filesys_filter_namelookup.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "and": 1,
      "=>": 1,
      "=": 4,
      "forall": 5,
      "exists": 1,
      "BitVec": 6,
      "bvmul": 2,
      "bvsub": 1,
      "bvugt": 1,
      "bvslt": 1,
      "zero_extend": 2,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199111,
    "benchmark_name": "fmsd13/ranking/network_ndis_e100bex_5x_kd_mp_dbg.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2059,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/network_ndis_e100bex_5x_kd_mp_dbg.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 15,
    "symbol_counts": {
      "ite": 1,
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 5,
      "forall": 6,
      "exists": 2,
      "BitVec": 8,
      "bvadd": 2,
      "bvmul": 4,
      "bvsub": 1,
      "bvult": 1,
      "bvslt": 1,
      "zero_extend": 2,
      "sign_extend": 10
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199114,
    "benchmark_name": "fmsd13/ranking/hid_hclient_ecdisp.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1429,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/hid_hclient_ecdisp.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 2,
      "forall": 4,
      "exists": 1,
      "BitVec": 5,
      "bvadd": 1,
      "bvmul": 2,
      "bvuge": 1,
      "bvslt": 1,
      "zero_extend": 2,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199116,
    "benchmark_name": "fmsd13/ranking/audio_fmsynth_miniport.cpp.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1354,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/audio_fmsynth_miniport.cpp.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "and": 1,
      "=>": 1,
      "=": 2,
      "forall": 3,
      "exists": 1,
      "BitVec": 4,
      "bvmul": 2,
      "bvuge": 1,
      "bvslt": 1,
      "bvlshr": 1,
      "zero_extend": 2,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199118,
    "benchmark_name": "fmsd13/ranking/filesys_fastfat_cachesup.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1259,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/filesys_fastfat_cachesup.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "and": 1,
      "=>": 1,
      "=": 2,
      "forall": 3,
      "exists": 1,
      "BitVec": 4,
      "bvadd": 1,
      "bvmul": 2,
      "bvult": 1,
      "bvslt": 1,
      "zero_extend": 2,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199119,
    "benchmark_name": "fmsd13/ranking/network_ndis_rtlnwifi_hw_hw_ccmp.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1398,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/network_ndis_rtlnwifi_hw_hw_ccmp.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 12,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 2,
      "forall": 4,
      "exists": 1,
      "BitVec": 5,
      "bvand": 1,
      "bvadd": 1,
      "bvmul": 2,
      "bvuge": 1,
      "bvslt": 1,
      "zero_extend": 4,
      "sign_extend": 2
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199121,
    "benchmark_name": "fmsd13/ranking/audio_gfxswap.xp_filter.cpp.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1367,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/audio_gfxswap.xp_filter.cpp.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 3,
      "forall": 3,
      "exists": 1,
      "BitVec": 4,
      "bvmul": 2,
      "bvsub": 1,
      "bvslt": 1,
      "sign_extend": 4
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199122,
    "benchmark_name": "fmsd13/ranking/1394diag_ioctl.c.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2994,
    "evaluation": "SMT-COMP 2024",
    "family": "wintersteiger",
    "smtlib_path": "BV/wintersteiger/fmsd13/ranking/1394diag_ioctl.c.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=>": 1,
      "=": 6,
      "forall": 11,
      "exists": 2,
      "BitVec": 13,
      "extract": 1,
      "bvand": 1,
      "bvadd": 7,
      "bvmul": 4,
      "bvuge": 5,
      "bvslt": 1,
      "zero_extend": 4,
      "sign_extend": 8
    },
    "description": "Software ranking function synthesis problems.\nThese benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.\nThe software models that were used are from a previous evaluation of termination proving tools described in Cook, Kroening, Ruemmer, Wintersteiger: Ranking Function Synthesis for Bit-Vector Relations, TACAS 2010."
  },
  {
    "benchmark_id": 199124,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow_false-termination.i_11.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3061,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_2_true-unreach-call_true-no-overflow_false-termination.i_11.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 4,
      "exists": 4,
      "BitVec": 14,
      "bvadd": 5,
      "bvmul": 14
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199127,
    "benchmark_name": "soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2626,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_5.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "ite": 1,
      "not": 2,
      "and": 2,
      "=": 6,
      "exists": 3,
      "BitVec": 5,
      "bvand": 4,
      "bvor": 4,
      "bvneg": 1,
      "bvadd": 1,
      "bvsge": 1,
      "bvlshr": 1
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199131,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3179,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 15,
      "bvadd": 6,
      "bvmul": 15
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199134,
    "benchmark_name": "pals_lcr-var-start-time.6_true-unreach-call.ufo.UNBOUNDED.pals.c_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6093,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/pals_lcr-var-start-time.6_true-unreach-call.ufo.UNBOUNDED.pals.c_1.smt2",
    "asserts_count": 13,
    "declare_fun_count": 0,
    "declare_const_count": 24,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 12,
      "or": 7,
      "and": 6,
      "=": 17,
      "forall": 1,
      "let": 7,
      "BitVec": 5,
      "bvadd": 13,
      "bvsle": 13,
      "sign_extend": 48
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199139,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_16.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2582,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_16.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 4,
      "bvmul": 13
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199140,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3145,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_6.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 15,
      "bvadd": 6,
      "bvmul": 15
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199145,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2857,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 12,
      "bvadd": 3,
      "bvmul": 12
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199147,
    "benchmark_name": "soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2250,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_7.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "=": 4,
      "exists": 3,
      "BitVec": 6,
      "bvand": 5,
      "bvor": 4,
      "bvneg": 1,
      "bvadd": 1,
      "bvlshr": 2
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199148,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow_false-termination.i_14.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2296,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_2_true-unreach-call_true-no-overflow_false-termination.i_14.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 8,
      "bvneg": 2,
      "bvadd": 4,
      "bvmul": 8
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199149,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_21.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3430,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_21.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 2,
      "or": 1,
      "=": 2,
      "forall": 1,
      "exists": 1,
      "BitVec": 18,
      "bvneg": 4,
      "bvadd": 6,
      "bvmul": 22
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199151,
    "benchmark_name": "gcd_3_true-unreach-call_true-no-overflow.i_0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3103,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/gcd_3_true-unreach-call_true-no-overflow.i_0.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 14,
    "symbol_counts": {
      "not": 8,
      "and": 4,
      "=": 9,
      "exists": 2,
      "let": 9,
      "BitVec": 2,
      "extract": 9,
      "bvneg": 2,
      "bvsrem": 7,
      "bvslt": 4,
      "sign_extend": 19
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199152,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_13.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2820,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_13.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 12,
      "bvneg": 4,
      "bvadd": 6,
      "bvmul": 16
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199153,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow_false-termination.i_19.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2457,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_2_true-unreach-call_true-no-overflow_false-termination.i_19.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 10,
      "bvneg": 2,
      "bvadd": 6,
      "bvmul": 10
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199154,
    "benchmark_name": "soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2501,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_3.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 2,
      "and": 1,
      "=": 6,
      "exists": 1,
      "BitVec": 3,
      "bvand": 4,
      "bvor": 4,
      "bvneg": 1,
      "bvadd": 3,
      "bvlshr": 3
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199156,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow_false-termination.i_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2906,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_2_true-unreach-call_true-no-overflow_false-termination.i_9.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 4,
      "exists": 4,
      "BitVec": 12,
      "bvadd": 4,
      "bvmul": 12
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199158,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_15.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3006,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_15.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 15,
      "bvneg": 4,
      "bvadd": 6,
      "bvmul": 19
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199161,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3155,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_6.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 15,
      "bvadd": 3,
      "bvmul": 15
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199162,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2890,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_1.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "and": 3,
      "=": 9,
      "exists": 6,
      "BitVec": 6,
      "bvadd": 3,
      "bvmul": 9
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199163,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_18.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3122,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_18.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 3,
      "or": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 15,
      "bvneg": 5,
      "bvadd": 7,
      "bvmul": 21
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199164,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3119,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_8.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 15,
      "bvadd": 3,
      "bvmul": 15
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199167,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_19.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3662,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_19.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 2,
      "or": 1,
      "=": 3,
      "forall": 1,
      "exists": 1,
      "BitVec": 18,
      "bvneg": 5,
      "bvadd": 7,
      "bvmul": 24
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199168,
    "benchmark_name": "soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2187,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_8.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "=": 3,
      "exists": 3,
      "BitVec": 6,
      "bvand": 4,
      "bvor": 4,
      "bvneg": 1,
      "bvadd": 1,
      "bvlshr": 2
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199170,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3707,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_9.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 21,
      "bvadd": 6,
      "bvmul": 21
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199171,
    "benchmark_name": "float_req_bl_0730b_true-unreach-call.c_31.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1986,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/float_req_bl_0730b_true-unreach-call.c_31.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 2,
      "and": 1,
      "=": 3,
      "forall": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 2,
      "bvlshr": 2
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199175,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3443,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_8.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 18,
      "bvadd": 6,
      "bvmul": 18
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199177,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3145,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_5.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 15,
      "bvadd": 6,
      "bvmul": 15
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199178,
    "benchmark_name": "soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2256,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_2.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 4,
      "exists": 3,
      "BitVec": 6,
      "bvand": 5,
      "bvor": 4,
      "bvneg": 1,
      "bvadd": 1,
      "bvlshr": 2
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199179,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_12.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3673,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_12.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 21,
      "bvadd": 6,
      "bvmul": 21
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199180,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3443,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_7.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 18,
      "bvadd": 6,
      "bvmul": 18
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199182,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow_false-termination.i_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2471,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_2_true-unreach-call_true-no-overflow_false-termination.i_1.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 3,
      "and": 1,
      "=": 4,
      "forall": 2,
      "BitVec": 4,
      "bvneg": 2,
      "bvadd": 6,
      "bvmul": 6
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199183,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow_false-termination.i_13.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2185,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_2_true-unreach-call_true-no-overflow_false-termination.i_13.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 6,
      "bvneg": 2,
      "bvadd": 5,
      "bvmul": 6
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199184,
    "benchmark_name": "float_req_bl_0730b_true-unreach-call.c_28.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1837,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/float_req_bl_0730b_true-unreach-call.c_28.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "=": 1,
      "forall": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 2,
      "bvmul": 2,
      "bvlshr": 1
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199190,
    "benchmark_name": "soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2629,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/soft_float_4_true-unreach-call_true-no-overflow_true-termination.c.cil.c_0.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 2,
      "and": 3,
      "=": 9,
      "exists": 1,
      "BitVec": 2,
      "bvand": 3,
      "bvor": 3,
      "bvadd": 5,
      "bvlshr": 3
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199192,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3179,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_5.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 15,
      "bvadd": 6,
      "bvmul": 15
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199194,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_17.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2765,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_17.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 12,
      "bvadd": 4,
      "bvmul": 16
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199198,
    "benchmark_name": "float_req_bl_0730b_true-unreach-call.c_36.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2006,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/float_req_bl_0730b_true-unreach-call.c_36.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 2,
      "and": 1,
      "=": 3,
      "forall": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 2,
      "bvlshr": 3
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199199,
    "benchmark_name": "sum02_false-unreach-call_true-no-overflow.c_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2969,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/sum02_false-unreach-call_true-no-overflow.c_5.smt2",
    "asserts_count": 6,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 6,
      "or": 5,
      "=": 7,
      "forall": 4,
      "BitVec": 4,
      "bvadd": 20,
      "bvmul": 9,
      "bvudiv": 5,
      "bvule": 8
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199200,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3409,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_10.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 18,
      "bvadd": 6,
      "bvmul": 18
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199202,
    "benchmark_name": "float_req_bl_0730b_true-unreach-call.c_38.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1980,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/float_req_bl_0730b_true-unreach-call.c_38.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "not": 1,
      "=": 2,
      "forall": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 2,
      "bvmul": 2,
      "bvlshr": 3
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199203,
    "benchmark_name": "sum02_false-unreach-call_true-no-overflow.c_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3018,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/sum02_false-unreach-call_true-no-overflow.c_1.smt2",
    "asserts_count": 6,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 6,
      "or": 6,
      "=": 8,
      "forall": 4,
      "BitVec": 4,
      "bvadd": 21,
      "bvmul": 9,
      "bvudiv": 5,
      "bvule": 8
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199205,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow_false-termination.i_15.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2296,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_2_true-unreach-call_true-no-overflow_false-termination.i_15.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 8,
      "bvneg": 2,
      "bvadd": 4,
      "bvmul": 8
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199208,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow_false-termination.i_17.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2405,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_2_true-unreach-call_true-no-overflow_false-termination.i_17.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 10,
      "bvneg": 2,
      "bvadd": 5,
      "bvmul": 10
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199210,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3002,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_2.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "and": 1,
      "=": 5,
      "forall": 2,
      "BitVec": 6,
      "bvadd": 7,
      "bvmul": 13
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199211,
    "benchmark_name": "jain_7_true-unreach-call_true-no-overflow_false-termination.i_10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3707,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_7_true-unreach-call_true-no-overflow_false-termination.i_10.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 6,
      "exists": 6,
      "BitVec": 21,
      "bvadd": 6,
      "bvmul": 21
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199213,
    "benchmark_name": "jain_6_true-unreach-call_true-no-overflow_false-termination.i_18.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2765,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_6_true-unreach-call_true-no-overflow_false-termination.i_18.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 12,
      "bvadd": 4,
      "bvmul": 16
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199215,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow_false-termination.i_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2358,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_2_true-unreach-call_true-no-overflow_false-termination.i_2.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 4,
      "exists": 4,
      "BitVec": 6,
      "bvadd": 4,
      "bvmul": 6
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199216,
    "benchmark_name": "jain_2_true-unreach-call_true-no-overflow_false-termination.i_12.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2185,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2019",
    "smtlib_path": "BV/20190429-UltimateAutomizerSvcomp2019/jain_2_true-unreach-call_true-no-overflow_false-termination.i_12.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 6,
      "bvneg": 2,
      "bvadd": 5,
      "bvmul": 6
    },
    "description": "|\nGenerated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].\nThis script might _not_ contain all SMT commands that are used by\nUltimate Automizer. In order to satisfy the restrictions of\nthe SMT-COMP we have to drop e.g., the commands for getting\nvalues (resp. models), unsatisfiable cores and interpolants.\n\n2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,\n     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian\n     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer\n     and the Search for Perfect Interpolants - (Competition Contribution).\n     TACAS (2) 2018: 447-451\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013:36-52\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.\n     TACAS (3) 2019: 133-155\n[6] https://sv-comp.sosy-lab.org/2019/\n|"
  },
  {
    "benchmark_id": 199225,
    "benchmark_name": "073.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 15646,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/073.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 85,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 106,
      "or": 141,
      "and": 43,
      "=": 134,
      "forall": 1,
      "let": 90,
      "BitVec": 42,
      "bvneg": 8,
      "bvadd": 10,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199229,
    "benchmark_name": "133.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 19582,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/133.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 25,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 56,
    "symbol_counts": {
      "Bool": 6,
      "ite": 176,
      "not": 148,
      "or": 190,
      "and": 32,
      "=": 196,
      "forall": 1,
      "let": 63,
      "BitVec": 41,
      "bvneg": 15,
      "bvadd": 33,
      "bvsle": 10,
      "bvsge": 5
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199235,
    "benchmark_name": "026.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 9980,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/026.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 83,
    "symbol_counts": {
      "Bool": 10,
      "ite": 45,
      "not": 61,
      "or": 60,
      "and": 31,
      "=": 58,
      "forall": 1,
      "let": 88,
      "BitVec": 32,
      "bvneg": 5,
      "bvadd": 9,
      "bvsle": 4,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199237,
    "benchmark_name": "121.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 17753,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/121.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 312,
    "symbol_counts": {
      "Bool": 6,
      "ite": 24,
      "not": 56,
      "or": 104,
      "and": 29,
      "=": 98,
      "forall": 1,
      "let": 332,
      "BitVec": 35,
      "bvneg": 7,
      "bvadd": 9,
      "bvsle": 9,
      "bvsge": 5
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199238,
    "benchmark_name": "099.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 22512,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/099.smt2",
    "asserts_count": 9,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 191,
    "symbol_counts": {
      "Bool": 10,
      "ite": 120,
      "not": 116,
      "or": 176,
      "and": 78,
      "=": 172,
      "forall": 1,
      "let": 226,
      "BitVec": 47,
      "bvneg": 10,
      "bvadd": 16,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199240,
    "benchmark_name": "052.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 21327,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/052.smt2",
    "asserts_count": 6,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 205,
    "symbol_counts": {
      "Bool": 10,
      "ite": 78,
      "not": 114,
      "or": 181,
      "and": 77,
      "=": 178,
      "forall": 1,
      "let": 227,
      "BitVec": 47,
      "bvneg": 10,
      "bvadd": 16,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199241,
    "benchmark_name": "075.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 17880,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/075.smt2",
    "asserts_count": 5,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 81,
      "or": 139,
      "and": 51,
      "=": 137,
      "forall": 1,
      "let": 173,
      "BitVec": 42,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199247,
    "benchmark_name": "045.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 18934,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/045.smt2",
    "asserts_count": 19,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 170,
    "symbol_counts": {
      "Bool": 10,
      "ite": 74,
      "not": 143,
      "or": 140,
      "and": 65,
      "=": 138,
      "forall": 1,
      "let": 207,
      "BitVec": 42,
      "bvneg": 9,
      "bvadd": 11,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199248,
    "benchmark_name": "086.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 19483,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/086.smt2",
    "asserts_count": 16,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 126,
      "or": 139,
      "and": 62,
      "=": 137,
      "forall": 1,
      "let": 203,
      "BitVec": 42,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199249,
    "benchmark_name": "079.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 18339,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/079.smt2",
    "asserts_count": 9,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 96,
      "or": 139,
      "and": 55,
      "=": 137,
      "forall": 1,
      "let": 180,
      "BitVec": 42,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199253,
    "benchmark_name": "115.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 12680,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/115.smt2",
    "asserts_count": 6,
    "declare_fun_count": 0,
    "declare_const_count": 27,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 102,
    "symbol_counts": {
      "Bool": 6,
      "ite": 59,
      "not": 55,
      "or": 95,
      "and": 32,
      "=": 99,
      "forall": 1,
      "let": 109,
      "BitVec": 34,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 8,
      "bvsge": 4
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199263,
    "benchmark_name": "078.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 18126,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/078.smt2",
    "asserts_count": 8,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 91,
      "or": 139,
      "and": 54,
      "=": 137,
      "forall": 1,
      "let": 175,
      "BitVec": 42,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199264,
    "benchmark_name": "060.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4171,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/060.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 11,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 57,
    "symbol_counts": {
      "Bool": 5,
      "ite": 8,
      "not": 18,
      "or": 15,
      "and": 12,
      "=": 15,
      "forall": 1,
      "let": 56,
      "BitVec": 13,
      "bvneg": 2,
      "bvadd": 2,
      "bvmul": 3,
      "bvsdiv": 2,
      "bvsle": 2,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199265,
    "benchmark_name": "074.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 17728,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/074.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 77,
      "or": 139,
      "and": 50,
      "=": 137,
      "forall": 1,
      "let": 170,
      "BitVec": 42,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199267,
    "benchmark_name": "056.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 22092,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/056.smt2",
    "asserts_count": 10,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 205,
    "symbol_counts": {
      "Bool": 10,
      "ite": 78,
      "not": 127,
      "or": 181,
      "and": 81,
      "=": 178,
      "forall": 1,
      "let": 245,
      "BitVec": 47,
      "bvneg": 10,
      "bvadd": 16,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199269,
    "benchmark_name": "034.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 17301,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/034.smt2",
    "asserts_count": 8,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 170,
    "symbol_counts": {
      "Bool": 10,
      "ite": 74,
      "not": 92,
      "or": 140,
      "and": 54,
      "=": 138,
      "forall": 1,
      "let": 179,
      "BitVec": 42,
      "bvneg": 9,
      "bvadd": 11,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199278,
    "benchmark_name": "172.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 10512,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/172.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 25,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 53,
    "symbol_counts": {
      "Bool": 10,
      "ite": 83,
      "not": 47,
      "or": 79,
      "and": 31,
      "=": 80,
      "forall": 1,
      "let": 55,
      "BitVec": 35,
      "bvneg": 3,
      "bvadd": 6,
      "bvsle": 2,
      "bvsge": 2
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199279,
    "benchmark_name": "119.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 13372,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/119.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 27,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 210,
    "symbol_counts": {
      "Bool": 6,
      "ite": 18,
      "not": 49,
      "or": 62,
      "and": 32,
      "=": 63,
      "forall": 1,
      "let": 244,
      "BitVec": 29,
      "bvneg": 7,
      "bvadd": 9,
      "bvsle": 8,
      "bvsge": 5
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199282,
    "benchmark_name": "185.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 17950,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/185.smt2",
    "asserts_count": 14,
    "declare_fun_count": 0,
    "declare_const_count": 25,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 168,
    "symbol_counts": {
      "ite": 63,
      "not": 176,
      "or": 133,
      "and": 57,
      "=": 136,
      "forall": 1,
      "let": 228,
      "BitVec": 43,
      "bvneg": 8,
      "bvadd": 11,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199285,
    "benchmark_name": "092.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 27248,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/092.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 480,
    "symbol_counts": {
      "Bool": 10,
      "ite": 40,
      "not": 78,
      "or": 174,
      "and": 66,
      "=": 170,
      "forall": 1,
      "let": 546,
      "BitVec": 47,
      "bvneg": 8,
      "bvadd": 11,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199287,
    "benchmark_name": "081.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 18715,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/081.smt2",
    "asserts_count": 11,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 106,
      "or": 139,
      "and": 57,
      "=": 137,
      "forall": 1,
      "let": 188,
      "BitVec": 42,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199288,
    "benchmark_name": "122.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 12406,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/122.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 65,
    "symbol_counts": {
      "Bool": 6,
      "ite": 69,
      "not": 92,
      "or": 105,
      "and": 29,
      "=": 109,
      "forall": 1,
      "let": 69,
      "BitVec": 35,
      "bvneg": 9,
      "bvadd": 11,
      "bvsle": 9,
      "bvsge": 5
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199295,
    "benchmark_name": "027.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 15432,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/027.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 77,
    "symbol_counts": {
      "Bool": 10,
      "ite": 91,
      "not": 105,
      "or": 149,
      "and": 41,
      "=": 147,
      "forall": 1,
      "let": 80,
      "BitVec": 42,
      "bvneg": 8,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199303,
    "benchmark_name": "123.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 12425,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/123.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 65,
    "symbol_counts": {
      "Bool": 6,
      "ite": 69,
      "not": 92,
      "or": 105,
      "and": 29,
      "=": 109,
      "forall": 1,
      "let": 69,
      "BitVec": 35,
      "bvneg": 9,
      "bvadd": 11,
      "bvsle": 9,
      "bvsge": 5
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199306,
    "benchmark_name": "094.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 20133,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/094.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 102,
    "symbol_counts": {
      "Bool": 10,
      "ite": 120,
      "not": 155,
      "or": 179,
      "and": 71,
      "=": 173,
      "forall": 1,
      "let": 121,
      "BitVec": 47,
      "bvneg": 10,
      "bvadd": 16,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199308,
    "benchmark_name": "137.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 57960,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/137.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 27,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 1167,
    "symbol_counts": {
      "Bool": 6,
      "ite": 48,
      "not": 105,
      "or": 464,
      "and": 67,
      "=": 455,
      "forall": 1,
      "let": 1179,
      "BitVec": 60,
      "bvneg": 16,
      "bvadd": 22,
      "bvsle": 14,
      "bvsge": 6
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199310,
    "benchmark_name": "160.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6440,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/160.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 66,
    "symbol_counts": {
      "Bool": 4,
      "ite": 36,
      "not": 26,
      "or": 49,
      "and": 16,
      "=": 53,
      "forall": 1,
      "let": 59,
      "BitVec": 20,
      "bvneg": 4,
      "bvadd": 7,
      "bvsle": 3,
      "bvsge": 2
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199313,
    "benchmark_name": "055.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 21862,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/055.smt2",
    "asserts_count": 9,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 205,
    "symbol_counts": {
      "Bool": 10,
      "ite": 78,
      "not": 122,
      "or": 181,
      "and": 80,
      "=": 178,
      "forall": 1,
      "let": 240,
      "BitVec": 47,
      "bvneg": 10,
      "bvadd": 16,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199322,
    "benchmark_name": "167.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 10067,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/167.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 138,
    "symbol_counts": {
      "Bool": 13,
      "ite": 20,
      "not": 37,
      "or": 40,
      "and": 31,
      "=": 42,
      "forall": 1,
      "let": 172,
      "BitVec": 25,
      "bvneg": 3,
      "bvadd": 5,
      "bvsle": 3,
      "bvsge": 2
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199327,
    "benchmark_name": "048.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 27736,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/048.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 492,
    "symbol_counts": {
      "Bool": 10,
      "ite": 40,
      "not": 79,
      "or": 179,
      "and": 67,
      "=": 175,
      "forall": 1,
      "let": 558,
      "BitVec": 47,
      "bvneg": 8,
      "bvadd": 11,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199332,
    "benchmark_name": "015.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 13494,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/015.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 25,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 75,
    "symbol_counts": {
      "Bool": 10,
      "ite": 85,
      "not": 87,
      "or": 120,
      "and": 30,
      "=": 120,
      "forall": 1,
      "let": 74,
      "BitVec": 40,
      "bvneg": 6,
      "bvadd": 10,
      "bvsle": 4,
      "bvsge": 2
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199333,
    "benchmark_name": "084.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 19140,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/084.smt2",
    "asserts_count": 14,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 117,
      "or": 139,
      "and": 60,
      "=": 137,
      "forall": 1,
      "let": 196,
      "BitVec": 42,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199334,
    "benchmark_name": "046.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 19123,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/046.smt2",
    "asserts_count": 20,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 170,
    "symbol_counts": {
      "Bool": 10,
      "ite": 74,
      "not": 148,
      "or": 140,
      "and": 66,
      "=": 138,
      "forall": 1,
      "let": 211,
      "BitVec": 42,
      "bvneg": 9,
      "bvadd": 11,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199342,
    "benchmark_name": "008.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 27685,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/008.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 37,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 517,
    "symbol_counts": {
      "Bool": 12,
      "ite": 48,
      "not": 73,
      "or": 188,
      "and": 40,
      "=": 188,
      "forall": 1,
      "let": 548,
      "BitVec": 56,
      "bvneg": 5,
      "bvadd": 9,
      "bvmul": 1,
      "bvsle": 4,
      "bvsge": 2
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199344,
    "benchmark_name": "050.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 20935,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/050.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 205,
    "symbol_counts": {
      "Bool": 10,
      "ite": 78,
      "not": 112,
      "or": 181,
      "and": 75,
      "=": 178,
      "forall": 1,
      "let": 216,
      "BitVec": 47,
      "bvneg": 10,
      "bvadd": 16,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199346,
    "benchmark_name": "125.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 25138,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/125.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 464,
    "symbol_counts": {
      "Bool": 6,
      "ite": 30,
      "not": 64,
      "or": 166,
      "and": 36,
      "=": 161,
      "forall": 1,
      "let": 485,
      "BitVec": 41,
      "bvneg": 12,
      "bvadd": 15,
      "bvsle": 10,
      "bvsge": 5
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199347,
    "benchmark_name": "035.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 17453,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/035.smt2",
    "asserts_count": 9,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 170,
    "symbol_counts": {
      "Bool": 10,
      "ite": 74,
      "not": 96,
      "or": 140,
      "and": 55,
      "=": 138,
      "forall": 1,
      "let": 182,
      "BitVec": 42,
      "bvneg": 9,
      "bvadd": 11,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199351,
    "benchmark_name": "058.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 22485,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/058.smt2",
    "asserts_count": 12,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 205,
    "symbol_counts": {
      "Bool": 10,
      "ite": 78,
      "not": 132,
      "or": 181,
      "and": 83,
      "=": 178,
      "forall": 1,
      "let": 255,
      "BitVec": 47,
      "bvneg": 10,
      "bvadd": 16,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199354,
    "benchmark_name": "148.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 7009,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/148.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 14,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 77,
    "symbol_counts": {
      "Bool": 4,
      "ite": 21,
      "not": 41,
      "or": 51,
      "and": 23,
      "=": 48,
      "forall": 1,
      "let": 73,
      "BitVec": 20,
      "bvneg": 14,
      "bvadd": 18,
      "bvsle": 3,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199355,
    "benchmark_name": "110.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 12302,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/110.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 27,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 39,
    "symbol_counts": {
      "Bool": 6,
      "ite": 94,
      "not": 77,
      "or": 107,
      "and": 27,
      "=": 111,
      "forall": 1,
      "let": 41,
      "BitVec": 34,
      "bvneg": 10,
      "bvadd": 21,
      "bvsle": 8,
      "bvsge": 4
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199363,
    "benchmark_name": "064.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 8075,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/064.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 93,
    "symbol_counts": {
      "Bool": 10,
      "ite": 15,
      "not": 30,
      "or": 29,
      "and": 31,
      "=": 25,
      "forall": 1,
      "let": 136,
      "BitVec": 22,
      "bvneg": 2,
      "bvadd": 3,
      "bvsle": 2,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199371,
    "benchmark_name": "113.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 11492,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/113.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 27,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 60,
    "symbol_counts": {
      "Bool": 6,
      "ite": 63,
      "not": 69,
      "or": 95,
      "and": 30,
      "=": 98,
      "forall": 1,
      "let": 64,
      "BitVec": 34,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 8,
      "bvsge": 4
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199372,
    "benchmark_name": "070.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 10284,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/070.smt2",
    "asserts_count": 4,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 85,
    "symbol_counts": {
      "Bool": 10,
      "ite": 49,
      "not": 61,
      "or": 62,
      "and": 32,
      "=": 61,
      "forall": 1,
      "let": 90,
      "BitVec": 32,
      "bvneg": 5,
      "bvadd": 9,
      "bvsle": 4,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199376,
    "benchmark_name": "083.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 19089,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/083.smt2",
    "asserts_count": 13,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 116,
      "or": 139,
      "and": 59,
      "=": 137,
      "forall": 1,
      "let": 196,
      "BitVec": 42,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199378,
    "benchmark_name": "041.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 18178,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/041.smt2",
    "asserts_count": 15,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 170,
    "symbol_counts": {
      "Bool": 10,
      "ite": 74,
      "not": 123,
      "or": 140,
      "and": 61,
      "=": 138,
      "forall": 1,
      "let": 191,
      "BitVec": 42,
      "bvneg": 9,
      "bvadd": 11,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199379,
    "benchmark_name": "126.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 17902,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/126.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 87,
    "symbol_counts": {
      "Bool": 6,
      "ite": 127,
      "not": 100,
      "or": 167,
      "and": 36,
      "=": 168,
      "forall": 1,
      "let": 96,
      "BitVec": 41,
      "bvneg": 15,
      "bvadd": 23,
      "bvsle": 10,
      "bvsge": 5
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199380,
    "benchmark_name": "101.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 22903,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/101.smt2",
    "asserts_count": 11,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 191,
    "symbol_counts": {
      "Bool": 10,
      "ite": 120,
      "not": 121,
      "or": 176,
      "and": 80,
      "=": 172,
      "forall": 1,
      "let": 236,
      "BitVec": 47,
      "bvneg": 10,
      "bvadd": 16,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199381,
    "benchmark_name": "190.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 25218,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/190.smt2",
    "asserts_count": 57,
    "declare_fun_count": 0,
    "declare_const_count": 25,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 147,
    "symbol_counts": {
      "ite": 45,
      "not": 433,
      "or": 98,
      "and": 94,
      "=": 108,
      "forall": 1,
      "let": 419,
      "BitVec": 43,
      "bvneg": 8,
      "bvadd": 10,
      "bvsle": 4,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199383,
    "benchmark_name": "182.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 7859,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/182.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 30,
    "symbol_counts": {
      "Bool": 6,
      "ite": 56,
      "not": 53,
      "or": 73,
      "and": 15,
      "=": 79,
      "forall": 1,
      "let": 24,
      "BitVec": 29,
      "bvneg": 4,
      "bvadd": 13,
      "bvmul": 6,
      "bvsle": 3,
      "bvsge": 2
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199387,
    "benchmark_name": "154.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6143,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/154.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 104,
    "symbol_counts": {
      "Bool": 4,
      "ite": 16,
      "not": 17,
      "or": 21,
      "and": 9,
      "=": 25,
      "forall": 1,
      "let": 104,
      "BitVec": 17,
      "bvneg": 3,
      "bvadd": 5,
      "bvmul": 1,
      "bvsle": 8,
      "bvsge": 4
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199388,
    "benchmark_name": "040.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 17991,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/040.smt2",
    "asserts_count": 14,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 170,
    "symbol_counts": {
      "Bool": 10,
      "ite": 74,
      "not": 118,
      "or": 140,
      "and": 60,
      "=": 138,
      "forall": 1,
      "let": 187,
      "BitVec": 42,
      "bvneg": 9,
      "bvadd": 11,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199390,
    "benchmark_name": "174.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 10618,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/174.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 25,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 55,
    "symbol_counts": {
      "Bool": 10,
      "ite": 77,
      "not": 52,
      "or": 79,
      "and": 33,
      "=": 80,
      "forall": 1,
      "let": 60,
      "BitVec": 35,
      "bvneg": 3,
      "bvadd": 6,
      "bvsle": 2,
      "bvsge": 2
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199391,
    "benchmark_name": "076.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 17958,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/076.smt2",
    "asserts_count": 6,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 85,
      "or": 139,
      "and": 52,
      "=": 137,
      "forall": 1,
      "let": 173,
      "BitVec": 42,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199395,
    "benchmark_name": "117.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 12854,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/117.smt2",
    "asserts_count": 8,
    "declare_fun_count": 0,
    "declare_const_count": 27,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 102,
    "symbol_counts": {
      "Bool": 6,
      "ite": 59,
      "not": 63,
      "or": 95,
      "and": 34,
      "=": 99,
      "forall": 1,
      "let": 111,
      "BitVec": 34,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 8,
      "bvsge": 4
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199400,
    "benchmark_name": "077.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 18034,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/077.smt2",
    "asserts_count": 7,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "Bool": 10,
      "ite": 103,
      "not": 89,
      "or": 139,
      "and": 53,
      "=": 137,
      "forall": 1,
      "let": 173,
      "BitVec": 42,
      "bvneg": 10,
      "bvadd": 12,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199405,
    "benchmark_name": "033.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 17324,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/033.smt2",
    "asserts_count": 7,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 170,
    "symbol_counts": {
      "Bool": 10,
      "ite": 74,
      "not": 91,
      "or": 140,
      "and": 53,
      "=": 138,
      "forall": 1,
      "let": 182,
      "BitVec": 42,
      "bvneg": 9,
      "bvadd": 11,
      "bvsle": 5,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199408,
    "benchmark_name": "095.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 21851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/095.smt2",
    "asserts_count": 5,
    "declare_fun_count": 0,
    "declare_const_count": 32,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 191,
    "symbol_counts": {
      "Bool": 10,
      "ite": 120,
      "not": 110,
      "or": 176,
      "and": 74,
      "=": 172,
      "forall": 1,
      "let": 210,
      "BitVec": 47,
      "bvneg": 10,
      "bvadd": 16,
      "bvsle": 6,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199410,
    "benchmark_name": "150.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 12184,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/150.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 14,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 236,
    "symbol_counts": {
      "Bool": 4,
      "ite": 16,
      "not": 37,
      "or": 77,
      "and": 23,
      "=": 76,
      "forall": 1,
      "let": 248,
      "BitVec": 24,
      "bvneg": 8,
      "bvadd": 13,
      "bvsle": 4,
      "bvsge": 3
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199412,
    "benchmark_name": "006.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 12271,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-psyco",
    "smtlib_path": "BV/2017-Preiner-psyco/006.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 37,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 161,
    "symbol_counts": {
      "Bool": 12,
      "ite": 26,
      "not": 47,
      "or": 52,
      "and": 42,
      "=": 47,
      "forall": 1,
      "let": 218,
      "BitVec": 33,
      "bvneg": 4,
      "bvadd": 6,
      "bvmul": 1,
      "bvsle": 2,
      "bvsge": 2
    },
    "description": "Generated by PSyCO 0.1\n More info in N. P. Lopes and J. Monteiro. Weakest Precondition Synthesis for\n Compiler Optimizations, VMCAI'14.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199414,
    "benchmark_name": "no-extern-loop_unsat_subset/medium.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 322940,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/no-extern-loop_unsat_subset/medium.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6693,
    "symbol_counts": {
      "Bool": 2,
      "ite": 1413,
      "not": 210,
      "or": 151,
      "and": 210,
      "=": 1502,
      "forall": 1,
      "let": 6687,
      "BitVec": 8,
      "concat": 424,
      "extract": 1690,
      "bvnot": 90,
      "bvand": 30,
      "bvor": 30,
      "bvxor": 30,
      "bvneg": 61,
      "bvadd": 210,
      "bvmul": 31,
      "bvule": 64,
      "bvslt": 60,
      "bvsle": 60,
      "bvlshr": 30,
      "bvashr": 30,
      "zero_extend": 300,
      "sign_extend": 60
    }
  },
  {
    "benchmark_id": 199415,
    "benchmark_name": "no-extern-loop_unsat_subset/easy.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 65510,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/no-extern-loop_unsat_subset/easy.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 1378,
    "symbol_counts": {
      "Bool": 2,
      "ite": 285,
      "not": 42,
      "or": 31,
      "and": 42,
      "=": 302,
      "forall": 1,
      "let": 1372,
      "BitVec": 7,
      "concat": 104,
      "extract": 345,
      "bvnot": 18,
      "bvand": 6,
      "bvor": 6,
      "bvxor": 6,
      "bvneg": 12,
      "bvadd": 42,
      "bvmul": 6,
      "bvule": 16,
      "bvslt": 12,
      "bvsle": 12,
      "bvlshr": 6,
      "bvashr": 6,
      "zero_extend": 60,
      "sign_extend": 12
    }
  },
  {
    "benchmark_id": 199416,
    "benchmark_name": "extern-loop_unsat_subset/easy.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 494633,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/extern-loop_unsat_subset/easy.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 24,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10208,
    "symbol_counts": {
      "Bool": 2,
      "ite": 2145,
      "not": 294,
      "or": 211,
      "and": 294,
      "=": 2270,
      "forall": 1,
      "let": 10202,
      "BitVec": 9,
      "concat": 646,
      "extract": 2698,
      "bvnot": 126,
      "bvand": 42,
      "bvor": 42,
      "bvxor": 42,
      "bvneg": 84,
      "bvadd": 336,
      "bvmul": 42,
      "bvule": 88,
      "bvslt": 84,
      "bvsle": 84,
      "bvshl": 1,
      "bvlshr": 42,
      "bvashr": 42,
      "zero_extend": 504,
      "sign_extend": 84
    }
  },
  {
    "benchmark_id": 199418,
    "benchmark_name": "no-extern-loop_sat_subset/easy1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 224710,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/no-extern-loop_sat_subset/easy1.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 4676,
    "symbol_counts": {
      "true": 42,
      "false": 42,
      "Bool": 4,
      "ite": 1097,
      "not": 126,
      "or": 99,
      "and": 126,
      "=": 1164,
      "forall": 1,
      "let": 4670,
      "BitVec": 10,
      "concat": 360,
      "extract": 1103,
      "bvnot": 42,
      "bvand": 28,
      "bvor": 14,
      "bvxor": 14,
      "bvneg": 28,
      "bvadd": 113,
      "bvmul": 14,
      "bvule": 32,
      "bvslt": 28,
      "bvsle": 28,
      "bvlshr": 29,
      "bvashr": 14,
      "zero_extend": 182,
      "sign_extend": 28
    }
  },
  {
    "benchmark_id": 199420,
    "benchmark_name": "no-extern-loop_unsat_subset/hard.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 8725610,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/no-extern-loop_unsat_subset/hard.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 25,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 158985,
    "symbol_counts": {
      "Bool": 2,
      "ite": 33846,
      "not": 5040,
      "or": 3601,
      "and": 5040,
      "=": 36002,
      "forall": 1,
      "let": 158979,
      "BitVec": 6,
      "concat": 9184,
      "extract": 40334,
      "bvnot": 2160,
      "bvand": 720,
      "bvor": 720,
      "bvxor": 720,
      "bvneg": 1440,
      "bvadd": 5040,
      "bvmul": 722,
      "bvsub": 2,
      "bvult": 1,
      "bvule": 1444,
      "bvslt": 1440,
      "bvsle": 1442,
      "bvlshr": 720,
      "bvashr": 720,
      "zero_extend": 7200,
      "sign_extend": 1440
    }
  },
  {
    "benchmark_id": 199422,
    "benchmark_name": "extern-loop_sat_subset/medium2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 5425307,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/extern-loop_sat_subset/medium2.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 25,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 103501,
    "symbol_counts": {
      "Bool": 2,
      "ite": 22263,
      "not": 2940,
      "or": 2101,
      "and": 2940,
      "=": 23522,
      "forall": 1,
      "let": 103495,
      "BitVec": 11,
      "concat": 6029,
      "extract": 27312,
      "bvnot": 1260,
      "bvand": 420,
      "bvor": 420,
      "bvxor": 420,
      "bvneg": 840,
      "bvadd": 3362,
      "bvmul": 420,
      "bvule": 844,
      "bvslt": 840,
      "bvsle": 840,
      "bvlshr": 421,
      "bvashr": 420,
      "zero_extend": 5040,
      "sign_extend": 840
    }
  },
  {
    "benchmark_id": 199424,
    "benchmark_name": "no-extern-loop_sat_subset/easy4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1374187,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/no-extern-loop_sat_subset/easy4.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 27537,
    "symbol_counts": {
      "true": 252,
      "false": 252,
      "Bool": 4,
      "ite": 6557,
      "not": 756,
      "or": 589,
      "and": 756,
      "=": 6974,
      "forall": 1,
      "let": 27531,
      "BitVec": 10,
      "concat": 1801,
      "extract": 6563,
      "bvnot": 252,
      "bvand": 168,
      "bvor": 84,
      "bvxor": 84,
      "bvneg": 168,
      "bvadd": 673,
      "bvmul": 84,
      "bvule": 172,
      "bvslt": 168,
      "bvsle": 168,
      "bvlshr": 169,
      "bvashr": 84,
      "zero_extend": 1092,
      "sign_extend": 168
    }
  },
  {
    "benchmark_id": 199425,
    "benchmark_name": "08.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2613,
    "evaluation": "SMT-COMP 2024",
    "family": "llvm13-smtlib",
    "smtlib_path": "BV/llvm13-smtlib/08.smt2",
    "asserts_count": 7,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 12,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 2,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "not": 4,
      "or": 6,
      "and": 6,
      "=>": 3,
      "=": 9,
      "forall": 1,
      "let": 1,
      "BitVec": 1,
      "concat": 1,
      "extract": 2,
      "bvadd": 1,
      "bvsub": 2,
      "bvult": 3,
      "bvule": 2,
      "bvugt": 2,
      "zero_extend": 1
    },
    "description": "VCs derived from LLVM's source code (lib/Support/ConstantRange.cpp)\n More info in N. P. Lopes. Verifying Optimizations using SMT Solvers,\n LLVM Developers' Meeting, 2013."
  },
  {
    "benchmark_id": 199426,
    "benchmark_name": "07.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2645,
    "evaluation": "SMT-COMP 2024",
    "family": "llvm13-smtlib",
    "smtlib_path": "BV/llvm13-smtlib/07.smt2",
    "asserts_count": 7,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 12,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 2,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "not": 4,
      "or": 6,
      "and": 6,
      "=>": 3,
      "=": 9,
      "forall": 1,
      "let": 1,
      "BitVec": 1,
      "concat": 1,
      "extract": 2,
      "bvadd": 1,
      "bvsub": 2,
      "bvult": 3,
      "bvule": 2,
      "bvugt": 2,
      "zero_extend": 1
    },
    "description": "VCs derived from LLVM's source code (lib/Support/ConstantRange.cpp)\n More info in N. P. Lopes. Verifying Optimizations using SMT Solvers,\n LLVM Developers' Meeting, 2013."
  },
  {
    "benchmark_id": 199427,
    "benchmark_name": "03.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2691,
    "evaluation": "SMT-COMP 2024",
    "family": "llvm13-smtlib",
    "smtlib_path": "BV/llvm13-smtlib/03.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 15,
    "define_fun_rec_count": 0,
    "constant_fun_count": 1,
    "define_sort_count": 4,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "Bool": 8,
      "ite": 8,
      "not": 2,
      "or": 4,
      "and": 6,
      "=>": 2,
      "=": 10,
      "forall": 1,
      "BitVec": 1,
      "concat": 1,
      "extract": 4,
      "bvadd": 1,
      "bvsub": 1,
      "bvult": 5,
      "bvule": 4,
      "bvugt": 2,
      "zero_extend": 1,
      "sign_extend": 5
    },
    "description": "VCs derived from LLVM's source code (lib/Support/ConstantRange.cpp)\n More info in N. P. Lopes. Verifying Optimizations using SMT Solvers,\n LLVM Developers' Meeting, 2013."
  },
  {
    "benchmark_id": 199428,
    "benchmark_name": "05.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2453,
    "evaluation": "SMT-COMP 2024",
    "family": "llvm13-smtlib",
    "smtlib_path": "BV/llvm13-smtlib/05.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 14,
    "define_fun_rec_count": 0,
    "constant_fun_count": 1,
    "define_sort_count": 4,
    "declare_datatype_count": 0,
    "max_term_depth": 5,
    "symbol_counts": {
      "Bool": 7,
      "ite": 7,
      "not": 2,
      "or": 3,
      "and": 5,
      "=>": 1,
      "=": 8,
      "forall": 1,
      "BitVec": 1,
      "concat": 1,
      "extract": 4,
      "bvsub": 1,
      "bvult": 5,
      "bvule": 4,
      "bvugt": 2,
      "zero_extend": 4
    },
    "description": "VCs derived from LLVM's source code (lib/Support/ConstantRange.cpp)\n More info in N. P. Lopes. Verifying Optimizations using SMT Solvers,\n LLVM Developers' Meeting, 2013."
  },
  {
    "benchmark_id": 199430,
    "benchmark_name": "01.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2645,
    "evaluation": "SMT-COMP 2024",
    "family": "llvm13-smtlib",
    "smtlib_path": "BV/llvm13-smtlib/01.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 15,
    "define_fun_rec_count": 0,
    "constant_fun_count": 1,
    "define_sort_count": 4,
    "declare_datatype_count": 0,
    "max_term_depth": 5,
    "symbol_counts": {
      "Bool": 8,
      "ite": 7,
      "not": 2,
      "or": 4,
      "and": 6,
      "=>": 2,
      "=": 9,
      "forall": 1,
      "BitVec": 1,
      "concat": 1,
      "extract": 4,
      "bvadd": 1,
      "bvsub": 1,
      "bvult": 5,
      "bvule": 4,
      "bvugt": 2,
      "sign_extend": 4
    },
    "description": "VCs derived from LLVM's source code (lib/Support/ConstantRange.cpp)\n More info in N. P. Lopes. Verifying Optimizations using SMT Solvers,\n LLVM Developers' Meeting, 2013."
  },
  {
    "benchmark_id": 199434,
    "benchmark_name": "oggenc/363_oggenc.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 506452,
    "evaluation": "SMT-COMP 2024",
    "family": "Alive2",
    "smtlib_path": "BV/20210301-Alive2/oggenc/363_oggenc.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 37,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 243,
    "symbol_counts": {
      "ite": 426,
      "not": 233,
      "or": 123,
      "and": 371,
      "=": 769,
      "forall": 31,
      "let": 4182,
      "BitVec": 682,
      "concat": 16683,
      "extract": 1588,
      "bvadd": 1195,
      "bvmul": 1091,
      "bvsdiv": 126,
      "bvsle": 215
    },
    "description": "Alive2 compiler optimization refinement query [1].\n\n[1] \"Alive2: Bounded Translation Validation for LLVM\", PLDI'21."
  },
  {
    "benchmark_id": 199436,
    "benchmark_name": "oggenc/386_oggenc.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 389974,
    "evaluation": "SMT-COMP 2024",
    "family": "Alive2",
    "smtlib_path": "BV/20210301-Alive2/oggenc/386_oggenc.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 37,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 220,
    "symbol_counts": {
      "ite": 385,
      "not": 202,
      "or": 92,
      "and": 283,
      "=": 624,
      "forall": 31,
      "let": 3491,
      "BitVec": 682,
      "concat": 11393,
      "extract": 1196,
      "bvadd": 1174,
      "bvmul": 1030,
      "bvsdiv": 149,
      "bvsle": 218
    },
    "description": "Alive2 compiler optimization refinement query [1].\n\n[1] \"Alive2: Bounded Translation Validation for LLVM\", PLDI'21."
  },
  {
    "benchmark_id": 199438,
    "benchmark_name": "sqlite3/773_sqlite3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3920,
    "evaluation": "SMT-COMP 2024",
    "family": "Alive2-partial-undef",
    "smtlib_path": "BV/20210301-Alive2-partial-undef/sqlite3/773_sqlite3.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 8,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 52,
    "symbol_counts": {
      "ite": 8,
      "not": 30,
      "or": 25,
      "and": 32,
      "=": 46,
      "forall": 1,
      "let": 44,
      "BitVec": 2,
      "bvnot": 2,
      "bvand": 8,
      "bvor": 8
    },
    "description": "Alive2 compiler optimization refinement query [1].\n\n[1] \"Alive2: Bounded Translation Validation for LLVM\", PLDI'21."
  },
  {
    "benchmark_id": 199439,
    "benchmark_name": "ph7/626_ph7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 12274,
    "evaluation": "SMT-COMP 2024",
    "family": "Alive2-partial-undef",
    "smtlib_path": "BV/20210301-Alive2-partial-undef/ph7/626_ph7.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 21,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 165,
    "symbol_counts": {
      "ite": 30,
      "not": 31,
      "or": 32,
      "and": 103,
      "=": 121,
      "forall": 1,
      "let": 157,
      "BitVec": 15,
      "bvnot": 2,
      "bvand": 75,
      "bvor": 73
    },
    "description": "Alive2 compiler optimization refinement query [1].\n\n[1] \"Alive2: Bounded Translation Validation for LLVM\", PLDI'21."
  },
  {
    "benchmark_id": 199440,
    "benchmark_name": "ph7/659_ph7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 6525,
    "evaluation": "SMT-COMP 2024",
    "family": "Alive2-partial-undef",
    "smtlib_path": "BV/20210301-Alive2-partial-undef/ph7/659_ph7.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 81,
    "symbol_counts": {
      "ite": 22,
      "not": 16,
      "or": 15,
      "and": 37,
      "=": 19,
      "forall": 1,
      "let": 74,
      "BitVec": 9,
      "bvnot": 1,
      "bvand": 36,
      "bvor": 35,
      "bvadd": 12,
      "bvsle": 29,
      "sign_extend": 12
    },
    "description": "Alive2 compiler optimization refinement query [1].\n\n[1] \"Alive2: Bounded Translation Validation for LLVM\", PLDI'21."
  },
  {
    "benchmark_id": 199443,
    "benchmark_name": "NUM917=1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 607,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-tptp",
    "smtlib_path": "BV/2017-Preiner-tptp/NUM917=1.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 0,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "=": 1,
      "forall": 1,
      "exists": 1,
      "BitVec": 3,
      "bvsub": 1
    },
    "description": "These benchmarks are translations from the TPTP Library (Thousands of\nProblems for Theorem Provers), see http://www.cs.miami.edu/~tptp/\n\nThe TPTP is maintained by Geoff Sutcliffe, and he contributed this\nselection of benchmarks to SMT-LIB.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199445,
    "benchmark_name": "no-extern-loop_sat_subset/medium2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 7177566,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/no-extern-loop_sat_subset/medium2.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 137108,
    "symbol_counts": {
      "true": 1260,
      "false": 1260,
      "Bool": 4,
      "ite": 32765,
      "not": 3780,
      "or": 2941,
      "and": 3780,
      "=": 34862,
      "forall": 1,
      "let": 137102,
      "BitVec": 11,
      "concat": 8554,
      "extract": 32772,
      "bvnot": 1260,
      "bvand": 840,
      "bvor": 420,
      "bvxor": 420,
      "bvneg": 840,
      "bvadd": 3362,
      "bvmul": 420,
      "bvule": 844,
      "bvslt": 840,
      "bvsle": 840,
      "bvlshr": 841,
      "bvashr": 420,
      "zero_extend": 5460,
      "sign_extend": 840
    }
  },
  {
    "benchmark_id": 199447,
    "benchmark_name": "extern-loop_unsat_subset/medium.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 11234473,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/extern-loop_unsat_subset/medium.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 24,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 202448,
    "symbol_counts": {
      "Bool": 2,
      "ite": 42843,
      "not": 5880,
      "or": 4201,
      "and": 5880,
      "=": 45362,
      "forall": 1,
      "let": 202442,
      "BitVec": 11,
      "concat": 11736,
      "extract": 53772,
      "bvnot": 2520,
      "bvand": 840,
      "bvor": 840,
      "bvxor": 840,
      "bvneg": 1680,
      "bvadd": 6722,
      "bvmul": 840,
      "bvule": 1684,
      "bvslt": 1680,
      "bvsle": 1680,
      "bvshl": 1,
      "bvlshr": 840,
      "bvashr": 840,
      "zero_extend": 10080,
      "sign_extend": 1680
    }
  },
  {
    "benchmark_id": 199462,
    "benchmark_name": "oggenc/283_oggenc.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 504159,
    "evaluation": "SMT-COMP 2024",
    "family": "Alive2",
    "smtlib_path": "BV/20210301-Alive2/oggenc/283_oggenc.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 37,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 252,
    "symbol_counts": {
      "ite": 364,
      "not": 233,
      "or": 123,
      "and": 342,
      "=": 740,
      "forall": 31,
      "let": 4199,
      "BitVec": 682,
      "concat": 16640,
      "extract": 1588,
      "bvadd": 1223,
      "bvmul": 1090,
      "bvsdiv": 124,
      "bvsle": 215
    },
    "description": "Alive2 compiler optimization refinement query [1].\n\n[1] \"Alive2: Bounded Translation Validation for LLVM\", PLDI'21."
  },
  {
    "benchmark_id": 199483,
    "benchmark_name": "no-extern-loop_sat_subset/medium0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 15051510,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/no-extern-loop_sat_subset/medium0.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 275543,
    "symbol_counts": {
      "true": 2520,
      "false": 2520,
      "Bool": 4,
      "ite": 65528,
      "not": 7560,
      "or": 5881,
      "and": 7560,
      "=": 70563,
      "forall": 1,
      "let": 275537,
      "BitVec": 11,
      "concat": 16780,
      "extract": 66373,
      "bvnot": 2520,
      "bvand": 1680,
      "bvor": 840,
      "bvxor": 840,
      "bvneg": 1680,
      "bvadd": 6720,
      "bvmul": 842,
      "bvsub": 2,
      "bvult": 1,
      "bvule": 1684,
      "bvslt": 1680,
      "bvsle": 1682,
      "bvlshr": 1680,
      "bvashr": 840,
      "zero_extend": 10920,
      "sign_extend": 1680
    }
  },
  {
    "benchmark_id": 199487,
    "benchmark_name": "extern-loop_sat_subset/hard0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 9373158,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/extern-loop_sat_subset/hard0.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 30,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 171230,
    "symbol_counts": {
      "Bool": 2,
      "ite": 36726,
      "not": 5040,
      "or": 3601,
      "and": 5040,
      "=": 38882,
      "forall": 1,
      "let": 171224,
      "BitVec": 6,
      "concat": 9189,
      "extract": 44654,
      "bvnot": 2160,
      "bvand": 720,
      "bvor": 720,
      "bvxor": 720,
      "bvneg": 1440,
      "bvadd": 5760,
      "bvmul": 722,
      "bvsub": 2,
      "bvult": 1,
      "bvule": 1444,
      "bvslt": 1440,
      "bvsle": 1442,
      "bvlshr": 720,
      "bvashr": 720,
      "zero_extend": 8640,
      "sign_extend": 1440
    }
  },
  {
    "benchmark_id": 199522,
    "benchmark_name": "no-extern-loop_sat_subset/medium1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 7177992,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/no-extern-loop_sat_subset/medium1.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 137108,
    "symbol_counts": {
      "true": 1260,
      "false": 1260,
      "Bool": 4,
      "ite": 32765,
      "not": 3780,
      "or": 2941,
      "and": 3780,
      "=": 34862,
      "forall": 1,
      "let": 137102,
      "BitVec": 11,
      "concat": 8554,
      "extract": 32772,
      "bvnot": 1260,
      "bvand": 840,
      "bvor": 420,
      "bvxor": 420,
      "bvneg": 840,
      "bvadd": 3362,
      "bvmul": 420,
      "bvule": 844,
      "bvslt": 840,
      "bvsle": 840,
      "bvlshr": 841,
      "bvashr": 420,
      "zero_extend": 5460,
      "sign_extend": 840
    }
  },
  {
    "benchmark_id": 199528,
    "benchmark_name": "intersection-example-simple.proof-node677435.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2865,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node677435.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 677435 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199542,
    "benchmark_name": "ETCS-essentials-node4106.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2365,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/ETCS-essentials-node4106.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 1,
      "and": 8,
      "=>": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 7,
      "bvmul": 19,
      "bvsub": 3,
      "bvsdiv": 4,
      "bvsle": 6,
      "bvsgt": 1,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: ETCS-essentials, node 4106 For more info see: @see \"Andre Platzer. Differential dynamic logic for hybrid systems. Journal of Automated Reasoning, 41(2), pages 143-189, 2008.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199565,
    "benchmark_name": "intersection-example-onelane.proof-node24127.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2475,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node24127.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 17,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 24127 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199571,
    "benchmark_name": "extern-loop_sat_subset/hard1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 39158532,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/extern-loop_sat_subset/hard1.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 25,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 619440,
    "symbol_counts": {
      "Bool": 2,
      "ite": 133565,
      "not": 17640,
      "or": 12601,
      "and": 17640,
      "=": 141122,
      "forall": 1,
      "let": 619434,
      "BitVec": 12,
      "concat": 34764,
      "extract": 163813,
      "bvnot": 7560,
      "bvand": 2520,
      "bvor": 2520,
      "bvxor": 2520,
      "bvneg": 5040,
      "bvadd": 20160,
      "bvmul": 2521,
      "bvsub": 1,
      "bvult": 1,
      "bvule": 5044,
      "bvslt": 5040,
      "bvsle": 5041,
      "bvlshr": 2520,
      "bvashr": 2520,
      "zero_extend": 30240,
      "sign_extend": 5040
    }
  },
  {
    "benchmark_id": 199594,
    "benchmark_name": "intersection-example-simple.proof-node532347.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2820,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node532347.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 532347 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199598,
    "benchmark_name": "intersection-example-simple.proof-node385461.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node385461.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 385461 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199600,
    "benchmark_name": "intersection-example-simple.proof-node601999.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2849,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node601999.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 601999 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199610,
    "benchmark_name": "intersection-example-simple.proof-node252045.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2900,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node252045.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 252045 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199642,
    "benchmark_name": "intersection-example-simple.proof-node365475.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node365475.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 365475 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199647,
    "benchmark_name": "intersection-example-onelane.proof-node21762.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2371,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node21762.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 21762 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199681,
    "benchmark_name": "intersection-example-simple.proof-node391949.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2836,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node391949.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 391949 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199687,
    "benchmark_name": "binary_driver-2007-10-09-node8745.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3046,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/binary_driver-2007-10-09-node8745.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 15,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 2,
      "and": 15,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 7,
      "bvmul": 22,
      "bvsub": 6,
      "bvsdiv": 4,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: binary_driver-2007-10-09, node 8745 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199690,
    "benchmark_name": "intersection-example-simple.proof-node622752.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2865,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node622752.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 622752 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199700,
    "benchmark_name": "bouncing-ball-simple-node5587.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2352,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/bouncing-ball-simple-node5587.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "and": 11,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "BitVec": 1,
      "bvneg": 5,
      "bvadd": 8,
      "bvmul": 11,
      "bvsdiv": 2,
      "bvsle": 5,
      "bvsgt": 1,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: bouncing-ball-simple, node 5587 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199702,
    "benchmark_name": "intersection-example-simple.proof-node672522.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2825,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node672522.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 672522 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199710,
    "benchmark_name": "intersection-example-simple.proof-node550504.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2793,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node550504.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 550504 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199714,
    "benchmark_name": "bouncing-ball-simple-node5981.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2265,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/bouncing-ball-simple-node5981.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 9,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "BitVec": 1,
      "bvneg": 3,
      "bvadd": 7,
      "bvmul": 10,
      "bvsdiv": 2,
      "bvsle": 5,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: bouncing-ball-simple, node 5981 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199720,
    "benchmark_name": "intersection-example-simple.proof-node351731.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node351731.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 351731 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199738,
    "benchmark_name": "intersection-example-onelane.proof-node44538.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2703,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node44538.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 18,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 7,
      "bvsdiv": 3,
      "bvslt": 2,
      "bvsle": 5,
      "bvsgt": 6,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 44538 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199743,
    "benchmark_name": "intersection-example-simple.proof-node172099.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node172099.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 172099 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199746,
    "benchmark_name": "intersection-example-simple.proof-node488227.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node488227.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 488227 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199764,
    "benchmark_name": "intersection-example-onelane.proof-node32497.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2390,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node32497.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 15,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 32497 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199768,
    "benchmark_name": "intersection-example-simple.proof-node267466.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2721,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node267466.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 267466 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199770,
    "benchmark_name": "intersection-example-simple.proof-node248047.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2801,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node248047.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 248047 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199772,
    "benchmark_name": "intersection-example-onelane.proof-node38802.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3025,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node38802.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 10,
      "bvmul": 16,
      "bvsdiv": 6,
      "bvslt": 2,
      "bvsle": 6,
      "bvsgt": 6,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 38802 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199773,
    "benchmark_name": "intersection-example-simple.proof-node253609.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2892,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node253609.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 253609 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199801,
    "benchmark_name": "intersection-example-onelane.proof-node6814.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2335,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node6814.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 15,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 2,
      "bvmul": 2,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 6814 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199806,
    "benchmark_name": "intersection-example-simple.proof-node99986.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2708,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node99986.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 99986 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199810,
    "benchmark_name": "intersection-example-simple.proof-node271799.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2720,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node271799.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 271799 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199826,
    "benchmark_name": "intersection-example-simple.proof-node618750.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2790,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node618750.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 618750 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199847,
    "benchmark_name": "vsl.proof-node1377.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2275,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/vsl.proof-node1377.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 9,
      "=>": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 11,
      "bvsub": 1,
      "bvsdiv": 2,
      "bvsle": 5,
      "bvsgt": 2,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: vsl.proof, node 1377 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199865,
    "benchmark_name": "intersection-example-simple.proof-node268443.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2758,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node268443.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 268443 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199875,
    "benchmark_name": "intersection-example-simple.proof-node737898.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2876,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node737898.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 737898 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199896,
    "benchmark_name": "dccs-example-simple-node3459.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2316,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/dccs-example-simple-node3459.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "exists": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 6,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: dccs-example-simple, node 3459 For more info see: @see \"Sarah M. Loos, Andre Platzer, and Ligia Nistor. Adaptive cruise control: Hybrid, distributed, and now formally verified. In Michael Butler and Wolfram Schulte, editors, 17th International Symposium on Formal Methods, FM, Limerick, Ireland, Proceedings, volume 6664 of LNCS, pages 42-56. Springer, 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199898,
    "benchmark_name": "intersection-example-simple.proof-node621704.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2849,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node621704.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 621704 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199911,
    "benchmark_name": "intersection-example-simple.proof-node270992.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2809,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node270992.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 270992 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199918,
    "benchmark_name": "intersection-example-simple.proof-node529901.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2801,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node529901.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 529901 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199938,
    "benchmark_name": "intersection-example-simple.proof-node54865.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2740,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node54865.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 54865 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199959,
    "benchmark_name": "intersection-example-simple.proof-node674647.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node674647.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 674647 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199964,
    "benchmark_name": "intersection-example-simple.proof-node703624.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node703624.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 703624 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199981,
    "benchmark_name": "intersection-example-simple.proof-node388424.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node388424.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 388424 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199990,
    "benchmark_name": "intersection-example-simple.proof-node532026.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2828,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node532026.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 532026 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 199991,
    "benchmark_name": "intersection-example-simple.proof-node603757.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2820,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node603757.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 603757 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200021,
    "benchmark_name": "intersection-example-simple.proof-node384248.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2774,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node384248.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 384248 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200032,
    "benchmark_name": "intersection-example-simple.proof-node676430.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2897,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node676430.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 676430 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200049,
    "benchmark_name": "dccs-example-simple-node3457.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2306,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/dccs-example-simple-node3457.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "exists": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: dccs-example-simple, node 3457 For more info see: @see \"Sarah M. Loos, Andre Platzer, and Ligia Nistor. Adaptive cruise control: Hybrid, distributed, and now formally verified. In Michael Butler and Wolfram Schulte, editors, 17th International Symposium on Formal Methods, FM, Limerick, Ireland, Proceedings, volume 6664 of LNCS, pages 42-56. Springer, 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200067,
    "benchmark_name": "vsl.proof-node1722.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2303,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/vsl.proof-node1722.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 1,
      "and": 11,
      "=>": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 6,
      "bvmul": 9,
      "bvsub": 1,
      "bvsdiv": 3,
      "bvsle": 4,
      "bvsgt": 2,
      "bvsge": 8
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: vsl.proof, node 1722 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200078,
    "benchmark_name": "intersection-example-simple.proof-node709146.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2849,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node709146.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 709146 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200094,
    "benchmark_name": "intersection-example-simple.proof-node291962.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2844,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node291962.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 291962 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200095,
    "benchmark_name": "intersection-example-simple.proof-node631857.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2940,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node631857.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 631857 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200102,
    "benchmark_name": "intersection-example-simple.proof-node292166.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2868,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node292166.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 292166 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200112,
    "benchmark_name": "intersection-example-simple.proof-node369871.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2836,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node369871.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 369871 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200138,
    "benchmark_name": "intersection-example-onelane.proof-node54870.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3104,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node54870.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 11,
      "bvmul": 22,
      "bvsdiv": 4,
      "bvslt": 2,
      "bvsle": 6,
      "bvsgt": 6,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 54870 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200139,
    "benchmark_name": "intersection-example-simple.proof-node195048.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node195048.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 195048 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200143,
    "benchmark_name": "intersection-example-onelane.proof-node1479.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2353,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node1479.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 16,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 2,
      "bvmul": 2,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 1479 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200175,
    "benchmark_name": "intersection-example-simple.proof-node386295.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2876,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node386295.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 386295 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200181,
    "benchmark_name": "intersection-example-simple.proof-node369234.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2768,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node369234.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 369234 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200195,
    "benchmark_name": "intersection-example-simple.proof-node475811.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node475811.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 475811 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200196,
    "benchmark_name": "intersection-example-onelane.proof-node39725.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2687,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node39725.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 9,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 39725 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200204,
    "benchmark_name": "intersection-example-simple.proof-node287144.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node287144.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 287144 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200210,
    "benchmark_name": "intersection-example-simple.proof-node345166.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2774,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node345166.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 345166 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200211,
    "benchmark_name": "intersection-example-simple.proof-node350275.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2889,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node350275.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 350275 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200219,
    "benchmark_name": "intersection-example-simple.proof-node560330.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node560330.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 560330 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200221,
    "benchmark_name": "intersection-example-simple.proof-node272548.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2673,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node272548.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 4,
      "=": 4,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 272548 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200224,
    "benchmark_name": "bouncing-ball-simple-node5586.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2265,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/bouncing-ball-simple-node5586.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "and": 11,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 3,
      "bvadd": 7,
      "bvmul": 10,
      "bvsdiv": 1,
      "bvsle": 4,
      "bvsgt": 1,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: bouncing-ball-simple, node 5586 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200247,
    "benchmark_name": "intersection-example-simple.proof-node561763.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2820,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node561763.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 561763 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200255,
    "benchmark_name": "rbc-controllability-characterisation-node3299.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1729,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/rbc-controllability-characterisation-node3299.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 13,
    "symbol_counts": {
      "not": 2,
      "and": 4,
      "=>": 1,
      "exists": 2,
      "BitVec": 2,
      "bvmul": 4,
      "bvsub": 2,
      "bvsle": 1,
      "bvsgt": 1,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: rbc-controllability-characterisation, node 3299 For more info see: @see \"Andre Platzer and Jan-David Quesel. European Train Control System: A case study in formal verification. In Karin Breitman and Ana Cavalcanti, editors, 11th International Conference on Formal Engineering Methods, ICFEM, Rio de Janeiro, Brasil, Proceedings, volume 5885 of LNCS, pages 246-265. Springer, 2009.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200268,
    "benchmark_name": "intersection-example-simple.proof-node717892.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node717892.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 717892 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200272,
    "benchmark_name": "intersection-example-onelane.proof-node5607.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2981,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node5607.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 16,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 9,
      "bvmul": 15,
      "bvsdiv": 5,
      "bvslt": 2,
      "bvsle": 6,
      "bvsgt": 5,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 5607 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200278,
    "benchmark_name": "intersection-example-simple.proof-node369550.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2844,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node369550.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 18,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 369550 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200288,
    "benchmark_name": "intersection-example-simple.proof-node174126.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2779,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node174126.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 174126 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200294,
    "benchmark_name": "intersection-example-simple.proof-node74776.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2708,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node74776.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 74776 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200303,
    "benchmark_name": "intersection-example-onelane.proof-node18278.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2645,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node18278.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "and": 18,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 6,
      "bvmul": 8,
      "bvsdiv": 3,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 18278 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200318,
    "benchmark_name": "intersection-example-simple.proof-node348711.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2897,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node348711.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 348711 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200336,
    "benchmark_name": "intersection-example-simple.proof-node290877.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node290877.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 290877 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200352,
    "benchmark_name": "intersection-example-onelane.proof-node37018.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2417,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node37018.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 37018 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200362,
    "benchmark_name": "intersection-example-simple.proof-node534610.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2817,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node534610.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 534610 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200367,
    "benchmark_name": "intersection-example-simple.proof-node369000.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2836,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node369000.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 369000 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200379,
    "benchmark_name": "intersection-example-simple.proof-node269013.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2844,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node269013.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 269013 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200395,
    "benchmark_name": "intersection-example-simple.proof-node252371.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2803,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node252371.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 252371 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200405,
    "benchmark_name": "binary_driver-2007-10-09-node10279.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2950,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/binary_driver-2007-10-09-node10279.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 14,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 22,
      "bvsub": 6,
      "bvsdiv": 4,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 7
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: binary_driver-2007-10-09, node 10279 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200406,
    "benchmark_name": "intersection-example-simple.proof-node174360.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2710,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node174360.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 174360 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200416,
    "benchmark_name": "intersection-example-onelane.proof-node13832.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2363,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node13832.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 2,
      "bvmul": 2,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 13832 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200418,
    "benchmark_name": "intersection-example-simple.proof-node550261.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2849,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node550261.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 550261 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200424,
    "benchmark_name": "intersection-example-simple.proof-node630639.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2924,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node630639.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 630639 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200430,
    "benchmark_name": "extern-loop_sat_subset/medium0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 91891586,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/extern-loop_sat_subset/medium0.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 25,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 1238494,
    "symbol_counts": {
      "Bool": 2,
      "ite": 267126,
      "not": 35280,
      "or": 25201,
      "and": 35280,
      "=": 282242,
      "forall": 1,
      "let": 1238488,
      "BitVec": 13,
      "concat": 69173,
      "extract": 327614,
      "bvnot": 15120,
      "bvand": 5040,
      "bvor": 5040,
      "bvxor": 5040,
      "bvneg": 10080,
      "bvadd": 40320,
      "bvmul": 5042,
      "bvsub": 2,
      "bvult": 1,
      "bvule": 10084,
      "bvslt": 10080,
      "bvsle": 10082,
      "bvlshr": 5040,
      "bvashr": 5040,
      "zero_extend": 60480,
      "sign_extend": 10080
    }
  },
  {
    "benchmark_id": 200435,
    "benchmark_name": "intersection-example-onelane.proof-node34026.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2327,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node34026.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 14,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 34026 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200438,
    "benchmark_name": "intersection-example-simple.proof-node369346.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2819,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node369346.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 369346 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200447,
    "benchmark_name": "intersection-example-simple.proof-node365878.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2806,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node365878.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 365878 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200456,
    "benchmark_name": "intersection-example-simple.proof-node559861.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2803,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node559861.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 559861 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200459,
    "benchmark_name": "intersection-example-simple.proof-node345278.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2825,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node345278.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 345278 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200463,
    "benchmark_name": "intersection-example-simple.proof-node152733.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2819,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node152733.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 152733 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200473,
    "benchmark_name": "intersection-example-simple.proof-node733082.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2868,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node733082.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 733082 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200475,
    "benchmark_name": "intersection-example-simple.proof-node476116.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2793,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node476116.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 476116 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200477,
    "benchmark_name": "intersection-example-simple.proof-node601673.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2704,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node601673.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 601673 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200486,
    "benchmark_name": "intersection-example-simple.proof-node152942.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2760,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node152942.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 152942 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200497,
    "benchmark_name": "intersection-example-simple.proof-node631164.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2940,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node631164.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 631164 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200514,
    "benchmark_name": "intersection-example-simple.proof-node351935.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2876,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node351935.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 351935 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200542,
    "benchmark_name": "safety-lemma-node10952.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3253,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/safety-lemma-node10952.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 15,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 21,
      "bvsub": 6,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 1,
      "bvsge": 8
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: safety-lemma, node 10952 For more info see: @see \"Andre Platzer and Jan-David Quesel. European Train Control System: A case study in formal verification. In Karin Breitman and Ana Cavalcanti, editors, 11th International Conference on Formal Engineering Methods, ICFEM, Rio de Janeiro, Brasil, Proceedings, volume 5885 of LNCS, pages 246-265. Springer, 2009.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200546,
    "benchmark_name": "intersection-example-simple.proof-node534722.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2868,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node534722.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 534722 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200554,
    "benchmark_name": "intersection-example-simple.proof-node287256.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2752,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node287256.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 287256 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200555,
    "benchmark_name": "intersection-example-simple.proof-node247731.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2726,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node247731.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 247731 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200573,
    "benchmark_name": "intersection-example-onelane.proof-node46832.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2702,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node46832.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 25,
    "symbol_counts": {
      "not": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 3,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 9,
      "bvsdiv": 4,
      "bvsle": 6,
      "bvsgt": 6,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 46832 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200584,
    "benchmark_name": "intersection-example-simple.proof-node559428.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2900,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node559428.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 559428 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200596,
    "benchmark_name": "intersection-example-simple.proof-node704363.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2721,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node704363.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 704363 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200608,
    "benchmark_name": "intersection-example-simple.proof-node271104.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2860,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node271104.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 271104 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200618,
    "benchmark_name": "dccs-example-simple-node3458.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2548,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/dccs-example-simple-node3458.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "exists": 1,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 9,
      "bvsdiv": 1,
      "bvslt": 3,
      "bvsle": 6,
      "bvsgt": 3,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: dccs-example-simple, node 3458 For more info see: @see \"Sarah M. Loos, Andre Platzer, and Ligia Nistor. Adaptive cruise control: Hybrid, distributed, and now formally verified. In Michael Butler and Wolfram Schulte, editors, 17th International Symposium on Formal Methods, FM, Limerick, Ireland, Proceedings, volume 6664 of LNCS, pages 42-56. Springer, 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200636,
    "benchmark_name": "intersection-example-simple.proof-node154163.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node154163.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 154163 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200637,
    "benchmark_name": "intersection-example-simple.proof-node171228.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2710,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node171228.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 171228 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200653,
    "benchmark_name": "train_goal4-node5686.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3257,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/train_goal4-node5686.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 15,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 21,
      "bvsub": 6,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 1,
      "bvsge": 8
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: train_goal4, node 5686 For more info see: @see @see \"Andre Platzer and Jan-David Quesel. European Train Control System: A case study in formal verification. In Karin Breitman and Ana Cavalcanti, editors, 11th International Conference on Formal Engineering Methods, ICFEM, Rio de Janeiro, Brasil, Proceedings, volume 5885 of LNCS, pages 246-265. Springer, 2009.\" \n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200656,
    "benchmark_name": "intersection-example-onelane.proof-node14168.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2332,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node14168.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 2,
      "bvmul": 2,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 14168 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200657,
    "benchmark_name": "intersection-example-onelane.proof-node19598.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2638,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node19598.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 6,
      "bvmul": 8,
      "bvsdiv": 3,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 19598 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200666,
    "benchmark_name": "intersection-example-simple.proof-node170139.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2696,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node170139.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 170139 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200692,
    "benchmark_name": "intersection-example-simple.proof-node392932.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2721,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node392932.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 4,
      "=": 4,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 392932 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200694,
    "benchmark_name": "intersection-example-simple.proof-node694990.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2900,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node694990.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 694990 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200698,
    "benchmark_name": "intersection-example-simple.proof-node392708.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2785,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node392708.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 392708 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200711,
    "benchmark_name": "intersection-example-onelane.proof-node19624.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2978,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node19624.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 25,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 3,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 9,
      "bvmul": 15,
      "bvsdiv": 5,
      "bvslt": 2,
      "bvsle": 6,
      "bvsgt": 6,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 19624 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200742,
    "benchmark_name": "intersection-example-simple.proof-node479619.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2820,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node479619.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 479619 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200746,
    "benchmark_name": "intersection-example-simple.proof-node603232.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2803,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node603232.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 603232 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200756,
    "benchmark_name": "binary_driver-2007-10-09-node13791.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2950,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/binary_driver-2007-10-09-node13791.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 14,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 22,
      "bvsub": 6,
      "bvsdiv": 4,
      "bvsle": 8,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: binary_driver-2007-10-09, node 13791 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200771,
    "benchmark_name": "intersection-example-simple.proof-node290002.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2704,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node290002.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 290002 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200791,
    "benchmark_name": "intersection-example-simple.proof-node346170.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2897,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node346170.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 346170 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200793,
    "benchmark_name": "intersection-example-simple.proof-node197075.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2779,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node197075.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 197075 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200806,
    "benchmark_name": "dccs-example-node6709-new.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2542,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/dccs-example-node6709-new.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 12,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 12,
      "bvsdiv": 3,
      "bvslt": 5,
      "bvsle": 3,
      "bvsgt": 3,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: dccs-example, node 6709 For more info see: @see \"Sarah M. Loos, Andre Platzer, and Ligia Nistor. Adaptive cruise control: Hybrid, distributed, and now formally verified. In Michael Butler and Wolfram Schulte, editors, 17th International Symposium on Formal Methods, FM, Limerick, Ireland, Proceedings, volume 6664 of LNCS, pages 42-56. Springer, 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200836,
    "benchmark_name": "intersection-example-onelane.proof-node31555.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3023,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node31555.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 16,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 10,
      "bvmul": 16,
      "bvsdiv": 6,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 6,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 31555 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200844,
    "benchmark_name": "no-extern-loop_sat_subset/hard1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 113939456,
    "evaluation": "SMT-COMP 2024",
    "family": "PEak",
    "smtlib_path": "BV/20210330-PEak/no-extern-loop_sat_subset/hard1.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 26,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 1641699,
    "symbol_counts": {
      "true": 15120,
      "false": 15120,
      "Bool": 4,
      "ite": 393128,
      "not": 45360,
      "or": 35281,
      "and": 45360,
      "=": 418322,
      "forall": 1,
      "let": 1641693,
      "BitVec": 13,
      "concat": 99416,
      "extract": 393134,
      "bvnot": 15120,
      "bvand": 10080,
      "bvor": 5040,
      "bvxor": 5040,
      "bvneg": 10080,
      "bvadd": 40320,
      "bvmul": 5042,
      "bvsub": 2,
      "bvult": 1,
      "bvule": 10084,
      "bvslt": 10080,
      "bvsle": 10082,
      "bvlshr": 10080,
      "bvashr": 5040,
      "zero_extend": 65520,
      "sign_extend": 10080
    }
  },
  {
    "benchmark_id": 200851,
    "benchmark_name": "intersection-example-simple.proof-node389601.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2916,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node389601.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 389601 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200862,
    "benchmark_name": "intersection-example-onelane.proof-node45116.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2557,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node45116.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 45116 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200883,
    "benchmark_name": "intersection-example-simple.proof-node193438.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2733,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node193438.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 193438 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200903,
    "benchmark_name": "intersection-example-simple.proof-node606769.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2796,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node606769.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 18,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 606769 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200905,
    "benchmark_name": "intersection-example-simple.proof-node254826.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2705,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node254826.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 254826 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200911,
    "benchmark_name": "intersection-example-simple.proof-node345482.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2849,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node345482.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 345482 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200922,
    "benchmark_name": "intersection-example-simple.proof-node488018.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2900,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node488018.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 488018 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200929,
    "benchmark_name": "intersection-example-simple.proof-node619055.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node619055.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 619055 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200934,
    "benchmark_name": "intersection-example-simple.proof-node392183.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2768,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node392183.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 392183 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200935,
    "benchmark_name": "intersection-example-simple.proof-node719994.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2916,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node719994.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 719994 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200954,
    "benchmark_name": "intersection-example-onelane.proof-node53911.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2434,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node53911.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 16,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 53911 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200959,
    "benchmark_name": "intersection-example-simple.proof-node535359.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2796,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node535359.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 18,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 535359 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200964,
    "benchmark_name": "intersection-example-simple.proof-node368427.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2857,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node368427.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 368427 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200984,
    "benchmark_name": "intersection-example-simple.proof-node351044.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2940,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node351044.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 351044 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200988,
    "benchmark_name": "intersection-example-simple.proof-node290415.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2721,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node290415.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 290415 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200995,
    "benchmark_name": "intersection-example-simple.proof-node672726.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2849,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node672726.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 672726 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 200997,
    "benchmark_name": "dccs-example-node3897.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2475,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/dccs-example-node3897.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 13,
      "=>": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 7,
      "bvmul": 12,
      "bvsdiv": 3,
      "bvslt": 5,
      "bvsle": 3,
      "bvsgt": 3,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: dccs-example, node 3897 For more info see: @see \"Sarah M. Loos, Andre Platzer, and Ligia Nistor. Adaptive cruise control: Hybrid, distributed, and now formally verified. In Michael Butler and Wolfram Schulte, editors, 17th International Symposium on Formal Methods, FM, Limerick, Ireland, Proceedings, volume 6664 of LNCS, pages 42-56. Springer, 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201033,
    "benchmark_name": "intersection-example-simple.proof-node672976.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node672976.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 672976 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201055,
    "benchmark_name": "intersection-example-simple.proof-node172570.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2749,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node172570.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 172570 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201059,
    "benchmark_name": "intersection-example-simple.proof-node197946.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2779,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node197946.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 197946 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201060,
    "benchmark_name": "intersection-example-simple.proof-node633178.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2868,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node633178.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 633178 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201087,
    "benchmark_name": "intersection-example-simple.proof-node389285.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node389285.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 389285 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201099,
    "benchmark_name": "bouncing-ball-simple-node5920.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2183,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/bouncing-ball-simple-node5920.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 9,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 4,
      "bvadd": 7,
      "bvmul": 9,
      "bvsdiv": 1,
      "bvsle": 5,
      "bvsgt": 1,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: bouncing-ball-simple, node 5920 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201108,
    "benchmark_name": "intersection-example-simple.proof-node195519.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2749,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node195519.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 195519 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201119,
    "benchmark_name": "intersection-example-onelane.proof-node5581.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2649,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node5581.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 16,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 6,
      "bvmul": 8,
      "bvsdiv": 3,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 5581 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201142,
    "benchmark_name": "intersection-example-simple.proof-node631052.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2889,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node631052.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 631052 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201143,
    "benchmark_name": "intersection-example-onelane.proof-node21162.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2459,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node21162.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 21162 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201153,
    "benchmark_name": "intersection-example-simple.proof-node489032.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2892,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node489032.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 489032 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201159,
    "benchmark_name": "intersection-example-simple.proof-node156618.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2811,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node156618.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 156618 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201170,
    "benchmark_name": "binary_driver-2007-10-09-node12552.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3064,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/binary_driver-2007-10-09-node12552.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 15,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 2,
      "and": 15,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 22,
      "bvsub": 6,
      "bvsdiv": 4,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 7
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: binary_driver-2007-10-09, node 12552 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201174,
    "benchmark_name": "intersection-example-onelane.proof-node43329.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2322,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node43329.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 15,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 43329 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201248,
    "benchmark_name": "intersection-example-simple.proof-node156170.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2883,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node156170.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 156170 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201270,
    "benchmark_name": "intersection-example-simple.proof-node191763.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2733,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node191763.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 191763 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201284,
    "benchmark_name": "intersection-example-simple.proof-node192976.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2712,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node192976.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 192976 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201294,
    "benchmark_name": "intersection-example-onelane.proof-node16159.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2708,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node16159.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 10,
      "bvsdiv": 2,
      "bvslt": 3,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 16159 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201308,
    "benchmark_name": "intersection-example-simple.proof-node723526.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2948,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node723526.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 723526 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201313,
    "benchmark_name": "intersection-example-simple.proof-node194065.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2800,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node194065.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 194065 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201321,
    "benchmark_name": "intersection-example-simple.proof-node709258.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2900,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node709258.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 709258 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201323,
    "benchmark_name": "intersection-example-simple.proof-node166868.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node166868.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 166868 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201330,
    "benchmark_name": "intersection-example-simple.proof-node391376.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2857,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node391376.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 391376 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201333,
    "benchmark_name": "intersection-example-simple.proof-node190062.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2768,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node190062.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 190062 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201334,
    "benchmark_name": "bouncing-ball-simple-node5964.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2182,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/bouncing-ball-simple-node5964.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 9,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 3,
      "bvadd": 6,
      "bvmul": 10,
      "bvsdiv": 1,
      "bvsle": 4,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: bouncing-ball-simple, node 5964 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201337,
    "benchmark_name": "intersection-example-simple.proof-node548485.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2900,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node548485.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 548485 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201347,
    "benchmark_name": "intersection-example-onelane.proof-node12517.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2978,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node12517.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 9,
      "bvmul": 15,
      "bvsdiv": 5,
      "bvslt": 3,
      "bvsle": 6,
      "bvsgt": 5,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 12517 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201348,
    "benchmark_name": "ETCS-essentials-live2.proof-node640.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1577,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/ETCS-essentials-live2.proof-node640.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "and": 4,
      "=>": 1,
      "exists": 1,
      "BitVec": 1,
      "bvadd": 1,
      "bvmul": 2,
      "bvsgt": 3,
      "bvsge": 3
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: ETCS-essentials-live2.proof, node 640 For more info see: @see \"Andre Platzer and Jan-David Quesel. European Train Control System: A case study in formal verification. In Karin Breitman and Ana Cavalcanti, editors, 11th International Conference on Formal Engineering Methods, ICFEM, Rio de Janeiro, Brasil, Proceedings, volume 5885 of LNCS, pages 246-265. Springer, 2009.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201372,
    "benchmark_name": "intersection-example-onelane.proof-node4261.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2647,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node4261.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 6,
      "bvmul": 8,
      "bvsdiv": 3,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 4261 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201397,
    "benchmark_name": "intersection-example-simple.proof-node559749.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2892,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node559749.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 559749 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201416,
    "benchmark_name": "intersection-example-simple.proof-node291616.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2720,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node291616.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 291616 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201419,
    "benchmark_name": "intersection-example-simple.proof-node152045.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2819,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node152045.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 152045 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201428,
    "benchmark_name": "intersection-example-onelane.proof-node5338.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2769,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node5338.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 18,
      "=>": 2,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 6,
      "bvmul": 10,
      "bvsdiv": 4,
      "bvslt": 2,
      "bvsle": 5,
      "bvsgt": 5,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 5338 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201432,
    "benchmark_name": "intersection-example-simple.proof-node732272.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node732272.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 732272 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201434,
    "benchmark_name": "intersection-example-simple.proof-node99874.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2657,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node99874.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 99874 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201435,
    "benchmark_name": "dynamic_reaction_to_static_bounds.proof-node849.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1708,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/dynamic_reaction_to_static_bounds.proof-node849.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 8,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 16,
    "symbol_counts": {
      "not": 1,
      "and": 10,
      "=>": 2,
      "exists": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 1,
      "bvsle": 5,
      "bvsgt": 2,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: dynamic_reaction_to_static_bounds.proof, node 849 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201459,
    "benchmark_name": "intersection-example-simple.proof-node347607.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2876,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node347607.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 347607 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201477,
    "benchmark_name": "intersection-example-simple.proof-node619900.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2948,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node619900.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 619900 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201478,
    "benchmark_name": "intersection-example-simple.proof-node267257.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2828,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node267257.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 267257 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201481,
    "benchmark_name": "intersection-example-simple.proof-node264965.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2793,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node264965.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 264965 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201487,
    "benchmark_name": "dccs-example-node3896.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2641,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/dccs-example-node3896.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 13,
      "=>": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 8,
      "bvmul": 17,
      "bvsdiv": 4,
      "bvslt": 6,
      "bvsle": 3,
      "bvsgt": 3,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: dccs-example, node 3896 For more info see: @see \"Sarah M. Loos, Andre Platzer, and Ligia Nistor. Adaptive cruise control: Hybrid, distributed, and now formally verified. In Michael Butler and Wolfram Schulte, editors, 17th International Symposium on Formal Methods, FM, Limerick, Ireland, Proceedings, volume 6664 of LNCS, pages 42-56. Springer, 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201500,
    "benchmark_name": "intersection-example-simple.proof-node682405.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2751,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node682405.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 682405 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201513,
    "benchmark_name": "intersection-example-simple.proof-node551039.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2817,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node551039.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 551039 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201524,
    "benchmark_name": "intersection-example-onelane.proof-node48996.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2427,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node48996.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 6,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 48996 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201530,
    "benchmark_name": "intersection-example-simple.proof-node289727.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2769,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node289727.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 289727 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201533,
    "benchmark_name": "intersection-example-simple.proof-node174997.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2779,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node174997.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 174997 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201548,
    "benchmark_name": "intersection-example-simple.proof-node403505.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2700,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node403505.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 403505 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201558,
    "benchmark_name": "bouncing-ball-simple-node5980.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2082,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/bouncing-ball-simple-node5980.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 9,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 2,
      "bvadd": 5,
      "bvmul": 7,
      "bvsdiv": 2,
      "bvsle": 5,
      "bvsgt": 1,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: bouncing-ball-simple, node 5980 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201580,
    "benchmark_name": "intersection-example-simple.proof-node392295.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2819,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node392295.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 392295 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201593,
    "benchmark_name": "intersection-example-simple.proof-node166425.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2717,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node166425.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 166425 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201601,
    "benchmark_name": "bouncing-ball-simple-node5963.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2376,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/bouncing-ball-simple-node5963.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 9,
      "=>": 2,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 4,
      "bvadd": 9,
      "bvmul": 14,
      "bvsdiv": 1,
      "bvsle": 4,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: bouncing-ball-simple, node 5963 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201605,
    "benchmark_name": "vsl.proof-node2228.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2779,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/vsl.proof-node2228.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 12,
      "=>": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 9,
      "bvmul": 16,
      "bvsub": 2,
      "bvsdiv": 5,
      "bvsle": 7,
      "bvsgt": 2,
      "bvsge": 7
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: vsl.proof, node 2228 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201607,
    "benchmark_name": "intersection-example-simple.proof-node361630.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2790,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node361630.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 361630 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201628,
    "benchmark_name": "intersection-example-simple.proof-node267053.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2704,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node267053.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 267053 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201633,
    "benchmark_name": "intersection-example-simple.proof-node272436.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2788,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node272436.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 272436 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201634,
    "benchmark_name": "intersection-example-simple.proof-node254296.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2803,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node254296.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 254296 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201637,
    "benchmark_name": "intersection-example-simple.proof-node287914.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2793,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node287914.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 287914 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201651,
    "benchmark_name": "intersection-example-simple.proof-node601561.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2793,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node601561.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 601561 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201664,
    "benchmark_name": "intersection-example-simple.proof-node348040.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2753,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node348040.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 348040 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201698,
    "benchmark_name": "intersection-example-simple.proof-node389810.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2857,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node389810.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 389810 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201707,
    "benchmark_name": "intersection-example-simple.proof-node193953.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2749,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node193953.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 193953 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201720,
    "benchmark_name": "intersection-example-simple.proof-node349276.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2924,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node349276.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 349276 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201722,
    "benchmark_name": "intersection-example-simple.proof-node292487.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2860,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node292487.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 292487 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201761,
    "benchmark_name": "intersection-example-simple.proof-node559637.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node559637.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 559637 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201777,
    "benchmark_name": "intersection-example-simple.proof-node93152.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2740,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node93152.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 93152 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201785,
    "benchmark_name": "intersection-example-simple.proof-node150970.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2694,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node150970.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 150970 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201787,
    "benchmark_name": "intersection-example-onelane.proof-node54847.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2658,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node54847.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 7,
      "bvsdiv": 3,
      "bvslt": 1,
      "bvsle": 5,
      "bvsgt": 6,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 54847 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201788,
    "benchmark_name": "intersection-example-simple.proof-node190266.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2891,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node190266.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 190266 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201815,
    "benchmark_name": "intersection-example-simple.proof-node673414.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2897,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node673414.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 673414 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201817,
    "benchmark_name": "intersection-example-simple.proof-node551029.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2820,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node551029.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 551029 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201824,
    "benchmark_name": "intersection-example-simple.proof-node704546.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2820,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node704546.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 704546 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201850,
    "benchmark_name": "intersection-example-simple.proof-node682293.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2700,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node682293.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 682293 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201874,
    "benchmark_name": "intersection-example-simple.proof-node251841.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2876,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node251841.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 251841 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201875,
    "benchmark_name": "intersection-example-onelane.proof-node17882.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2501,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node17882.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 17882 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201883,
    "benchmark_name": "intersection-example-onelane.proof-node39751.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3019,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node39751.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 10,
      "bvmul": 16,
      "bvsdiv": 6,
      "bvslt": 2,
      "bvsle": 6,
      "bvsgt": 6,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 39751 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201910,
    "benchmark_name": "intersection-example-simple.proof-node349694.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2940,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node349694.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 349694 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201914,
    "benchmark_name": "intersection-example-simple.proof-node294860.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2771,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node294860.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 294860 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201933,
    "benchmark_name": "intersection-example-simple.proof-node532235.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2769,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node532235.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 532235 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201940,
    "benchmark_name": "intersection-example-simple.proof-node673526.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2948,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node673526.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 673526 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201954,
    "benchmark_name": "intersection-example-simple.proof-node367444.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2806,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node367444.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 367444 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201974,
    "benchmark_name": "to_left-node1505.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2043,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/to_left-node1505.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 18,
    "symbol_counts": {
      "not": 1,
      "and": 8,
      "=>": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 13,
      "bvsub": 2,
      "bvsdiv": 1,
      "bvsle": 5,
      "bvsgt": 1,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: to_left, node 1505 For more info see: @see @see \"Andre Platzer and Jan-David Quesel. European Train Control System: A case study in formal verification. In Karin Breitman and Ana Cavalcanti, editors, 11th International Conference on Formal Engineering Methods, ICFEM, Rio de Janeiro, Brasil, Proceedings, volume 5885 of LNCS, pages 246-265. Springer, 2009.\" \n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 201985,
    "benchmark_name": "binary_driver-2007-10-09-node14896.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2512,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/binary_driver-2007-10-09-node14896.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 15,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 2,
      "bvmul": 9,
      "bvsub": 4,
      "bvsle": 6,
      "bvsgt": 3,
      "bvsge": 7
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: binary_driver-2007-10-09, node 14896 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202004,
    "benchmark_name": "intersection-example-onelane.proof-node11162.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2708,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node11162.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 10,
      "bvsdiv": 2,
      "bvslt": 3,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 11162 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202005,
    "benchmark_name": "intersection-example-simple.proof-node194936.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2800,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node194936.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 194936 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202022,
    "benchmark_name": "intersection-example-simple.proof-node190475.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2784,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node190475.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 190475 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202067,
    "benchmark_name": "vsli-alert.proof-node2442.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3160,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/vsli-alert.proof-node2442.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 14,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 26,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 15,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 12,
      "bvmul": 19,
      "bvsub": 4,
      "bvsdiv": 7,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 7
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: vsli-alert.proof, node 2442 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202073,
    "benchmark_name": "intersection-example-simple.proof-node172682.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2800,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node172682.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 172682 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202098,
    "benchmark_name": "intersection-example-onelane.proof-node37008.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2426,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node37008.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 37008 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202112,
    "benchmark_name": "intersection-example-simple.proof-node269426.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2809,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node269426.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 269426 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202113,
    "benchmark_name": "intersection-example-simple.proof-node270758.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2737,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node270758.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 270758 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202154,
    "benchmark_name": "intersection-example-simple.proof-node254500.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2828,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node254500.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 254500 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202165,
    "benchmark_name": "intersection-example-simple.proof-node488451.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2803,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node488451.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 488451 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202187,
    "benchmark_name": "intersection-example-simple.proof-node531822.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2803,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node531822.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 531822 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202189,
    "benchmark_name": "intersection-example-simple.proof-node603436.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2828,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node603436.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 603436 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202193,
    "benchmark_name": "intersection-example-onelane.proof-node46589.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2836,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node46589.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 26,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 3,
      "BitVec": 1,
      "bvadd": 7,
      "bvmul": 11,
      "bvsdiv": 5,
      "bvslt": 1,
      "bvsle": 5,
      "bvsgt": 7,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 46589 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202195,
    "benchmark_name": "intersection-example-simple.proof-node732160.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2790,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node732160.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 732160 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202199,
    "benchmark_name": "intersection-example-simple.proof-node171004.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2749,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node171004.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 171004 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202201,
    "benchmark_name": "intersection-example-simple.proof-node345732.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node345732.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 345732 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202225,
    "benchmark_name": "intersection-example-onelane.proof-node54859.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2822,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node54859.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 6,
      "bvmul": 13,
      "bvsdiv": 3,
      "bvslt": 2,
      "bvsle": 6,
      "bvsgt": 5,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 54859 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202227,
    "benchmark_name": "intersection-example-simple.proof-node363688.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2790,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node363688.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 363688 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202245,
    "benchmark_name": "ETCS-essentials-node3023.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2399,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/ETCS-essentials-node3023.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 17,
    "symbol_counts": {
      "not": 1,
      "and": 8,
      "=>": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 19,
      "bvsub": 3,
      "bvsdiv": 4,
      "bvsle": 7,
      "bvsgt": 1,
      "bvsge": 3
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: ETCS-essentials, node 3023 For more info see: @see \"Andre Platzer. Differential dynamic logic for hybrid systems. Journal of Automated Reasoning, 41(2), pages 143-189, 2008.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202257,
    "benchmark_name": "intersection-example-simple.proof-node265077.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2803,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node265077.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 265077 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202258,
    "benchmark_name": "intersection-example-simple.proof-node269538.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2860,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node269538.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 269538 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202273,
    "benchmark_name": "intersection-example-simple.proof-node251490.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node251490.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 251490 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202290,
    "benchmark_name": "intersection-example-simple.proof-node476763.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2816,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node476763.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 476763 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202305,
    "benchmark_name": "intersection-example-simple.proof-node267578.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2705,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node267578.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 267578 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202314,
    "benchmark_name": "intersection-example-simple.proof-node189817.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node189817.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 189817 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202340,
    "benchmark_name": "intersection-example-simple.proof-node167638.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2793,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node167638.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 167638 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202348,
    "benchmark_name": "intersection-example-simple.proof-node288026.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2803,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node288026.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 288026 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202357,
    "benchmark_name": "intersection-example-simple.proof-node171462.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2784,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node171462.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 171462 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202367,
    "benchmark_name": "intersection-example-onelane.proof-node23307.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2364,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node23307.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 15,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 23307 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202391,
    "benchmark_name": "intersection-example-simple.proof-node476753.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2721,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node476753.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 476753 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202393,
    "benchmark_name": "intersection-example-simple.proof-node479629.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2808,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node479629.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 479629 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202415,
    "benchmark_name": "intersection-example-simple.proof-node268901.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2793,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node268901.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 268901 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202418,
    "benchmark_name": "intersection-example-simple.proof-node250605.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2705,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node250605.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 250605 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202421,
    "benchmark_name": "intersection-example-onelane.proof-node54892.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2763,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node54892.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 12,
      "bvsdiv": 2,
      "bvslt": 3,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 54892 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202427,
    "benchmark_name": "intersection-example-simple.proof-node490353.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2820,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node490353.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 490353 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202433,
    "benchmark_name": "intersection-example-simple.proof-node287501.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2777,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node287501.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 287501 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202436,
    "benchmark_name": "intersection-example-simple.proof-node688713.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2700,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node688713.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 688713 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202444,
    "benchmark_name": "intersection-example-simple.proof-node151296.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2840,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node151296.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 151296 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202445,
    "benchmark_name": "intersection-example-onelane.proof-node17304.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2645,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node17304.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 18,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvslt": 3,
      "bvsle": 5,
      "bvsgt": 5,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 17304 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202452,
    "benchmark_name": "intersection-example-onelane.proof-node20269.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2437,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node20269.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 20269 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202463,
    "benchmark_name": "intersection-example-simple.proof-node368539.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2908,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node368539.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 368539 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202480,
    "benchmark_name": "intersection-example-simple.proof-node368193.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2785,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node368193.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 368193 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202505,
    "benchmark_name": "intersection-example-simple.proof-node151408.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2891,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node151408.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 151408 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202524,
    "benchmark_name": "intersection-example-simple.proof-node95128.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2641,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node95128.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 95128 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202534,
    "benchmark_name": "intersection-example-onelane.proof-node48396.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2515,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node48396.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 48396 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202538,
    "benchmark_name": "intersection-example-simple.proof-node173665.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node173665.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 173665 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202559,
    "benchmark_name": "intersection-example-simple.proof-node602111.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2900,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node602111.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 602111 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202573,
    "benchmark_name": "intersection-example-onelane.proof-node30209.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2693,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node30209.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 7,
      "bvmul": 9,
      "bvsdiv": 4,
      "bvsle": 6,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 30209 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202577,
    "benchmark_name": "intersection-example-simple.proof-node264195.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node264195.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 264195 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202580,
    "benchmark_name": "safety-lemma-node14050.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3244,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/safety-lemma-node14050.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 15,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 21,
      "bvsub": 6,
      "bvsdiv": 4,
      "bvsle": 9,
      "bvsgt": 1,
      "bvsge": 7
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: safety-lemma, node 14050 For more info see: @see \"Andre Platzer and Jan-David Quesel. European Train Control System: A case study in formal verification. In Karin Breitman and Ana Cavalcanti, editors, 11th International Conference on Formal Engineering Methods, ICFEM, Rio de Janeiro, Brasil, Proceedings, volume 5885 of LNCS, pages 246-265. Springer, 2009.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202582,
    "benchmark_name": "intersection-example-simple.proof-node550289.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2801,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node550289.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 550289 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202596,
    "benchmark_name": "intersection-example-simple.proof-node561425.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2803,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node561425.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 561425 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202605,
    "benchmark_name": "intersection-example-simple.proof-node290206.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2828,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node290206.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 290206 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202624,
    "benchmark_name": "intersection-example-onelane.proof-node45106.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2566,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node45106.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 45106 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202634,
    "benchmark_name": "intersection-example-simple.proof-node198058.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2664,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node198058.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 4,
      "=": 4,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 198058 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202636,
    "benchmark_name": "intersection-example-simple.proof-node365013.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2753,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node365013.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 365013 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202645,
    "benchmark_name": "binary_driver-2007-10-09-node10280.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2615,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/binary_driver-2007-10-09-node10280.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 14,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 14,
      "bvsub": 4,
      "bvsdiv": 3,
      "bvsle": 6,
      "bvsgt": 3,
      "bvsge": 8
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: binary_driver-2007-10-09, node 10280 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202669,
    "benchmark_name": "intersection-example-simple.proof-node490015.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2803,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node490015.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 490015 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202670,
    "benchmark_name": "intersection-example-simple.proof-node52492.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2641,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node52492.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 52492 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202675,
    "benchmark_name": "intersection-example-onelane.proof-node12481.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2646,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node12481.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 6,
      "bvmul": 8,
      "bvsdiv": 3,
      "bvslt": 2,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 12481 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202727,
    "benchmark_name": "intersection-example-simple.proof-node347816.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2817,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node347816.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 347816 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202734,
    "benchmark_name": "intersection-example-simple.proof-node252840.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node252840.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 252840 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202739,
    "benchmark_name": "intersection-example-simple.proof-node289202.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node289202.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 289202 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202744,
    "benchmark_name": "intersection-example-simple.proof-node673088.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2752,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node673088.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 673088 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202751,
    "benchmark_name": "intersection-example-simple.proof-node605043.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2801,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node605043.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 605043 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202761,
    "benchmark_name": "intersection-example-onelane.proof-node29839.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2795,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node29839.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 16,
      "=>": 2,
      "=": 3,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 6,
      "bvmul": 11,
      "bvsdiv": 3,
      "bvslt": 2,
      "bvsle": 6,
      "bvsgt": 5,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 29839 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202762,
    "benchmark_name": "intersection-example-onelane.proof-node47513.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2484,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node47513.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 47513 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202766,
    "benchmark_name": "train_goal6-node8607.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3408,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/train_goal6-node8607.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 16,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 13,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 21,
      "bvsub": 6,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 1,
      "bvsge": 8
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: train_goal6, node 8607 For more info see: @see @see \"Andre Platzer and Jan-David Quesel. European Train Control System: A case study in formal verification. In Karin Breitman and Ana Cavalcanti, editors, 11th International Conference on Formal Engineering Methods, ICFEM, Rio de Janeiro, Brasil, Proceedings, volume 5885 of LNCS, pages 246-265. Springer, 2009.\" \n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202769,
    "benchmark_name": "intersection-example-onelane.proof-node43393.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2761,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node43393.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 6,
      "bvmul": 11,
      "bvsdiv": 3,
      "bvslt": 2,
      "bvsle": 6,
      "bvsgt": 5,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 43393 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202780,
    "benchmark_name": "intersection-example-simple.proof-node560442.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2892,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node560442.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 560442 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202781,
    "benchmark_name": "intersection-example-simple.proof-node488920.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2841,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node488920.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 488920 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202789,
    "benchmark_name": "intersection-example-simple.proof-node561875.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2705,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node561875.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 561875 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202790,
    "benchmark_name": "intersection-example-simple.proof-node264307.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2752,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node264307.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 264307 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202797,
    "benchmark_name": "intersection-example-simple.proof-node295273.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2737,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node295273.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 295273 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202798,
    "benchmark_name": "intersection-example-simple.proof-node551337.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2817,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node551337.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 551337 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202799,
    "benchmark_name": "controllability-lemma-disturbed.proof-node770.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2208,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/controllability-lemma-disturbed.proof-node770.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "and": 7,
      "=>": 5,
      "forall": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 2,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 16,
      "bvsub": 3,
      "bvsdiv": 1,
      "bvsle": 5,
      "bvsgt": 1,
      "bvsge": 7
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: controllability-lemma-disturbed.proof, node 770 For more info see: @see \"Andre Platzer and Jan-David Quesel. European Train Control System: A case study in formal verification. In Karin Breitman and Ana Cavalcanti, editors, 11th International Conference on Formal Engineering Methods, ICFEM, Rio de Janeiro, Brasil, Proceedings, volume 5885 of LNCS, pages 246-265. Springer, 2009.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202805,
    "benchmark_name": "intersection-example-simple.proof-node369759.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2785,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node369759.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 369759 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202822,
    "benchmark_name": "intersection-example-simple.proof-node291850.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2793,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node291850.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 291850 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202823,
    "benchmark_name": "train_goal3-node5717.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3399,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/train_goal3-node5717.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 16,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 13,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 21,
      "bvsub": 6,
      "bvsdiv": 4,
      "bvsle": 9,
      "bvsgt": 1,
      "bvsge": 7
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: train_goal3, node 5717 For more info see: @see @see \"Andre Platzer and Jan-David Quesel. European Train Control System: A case study in formal verification. In Karin Breitman and Ana Cavalcanti, editors, 11th International Conference on Formal Engineering Methods, ICFEM, Rio de Janeiro, Brasil, Proceedings, volume 5885 of LNCS, pages 246-265. Springer, 2009.\" \n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202828,
    "benchmark_name": "intersection-example-simple.proof-node169818.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2819,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node169818.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 169818 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202830,
    "benchmark_name": "intersection-example-simple.proof-node155401.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2832,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node155401.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 21,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 155401 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202838,
    "benchmark_name": "intersection-example-simple.proof-node631276.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node631276.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 631276 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202841,
    "benchmark_name": "FTRM-entry-tang-feasible-node1796.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2137,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/FTRM-entry-tang-feasible-node1796.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 8,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 12,
    "symbol_counts": {
      "not": 1,
      "and": 6,
      "=>": 1,
      "=": 7,
      "exists": 2,
      "let": 1,
      "BitVec": 2,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 16,
      "bvsub": 6,
      "bvsge": 1
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: FTRM-entry-tang-feasible, node 1796 For more info see: @see \"Andre Platzer and Edmund M. Clarke. Formal verification of curved flight collision avoidance maneuvers: A case study. In Ana Cavalcanti and Dennis Dams, editors, 16th International Symposium on Formal Methods, FM, Eindhoven, Netherlands, Proceedings, volume 5850 of LNCS, pages 547-562. Springer, 2009.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202849,
    "benchmark_name": "intersection-example-simple.proof-node548277.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2721,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node548277.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 548277 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202875,
    "benchmark_name": "intersection-example-simple.proof-node606132.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2868,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node606132.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 606132 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202894,
    "benchmark_name": "intersection-example-simple.proof-node362512.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node362512.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 362512 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202901,
    "benchmark_name": "intersection-example-simple.proof-node288860.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2828,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node288860.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 288860 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202913,
    "benchmark_name": "ETCS-essentials-live-range2.proof-node577.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1577,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/ETCS-essentials-live-range2.proof-node577.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "and": 4,
      "=>": 1,
      "=": 1,
      "exists": 1,
      "BitVec": 1,
      "bvadd": 1,
      "bvmul": 2,
      "bvsgt": 3,
      "bvsge": 2
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: ETCS-essentials-live-range2.proof, node 577 For more info see: @see \"Andre Platzer and Jan-David Quesel. European Train Control System: A case study in formal verification. In Karin Breitman and Ana Cavalcanti, editors, 11th International Conference on Formal Engineering Methods, ICFEM, Rio de Janeiro, Brasil, Proceedings, volume 5885 of LNCS, pages 246-265. Springer, 2009.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202914,
    "benchmark_name": "intersection-example-onelane.proof-node53901.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2443,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node53901.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 16,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 53901 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202931,
    "benchmark_name": "intersection-example-simple.proof-node294748.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2720,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node294748.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 294748 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 202989,
    "benchmark_name": "intersection-example-simple.proof-node174885.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2728,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node174885.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 174885 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203020,
    "benchmark_name": "intersection-example-simple.proof-node171778.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2859,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node171778.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 171778 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203037,
    "benchmark_name": "intersection-example-simple.proof-node346919.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2876,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node346919.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 346919 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203045,
    "benchmark_name": "vsl.proof-node2761.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2638,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/vsl.proof-node2761.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 13,
      "=>": 2,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 11,
      "bvsub": 2,
      "bvsdiv": 3,
      "bvsle": 8,
      "bvsgt": 2,
      "bvsge": 7
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: vsl.proof, node 2761 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203054,
    "benchmark_name": "intersection-example-simple.proof-node175109.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2664,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node175109.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 17,
      "=>": 4,
      "=": 4,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 175109 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203067,
    "benchmark_name": "intersection-example-simple.proof-node387850.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2769,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node387850.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 387850 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203069,
    "benchmark_name": "intersection-example-simple.proof-node531710.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2752,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node531710.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 531710 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203081,
    "benchmark_name": "intersection-example-simple.proof-node197625.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2787,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node197625.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 18,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 197625 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203095,
    "benchmark_name": "intersection-example-simple.proof-node480617.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2796,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node480617.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 18,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 480617 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203097,
    "benchmark_name": "intersection-example-simple.proof-node250172.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2828,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node250172.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 250172 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203113,
    "benchmark_name": "intersection-example-onelane.proof-node11136.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2363,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node11136.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 2,
      "bvmul": 2,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 11136 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203128,
    "benchmark_name": "intersection-example-simple.proof-node347928.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2868,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node347928.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 347928 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203139,
    "benchmark_name": "intersection-example-simple.proof-node271565.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2788,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node271565.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 271565 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203144,
    "benchmark_name": "intersection-example-simple.proof-node674535.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2800,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node674535.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 674535 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203160,
    "benchmark_name": "intersection-example-simple.proof-node459232.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2652,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node459232.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 459232 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203184,
    "benchmark_name": "intersection-example-simple.proof-node384691.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2800,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node384691.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 384691 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203193,
    "benchmark_name": "intersection-example-simple.proof-node57081.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2740,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node57081.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvslt": 2,
      "bvsle": 7,
      "bvsgt": 3,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 57081 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203197,
    "benchmark_name": "intersection-example-simple.proof-node384936.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2825,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node384936.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 384936 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203207,
    "benchmark_name": "intersection-example-onelane.proof-node25171.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2472,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node25171.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 23,
    "symbol_counts": {
      "not": 1,
      "and": 16,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 25171 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203218,
    "benchmark_name": "intersection-example-simple.proof-node347403.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node347403.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 347403 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203222,
    "benchmark_name": "dccs-example-simple-node6246.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2623,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/dccs-example-simple-node6246.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 13,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 9,
      "bvsdiv": 1,
      "bvslt": 3,
      "bvsle": 6,
      "bvsgt": 3,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: dccs-example-simple, node 6246 For more info see: @see \"Sarah M. Loos, Andre Platzer, and Ligia Nistor. Adaptive cruise control: Hybrid, distributed, and now formally verified. In Michael Butler and Wolfram Schulte, editors, 17th International Symposium on Formal Methods, FM, Limerick, Ireland, Proceedings, volume 6664 of LNCS, pages 42-56. Springer, 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203235,
    "benchmark_name": "intersection-example-simple.proof-node189374.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2717,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node189374.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 189374 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203266,
    "benchmark_name": "intersection-example-simple.proof-node192767.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2819,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node192767.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 192767 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203275,
    "benchmark_name": "intersection-example-simple.proof-node388939.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2857,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node388939.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 388939 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203299,
    "benchmark_name": "intersection-example-simple.proof-node620306.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2876,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node620306.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 620306 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203302,
    "benchmark_name": "intersection-example-simple.proof-node391142.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2785,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node391142.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 391142 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203306,
    "benchmark_name": "intersection-example-simple.proof-node385140.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2948,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node385140.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 4,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 385140 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203310,
    "benchmark_name": "intersection-example-onelane.proof-node51016.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2693,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-onelane.proof-node51016.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 13,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 25,
    "symbol_counts": {
      "not": 1,
      "and": 17,
      "=>": 2,
      "=": 2,
      "exists": 1,
      "let": 3,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 7,
      "bvmul": 9,
      "bvsdiv": 4,
      "bvsle": 7,
      "bvsgt": 6,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-onelane.proof, node 51016 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203322,
    "benchmark_name": "intersection-example-simple.proof-node476004.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2742,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node476004.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 476004 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203338,
    "benchmark_name": "intersection-example-simple.proof-node605258.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2793,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node605258.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 605258 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203343,
    "benchmark_name": "intersection-example-simple.proof-node632840.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2851,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node632840.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 632840 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203361,
    "benchmark_name": "intersection-example-simple.proof-node287705.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2900,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node287705.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 20,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 20,
      "=>": 4,
      "=": 8,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 287705 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203369,
    "benchmark_name": "binary_driver-2007-10-09-node8746.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2711,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/binary_driver-2007-10-09-node8746.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 15,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 22,
    "symbol_counts": {
      "not": 2,
      "and": 15,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 14,
      "bvsub": 4,
      "bvsdiv": 3,
      "bvsle": 6,
      "bvsgt": 4,
      "bvsge": 7
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: binary_driver-2007-10-09, node 8746 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203371,
    "benchmark_name": "intersection-example-simple.proof-node561079.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2820,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node561079.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 20,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 561079 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203387,
    "benchmark_name": "intersection-example-simple.proof-node548891.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2828,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node548891.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 548891 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203400,
    "benchmark_name": "vsli.proof-node2282.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3280,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/vsli.proof-node2282.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 15,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 27,
    "symbol_counts": {
      "not": 1,
      "and": 19,
      "=>": 2,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 13,
      "bvmul": 15,
      "bvsub": 4,
      "bvsdiv": 7,
      "bvslt": 1,
      "bvsle": 8,
      "bvsgt": 3,
      "bvsge": 10
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: vsli.proof, node 2282 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203425,
    "benchmark_name": "binary_driver-2007-10-09-node11384.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2495,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/binary_driver-2007-10-09-node11384.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 15,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "and": 14,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 2,
      "bvmul": 9,
      "bvsub": 4,
      "bvsle": 5,
      "bvsgt": 3,
      "bvsge": 8
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: binary_driver-2007-10-09, node 11384 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203428,
    "benchmark_name": "intersection-example-simple.proof-node361987.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2825,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node361987.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 21,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvadd": 5,
      "bvmul": 4,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 361987 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203441,
    "benchmark_name": "intersection-example-simple.proof-node478879.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2792,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node478879.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 478879 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203445,
    "benchmark_name": "vsli-alert.proof-node2416.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2778,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/vsli-alert.proof-node2416.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 14,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 26,
    "symbol_counts": {
      "not": 1,
      "and": 15,
      "=>": 2,
      "=": 1,
      "exists": 1,
      "let": 2,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 9,
      "bvmul": 12,
      "bvsub": 3,
      "bvsdiv": 5,
      "bvslt": 1,
      "bvsle": 4,
      "bvsgt": 4,
      "bvsge": 8
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: vsli-alert.proof, node 2416 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203446,
    "benchmark_name": "bouncing-ball-inv-node6249.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2586,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/bouncing-ball-inv-node6249.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 10,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 24,
    "symbol_counts": {
      "not": 1,
      "and": 15,
      "=>": 2,
      "=": 4,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 2,
      "bvadd": 7,
      "bvmul": 17,
      "bvsdiv": 4,
      "bvslt": 1,
      "bvsle": 6,
      "bvsgt": 3,
      "bvsge": 4
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: bouncing-ball-inv, node 6249 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203450,
    "benchmark_name": "intersection-example-simple.proof-node605722.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2817,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node605722.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 605722 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203460,
    "benchmark_name": "intersection-example-simple.proof-node268667.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2720,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node268667.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 18,
      "=>": 4,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 5,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 268667 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203478,
    "benchmark_name": "intersection-example-simple.proof-node632728.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2800,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node632728.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 18,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 1,
      "and": 19,
      "=>": 4,
      "=": 6,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 5,
      "bvmul": 6,
      "bvsdiv": 2,
      "bvsle": 7,
      "bvsgt": 5,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 632728 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203507,
    "benchmark_name": "intersection-example-simple.proof-node249484.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2828,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/intersection-example-simple.proof-node249484.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 19,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 20,
    "symbol_counts": {
      "not": 1,
      "or": 2,
      "and": 19,
      "=>": 4,
      "=": 7,
      "exists": 1,
      "let": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 3,
      "bvmul": 4,
      "bvsdiv": 1,
      "bvslt": 1,
      "bvsle": 7,
      "bvsgt": 4,
      "bvsge": 6
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: intersection-example-simple.proof, node 249484 For more info see: @see \"Sarah M. Loos and Andre Platzer. Safe intersections: At the crossing of hybrid systems and verification. In Kyongsu Yi, editor, 14th International IEEE Conference on Intelligent Transportation Systems, ITSC 2011, Washington, DC, USA, Proceedings. 2011.\"\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203541,
    "benchmark_name": "ETCS-d-braking-node1346.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1692,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-keymaera",
    "smtlib_path": "BV/2017-Preiner-keymaera/ETCS-d-braking-node1346.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 19,
    "symbol_counts": {
      "not": 1,
      "and": 5,
      "=>": 5,
      "forall": 1,
      "exists": 1,
      "let": 1,
      "BitVec": 2,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 13,
      "bvsub": 2,
      "bvsdiv": 1,
      "bvsle": 5,
      "bvsgt": 1,
      "bvsge": 5
    },
    "description": "These benchmarks used in the paper:\n\n  Dejan Jovanovic and Leonardo de Moura.  Solving Non-Linear Arithmetic.\n  In IJCAR 2012, published as LNCS volume 7364, pp. 339--354.\n\nThe keymaera family contains VCs from Keymaera verification, see:\n\n  A. Platzer, J.-D. Quesel, and P. Rummer.  Real world verification.\n  In CADE 2009, pages 485-501. Springer, 2009.\n\nSubmitted by Dejan Jovanovic for SMT-LIB.\n\n KeYmaera example: ETCS-d-braking, node 1346 For more info see: No further information available.\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203569,
    "benchmark_name": "Primes_true-unreach-call.c_673.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2452,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-UltimateAutomizer",
    "smtlib_path": "BV/2017-Preiner-UltimateAutomizer/Primes_true-unreach-call.c_673.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "and": 4,
      "=": 2,
      "exists": 2,
      "BitVec": 4,
      "bvadd": 2,
      "bvmul": 4,
      "bvsle": 9
    },
    "description": "SMT script generated by Ultimate Automizer [1,2].\nUltimate Automizer is an automatic software verification tool that implements\na new automata-theoretic approach [3].\n\nThis SMT script belongs to a set of SMT scripts that was generated by applying\nUltimate Automizer to benchmarks from the SV-COMP 2015 [4,5] which are available \nat [6].\n\nThis script does _not_ contain all SMT commands that are used by Ultimate \nAutomizer while verifying a program. In order to fulfill the restrictions of\nthe main track at SMT-COMP this script contains only the commands that are\nsufficient to reproduce one single satisfiablity check.\n\n2015-04-30, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Daniel Dietsch, Jan Leike, Betim Musa, Andreas Podelski:\nUltimate Automizer with Array Interpolation - (Competition Contribution). \nTACAS 2015: 455-457\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] Dirk Beyer: Software Verification and Verifiable Witnesses - (Report on \nSV-COMP 2015). TACAS 2015: 401-416\n[5] http://sv-comp.sosy-lab.org/2015/\n[6] https://svn.sosy-lab.org/software/sv-benchmarks/tags/svcomp15/\n\n\nMade compatible to SMT-COMP rules by SMTInterpol\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203583,
    "benchmark_name": "Primes_true-unreach-call.c_2207.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2215,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-UltimateAutomizer",
    "smtlib_path": "BV/2017-Preiner-UltimateAutomizer/Primes_true-unreach-call.c_2207.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "and": 3,
      "exists": 2,
      "BitVec": 3,
      "bvadd": 2,
      "bvmul": 4,
      "bvsle": 7
    },
    "description": "SMT script generated by Ultimate Automizer [1,2].\nUltimate Automizer is an automatic software verification tool that implements\na new automata-theoretic approach [3].\n\nThis SMT script belongs to a set of SMT scripts that was generated by applying\nUltimate Automizer to benchmarks from the SV-COMP 2015 [4,5] which are available \nat [6].\n\nThis script does _not_ contain all SMT commands that are used by Ultimate \nAutomizer while verifying a program. In order to fulfill the restrictions of\nthe main track at SMT-COMP this script contains only the commands that are\nsufficient to reproduce one single satisfiablity check.\n\n2015-04-30, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Daniel Dietsch, Jan Leike, Betim Musa, Andreas Podelski:\nUltimate Automizer with Array Interpolation - (Competition Contribution). \nTACAS 2015: 455-457\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] Dirk Beyer: Software Verification and Verifiable Witnesses - (Report on \nSV-COMP 2015). TACAS 2015: 401-416\n[5] http://sv-comp.sosy-lab.org/2015/\n[6] https://svn.sosy-lab.org/software/sv-benchmarks/tags/svcomp15/\n\n\nMade compatible to SMT-COMP rules by SMTInterpol\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203592,
    "benchmark_name": "nested9_true-unreach-call.i_1070.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2165,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-UltimateAutomizer",
    "smtlib_path": "BV/2017-Preiner-UltimateAutomizer/nested9_true-unreach-call.i_1070.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 3,
      "exists": 1,
      "BitVec": 1,
      "bvadd": 1,
      "bvmul": 2,
      "bvsle": 10
    },
    "description": "SMT script generated by Ultimate Automizer [1,2].\nUltimate Automizer is an automatic software verification tool that implements\na new automata-theoretic approach [3].\n\nThis SMT script belongs to a set of SMT scripts that was generated by applying\nUltimate Automizer to benchmarks from the SV-COMP 2015 [4,5] which are available \nat [6].\n\nThis script does _not_ contain all SMT commands that are used by Ultimate \nAutomizer while verifying a program. In order to fulfill the restrictions of\nthe main track at SMT-COMP this script contains only the commands that are\nsufficient to reproduce one single satisfiablity check.\n\n2015-04-30, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Daniel Dietsch, Jan Leike, Betim Musa, Andreas Podelski:\nUltimate Automizer with Array Interpolation - (Competition Contribution). \nTACAS 2015: 455-457\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] Dirk Beyer: Software Verification and Verifiable Witnesses - (Report on \nSV-COMP 2015). TACAS 2015: 401-416\n[5] http://sv-comp.sosy-lab.org/2015/\n[6] https://svn.sosy-lab.org/software/sv-benchmarks/tags/svcomp15/\n\n\nMade compatible to SMT-COMP rules by SMTInterpol\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203620,
    "benchmark_name": "Primes_true-unreach-call.c_678.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2777,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-UltimateAutomizer",
    "smtlib_path": "BV/2017-Preiner-UltimateAutomizer/Primes_true-unreach-call.c_678.smt2",
    "asserts_count": 1,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 4,
      "=": 2,
      "exists": 2,
      "let": 5,
      "BitVec": 4,
      "bvadd": 2,
      "bvmul": 4,
      "bvsle": 9
    },
    "description": "SMT script generated by Ultimate Automizer [1,2].\nUltimate Automizer is an automatic software verification tool that implements\na new automata-theoretic approach [3].\n\nThis SMT script belongs to a set of SMT scripts that was generated by applying\nUltimate Automizer to benchmarks from the SV-COMP 2015 [4,5] which are available \nat [6].\n\nThis script does _not_ contain all SMT commands that are used by Ultimate \nAutomizer while verifying a program. In order to fulfill the restrictions of\nthe main track at SMT-COMP this script contains only the commands that are\nsufficient to reproduce one single satisfiablity check.\n\n2015-04-30, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Daniel Dietsch, Jan Leike, Betim Musa, Andreas Podelski:\nUltimate Automizer with Array Interpolation - (Competition Contribution). \nTACAS 2015: 455-457\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] Dirk Beyer: Software Verification and Verifiable Witnesses - (Report on \nSV-COMP 2015). TACAS 2015: 401-416\n[5] http://sv-comp.sosy-lab.org/2015/\n[6] https://svn.sosy-lab.org/software/sv-benchmarks/tags/svcomp15/\n\n\nMade compatible to SMT-COMP rules by SMTInterpol\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203646,
    "benchmark_name": "nested9_true-unreach-call.i_670.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2256,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-UltimateAutomizer",
    "smtlib_path": "BV/2017-Preiner-UltimateAutomizer/nested9_true-unreach-call.i_670.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "and": 3,
      "exists": 1,
      "BitVec": 1,
      "bvadd": 3,
      "bvmul": 3,
      "bvsle": 11
    },
    "description": "SMT script generated by Ultimate Automizer [1,2].\nUltimate Automizer is an automatic software verification tool that implements\na new automata-theoretic approach [3].\n\nThis SMT script belongs to a set of SMT scripts that was generated by applying\nUltimate Automizer to benchmarks from the SV-COMP 2015 [4,5] which are available \nat [6].\n\nThis script does _not_ contain all SMT commands that are used by Ultimate \nAutomizer while verifying a program. In order to fulfill the restrictions of\nthe main track at SMT-COMP this script contains only the commands that are\nsufficient to reproduce one single satisfiablity check.\n\n2015-04-30, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Daniel Dietsch, Jan Leike, Betim Musa, Andreas Podelski:\nUltimate Automizer with Array Interpolation - (Competition Contribution). \nTACAS 2015: 455-457\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] Dirk Beyer: Software Verification and Verifiable Witnesses - (Report on \nSV-COMP 2015). TACAS 2015: 401-416\n[5] http://sv-comp.sosy-lab.org/2015/\n[6] https://svn.sosy-lab.org/software/sv-benchmarks/tags/svcomp15/\n\n\nMade compatible to SMT-COMP rules by SMTInterpol\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203675,
    "benchmark_name": "Primes_true-unreach-call.c_597.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2300,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-UltimateAutomizer",
    "smtlib_path": "BV/2017-Preiner-UltimateAutomizer/Primes_true-unreach-call.c_597.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 3,
      "exists": 2,
      "BitVec": 4,
      "bvadd": 2,
      "bvmul": 4,
      "bvsle": 9
    },
    "description": "SMT script generated by Ultimate Automizer [1,2].\nUltimate Automizer is an automatic software verification tool that implements\na new automata-theoretic approach [3].\n\nThis SMT script belongs to a set of SMT scripts that was generated by applying\nUltimate Automizer to benchmarks from the SV-COMP 2015 [4,5] which are available \nat [6].\n\nThis script does _not_ contain all SMT commands that are used by Ultimate \nAutomizer while verifying a program. In order to fulfill the restrictions of\nthe main track at SMT-COMP this script contains only the commands that are\nsufficient to reproduce one single satisfiablity check.\n\n2015-04-30, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Daniel Dietsch, Jan Leike, Betim Musa, Andreas Podelski:\nUltimate Automizer with Array Interpolation - (Competition Contribution). \nTACAS 2015: 455-457\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] Dirk Beyer: Software Verification and Verifiable Witnesses - (Report on \nSV-COMP 2015). TACAS 2015: 401-416\n[5] http://sv-comp.sosy-lab.org/2015/\n[6] https://svn.sosy-lab.org/software/sv-benchmarks/tags/svcomp15/\n\n\nMade compatible to SMT-COMP rules by SMTInterpol\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203700,
    "benchmark_name": "nested9_true-unreach-call.i_1770.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2523,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-UltimateAutomizer",
    "smtlib_path": "BV/2017-Preiner-UltimateAutomizer/nested9_true-unreach-call.i_1770.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "and": 4,
      "exists": 2,
      "BitVec": 2,
      "bvadd": 7,
      "bvmul": 6,
      "bvsle": 14
    },
    "description": "SMT script generated by Ultimate Automizer [1,2].\nUltimate Automizer is an automatic software verification tool that implements\na new automata-theoretic approach [3].\n\nThis SMT script belongs to a set of SMT scripts that was generated by applying\nUltimate Automizer to benchmarks from the SV-COMP 2015 [4,5] which are available \nat [6].\n\nThis script does _not_ contain all SMT commands that are used by Ultimate \nAutomizer while verifying a program. In order to fulfill the restrictions of\nthe main track at SMT-COMP this script contains only the commands that are\nsufficient to reproduce one single satisfiablity check.\n\n2015-04-30, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Daniel Dietsch, Jan Leike, Betim Musa, Andreas Podelski:\nUltimate Automizer with Array Interpolation - (Competition Contribution). \nTACAS 2015: 455-457\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] Dirk Beyer: Software Verification and Verifiable Witnesses - (Report on \nSV-COMP 2015). TACAS 2015: 401-416\n[5] http://sv-comp.sosy-lab.org/2015/\n[6] https://svn.sosy-lab.org/software/sv-benchmarks/tags/svcomp15/\n\n\nMade compatible to SMT-COMP rules by SMTInterpol\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203701,
    "benchmark_name": "Primes_true-unreach-call.c_187.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2379,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-UltimateAutomizer",
    "smtlib_path": "BV/2017-Preiner-UltimateAutomizer/Primes_true-unreach-call.c_187.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 3,
      "=": 2,
      "exists": 2,
      "BitVec": 4,
      "bvadd": 2,
      "bvmul": 4,
      "bvsle": 8
    },
    "description": "SMT script generated by Ultimate Automizer [1,2].\nUltimate Automizer is an automatic software verification tool that implements\na new automata-theoretic approach [3].\n\nThis SMT script belongs to a set of SMT scripts that was generated by applying\nUltimate Automizer to benchmarks from the SV-COMP 2015 [4,5] which are available \nat [6].\n\nThis script does _not_ contain all SMT commands that are used by Ultimate \nAutomizer while verifying a program. In order to fulfill the restrictions of\nthe main track at SMT-COMP this script contains only the commands that are\nsufficient to reproduce one single satisfiablity check.\n\n2015-04-30, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Daniel Dietsch, Jan Leike, Betim Musa, Andreas Podelski:\nUltimate Automizer with Array Interpolation - (Competition Contribution). \nTACAS 2015: 455-457\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] Dirk Beyer: Software Verification and Verifiable Witnesses - (Report on \nSV-COMP 2015). TACAS 2015: 401-416\n[5] http://sv-comp.sosy-lab.org/2015/\n[6] https://svn.sosy-lab.org/software/sv-benchmarks/tags/svcomp15/\n\n\nMade compatible to SMT-COMP rules by SMTInterpol\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203703,
    "benchmark_name": "nested9_true-unreach-call.i_473.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2450,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-UltimateAutomizer",
    "smtlib_path": "BV/2017-Preiner-UltimateAutomizer/nested9_true-unreach-call.i_473.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 4,
      "exists": 2,
      "BitVec": 2,
      "bvadd": 2,
      "bvmul": 4,
      "bvsle": 16
    },
    "description": "SMT script generated by Ultimate Automizer [1,2].\nUltimate Automizer is an automatic software verification tool that implements\na new automata-theoretic approach [3].\n\nThis SMT script belongs to a set of SMT scripts that was generated by applying\nUltimate Automizer to benchmarks from the SV-COMP 2015 [4,5] which are available \nat [6].\n\nThis script does _not_ contain all SMT commands that are used by Ultimate \nAutomizer while verifying a program. In order to fulfill the restrictions of\nthe main track at SMT-COMP this script contains only the commands that are\nsufficient to reproduce one single satisfiablity check.\n\n2015-04-30, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Daniel Dietsch, Jan Leike, Betim Musa, Andreas Podelski:\nUltimate Automizer with Array Interpolation - (Competition Contribution). \nTACAS 2015: 455-457\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model \nChecking for People Who Love Automata. CAV 2013:36-52\n[4] Dirk Beyer: Software Verification and Verifiable Witnesses - (Report on \nSV-COMP 2015). TACAS 2015: 401-416\n[5] http://sv-comp.sosy-lab.org/2015/\n[6] https://svn.sosy-lab.org/software/sv-benchmarks/tags/svcomp15/\n\n\nMade compatible to SMT-COMP rules by SMTInterpol\n\nTranslated to BV by Mathias Preiner."
  },
  {
    "benchmark_id": 203721,
    "benchmark_name": "heapsort.i_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2417,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/heapsort.i_9.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 4,
      "=": 3,
      "exists": 3,
      "let": 1,
      "BitVec": 3,
      "bvadd": 3,
      "bvmul": 1,
      "bvsdiv": 3,
      "bvsle": 4,
      "bvsgt": 2
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203723,
    "benchmark_name": "sum.i_0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2149,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/sum.i_0.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 2,
      "extract": 1,
      "bvadd": 1,
      "sign_extend": 2
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203724,
    "benchmark_name": "jain_4-1.c_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2947,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_4-1.c_2.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 9
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203728,
    "benchmark_name": "heapsort.i_3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2295,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/heapsort.i_3.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 3,
      "=": 3,
      "exists": 2,
      "BitVec": 2,
      "bvadd": 3,
      "bvsdiv": 2,
      "bvsle": 4,
      "bvsgt": 1
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203729,
    "benchmark_name": "jain_6-1.c_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3023,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_6-1.c_2.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203731,
    "benchmark_name": "jain_6-1.c_8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3171,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_6-1.c_8.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 4,
      "and": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203735,
    "benchmark_name": "jain_6-1.c_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3146,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_6-1.c_5.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203736,
    "benchmark_name": "soft_float_1-1.c.cil.c_0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2531,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_1-1.c.cil.c_0.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 4,
      "exists": 3,
      "BitVec": 6,
      "bvand": 5,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 2
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203739,
    "benchmark_name": "btor2c-eagerMod.bakery.1.prop1-func-interl.c_10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 41625,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/btor2c-eagerMod.bakery.1.prop1-func-interl.c_10.smt2",
    "asserts_count": 6,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 129,
    "symbol_counts": {
      "not": 3,
      "or": 7,
      "and": 1,
      "=": 16,
      "forall": 10,
      "let": 8,
      "BitVec": 146,
      "extract": 398,
      "bvnot": 32,
      "bvand": 348,
      "bvor": 20,
      "bvmul": 2,
      "zero_extend": 548
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203743,
    "benchmark_name": "psyco_abp_1-2.c_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1871,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/psyco_abp_1-2.c_2.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 5,
    "symbol_counts": {
      "not": 1,
      "=": 2,
      "exists": 1,
      "BitVec": 1,
      "bvneg": 1,
      "bvadd": 1
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203745,
    "benchmark_name": "jain_4-1.c_11.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4511,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_4-1.c_11.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "ite": 1,
      "not": 5,
      "and": 2,
      "=": 9,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 6,
      "bvmul": 12
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203746,
    "benchmark_name": "heapsort.i_0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2070,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/heapsort.i_0.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 1,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 3,
      "=": 2,
      "exists": 2,
      "BitVec": 2,
      "bvadd": 2,
      "bvsdiv": 2,
      "bvsle": 3,
      "bvsgt": 1
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203748,
    "benchmark_name": "sum.i_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2152,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/sum.i_1.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 5,
      "exists": 1,
      "let": 1,
      "BitVec": 2,
      "extract": 1,
      "bvadd": 1,
      "sign_extend": 2
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203750,
    "benchmark_name": "soft_float_4-2.c.cil.c_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2286,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-2.c.cil.c_9.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 2,
      "and": 1,
      "=": 4,
      "exists": 3,
      "BitVec": 5,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 2
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203751,
    "benchmark_name": "soft_float_1-1.c.cil.c_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2467,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_1-1.c.cil.c_2.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 3,
      "exists": 3,
      "BitVec": 6,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203752,
    "benchmark_name": "btor2c-eagerMod.bakery.1.prop1-func-interl.c_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 41613,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/btor2c-eagerMod.bakery.1.prop1-func-interl.c_2.smt2",
    "asserts_count": 6,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 129,
    "symbol_counts": {
      "not": 1,
      "or": 7,
      "and": 1,
      "=": 16,
      "forall": 10,
      "let": 8,
      "BitVec": 146,
      "extract": 398,
      "bvnot": 32,
      "bvand": 348,
      "bvor": 20,
      "bvmul": 2,
      "zero_extend": 548
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203753,
    "benchmark_name": "linear-inequality-inv-a.c_6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3478,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/linear-inequality-inv-a.c_6.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 1,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 4,
      "exists": 4,
      "BitVec": 17,
      "bvadd": 4,
      "zero_extend": 17
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203754,
    "benchmark_name": "soft_float_4-1.c.cil.c_7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2396,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-1.c.cil.c_7.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "ite": 1,
      "not": 1,
      "and": 1,
      "=": 4,
      "exists": 3,
      "BitVec": 5,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvsge": 1,
      "bvlshr": 2
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203757,
    "benchmark_name": "soft_float_1-1.c.cil.c_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2439,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_1-1.c.cil.c_9.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 1,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "=": 3,
      "exists": 2,
      "BitVec": 6,
      "bvand": 5,
      "bvor": 4,
      "bvadd": 2,
      "bvlshr": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203759,
    "benchmark_name": "jain_6-1.c_7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4613,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_6-1.c_7.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "ite": 1,
      "not": 4,
      "and": 2,
      "=": 10,
      "forall": 2,
      "let": 1,
      "BitVec": 9,
      "bvadd": 6,
      "bvmul": 16
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203762,
    "benchmark_name": "jain_6-1.c_10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3171,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_6-1.c_10.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 4,
      "and": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203764,
    "benchmark_name": "soft_float_4-2.c.cil.c_3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2147,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-2.c.cil.c_3.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 3,
      "exists": 3,
      "BitVec": 5,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 2
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203766,
    "benchmark_name": "soft_float_4-1.c.cil.c_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2339,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-1.c.cil.c_9.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 5,
      "exists": 3,
      "BitVec": 6,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203767,
    "benchmark_name": "jain_6-1.c_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3246,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_6-1.c_9.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 5,
      "and": 1,
      "=": 4,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203771,
    "benchmark_name": "btor2c-eagerMod.bakery.1.prop1-func-interl.c_4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 41617,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/btor2c-eagerMod.bakery.1.prop1-func-interl.c_4.smt2",
    "asserts_count": 7,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 129,
    "symbol_counts": {
      "not": 1,
      "or": 6,
      "and": 1,
      "=": 16,
      "forall": 10,
      "let": 8,
      "BitVec": 146,
      "extract": 398,
      "bvnot": 32,
      "bvand": 348,
      "bvor": 20,
      "bvmul": 2,
      "zero_extend": 548
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203775,
    "benchmark_name": "soft_float_4-2a.c.cil.c_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2266,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-2a.c.cil.c_9.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 4,
      "exists": 3,
      "BitVec": 5,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203776,
    "benchmark_name": "btor2c-lazyMod.fischer.1.prop1-back-serstep.c_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 19830,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/btor2c-lazyMod.fischer.1.prop1-back-serstep.c_2.smt2",
    "asserts_count": 8,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 56,
    "symbol_counts": {
      "not": 7,
      "or": 5,
      "=": 18,
      "forall": 10,
      "let": 6,
      "BitVec": 74,
      "extract": 137,
      "bvnot": 18,
      "bvand": 117,
      "bvadd": 3,
      "bvmul": 2,
      "zero_extend": 222
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203777,
    "benchmark_name": "jain_4-1.c_4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3070,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_4-1.c_4.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 9
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203778,
    "benchmark_name": "soft_float_4-2.c.cil.c_4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2212,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-2.c.cil.c_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 3,
      "exists": 3,
      "BitVec": 6,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203780,
    "benchmark_name": "jain_2-2.c_0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2480,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_2-2.c_0.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 6,
      "bvadd": 2,
      "bvmul": 6
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203781,
    "benchmark_name": "soft_float_1-1.c.cil.c_3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2855,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_1-1.c.cil.c_3.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 2,
      "and": 1,
      "=": 6,
      "exists": 1,
      "BitVec": 3,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 3,
      "bvlshr": 4
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203782,
    "benchmark_name": "jain_7-1.c_3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3244,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_7-1.c_3.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvneg": 2,
      "bvadd": 4,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203783,
    "benchmark_name": "btor2c-lazyMod.protocols.1.prop1-func-interl.c_0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 161541,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/btor2c-lazyMod.protocols.1.prop1-func-interl.c_0.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 715,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 80,
    "symbol_counts": {
      "ite": 12,
      "not": 9,
      "and": 5,
      "=": 688,
      "exists": 3,
      "let": 7,
      "BitVec": 56,
      "extract": 392,
      "bvnot": 59,
      "bvand": 213,
      "bvor": 110,
      "bvadd": 2,
      "bvule": 2,
      "bvshl": 2,
      "zero_extend": 639
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203785,
    "benchmark_name": "jain_7-1.c_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 5610,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_7-1.c_5.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 10,
    "symbol_counts": {
      "ite": 1,
      "not": 5,
      "and": 2,
      "=": 10,
      "forall": 3,
      "let": 1,
      "BitVec": 15,
      "bvneg": 4,
      "bvadd": 10,
      "bvmul": 24
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203788,
    "benchmark_name": "jain_7-2.c_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3121,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_7-2.c_1.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 9,
      "bvneg": 2,
      "bvadd": 4,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203790,
    "benchmark_name": "jain_7-1.c_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4276,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_7-1.c_2.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "ite": 1,
      "not": 2,
      "and": 3,
      "=": 13,
      "exists": 6,
      "BitVec": 6,
      "bvneg": 1,
      "bvadd": 4,
      "bvmul": 11
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203791,
    "benchmark_name": "jain_6-1.c_11.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4625,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_6-1.c_11.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "ite": 1,
      "not": 5,
      "and": 2,
      "=": 9,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 6,
      "bvmul": 18
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203793,
    "benchmark_name": "jain_4-1.c_7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 4551,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_4-1.c_7.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "ite": 1,
      "not": 4,
      "and": 2,
      "=": 10,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 6,
      "bvmul": 12
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203794,
    "benchmark_name": "jain_2-2.c_10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3709,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_2-2.c_10.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 9,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "ite": 1,
      "not": 5,
      "and": 2,
      "=": 8,
      "forall": 2,
      "BitVec": 6,
      "bvadd": 5,
      "bvmul": 8
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203795,
    "benchmark_name": "linear-inequality-inv-a.c_0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2552,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/linear-inequality-inv-a.c_0.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 1,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "=": 2,
      "exists": 2,
      "BitVec": 9,
      "bvadd": 2,
      "zero_extend": 9
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203798,
    "benchmark_name": "jain_2-2.c_3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2609,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_2-2.c_3.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 3,
      "forall": 2,
      "BitVec": 6,
      "bvadd": 2,
      "bvmul": 6
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203801,
    "benchmark_name": "jain_7-1.c_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3269,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_7-1.c_9.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 4,
      "and": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvneg": 2,
      "bvadd": 4,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203808,
    "benchmark_name": "jain_6-1.c_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3023,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_6-1.c_1.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203809,
    "benchmark_name": "btor2c-eagerMod.cambridge.1.prop2-func-interl.c_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 26338,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/btor2c-eagerMod.cambridge.1.prop2-func-interl.c_2.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 192,
    "symbol_counts": {
      "not": 2,
      "or": 1,
      "=": 4,
      "forall": 2,
      "let": 16,
      "BitVec": 84,
      "extract": 262,
      "bvnot": 24,
      "bvand": 180,
      "bvor": 58,
      "zero_extend": 354
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203810,
    "benchmark_name": "btor2c-eagerMod.bakery.1.prop1-func-interl.c_11.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 41635,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/btor2c-eagerMod.bakery.1.prop1-func-interl.c_11.smt2",
    "asserts_count": 7,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 129,
    "symbol_counts": {
      "not": 4,
      "or": 6,
      "and": 1,
      "=": 16,
      "forall": 10,
      "let": 8,
      "BitVec": 146,
      "extract": 398,
      "bvnot": 32,
      "bvand": 348,
      "bvor": 20,
      "bvmul": 2,
      "zero_extend": 548
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203811,
    "benchmark_name": "soft_float_4-2.c.cil.c_10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2346,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-2.c.cil.c_10.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 4,
      "exists": 3,
      "BitVec": 5,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203812,
    "benchmark_name": "jain_4-1.c_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3070,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_4-1.c_5.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 9
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203814,
    "benchmark_name": "btor2c-eagerMod.vis_arrays_vsa16a_p6.c_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 7602,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/btor2c-eagerMod.vis_arrays_vsa16a_p6.c_5.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 54,
    "symbol_counts": {
      "not": 2,
      "or": 1,
      "and": 2,
      "=": 6,
      "forall": 5,
      "let": 4,
      "BitVec": 18,
      "extract": 62,
      "bvnot": 8,
      "bvand": 32,
      "bvor": 8,
      "bvadd": 3,
      "bvashr": 4,
      "zero_extend": 84
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203815,
    "benchmark_name": "soft_float_4-2.c.cil.c_6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2525,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-2.c.cil.c_6.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 2,
      "and": 1,
      "=": 6,
      "exists": 1,
      "BitVec": 3,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 3,
      "bvlshr": 4
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203816,
    "benchmark_name": "jain_6-1.c_4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3146,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_6-1.c_4.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203817,
    "benchmark_name": "jain_4-1.c_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2947,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_4-1.c_1.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 9,
      "bvadd": 2,
      "bvmul": 9
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203821,
    "benchmark_name": "soft_float_4-1.c.cil.c_8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2453,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-1.c.cil.c_8.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 5,
      "exists": 3,
      "BitVec": 5,
      "bvand": 4,
      "bvor": 4,
      "bvneg": 1,
      "bvadd": 2,
      "bvlshr": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203822,
    "benchmark_name": "soft_float_1-2.c.cil.c_6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2527,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_1-2.c.cil.c_6.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 2,
      "and": 1,
      "=": 4,
      "exists": 3,
      "BitVec": 5,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 2
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203823,
    "benchmark_name": "heapsort.i_2.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2252,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/heapsort.i_2.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 1,
      "and": 3,
      "=": 3,
      "exists": 1,
      "BitVec": 1,
      "bvadd": 2,
      "bvsdiv": 2,
      "bvsle": 3,
      "bvsgt": 1
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203825,
    "benchmark_name": "soft_float_4-2.c.cil.c_7.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2472,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-2.c.cil.c_7.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "ite": 1,
      "not": 1,
      "and": 1,
      "=": 4,
      "exists": 3,
      "BitVec": 5,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvsge": 1,
      "bvlshr": 2
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203826,
    "benchmark_name": "jain_6-1.c_6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 5422,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_6-1.c_6.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 12,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 8,
    "symbol_counts": {
      "ite": 1,
      "not": 5,
      "and": 2,
      "=": 10,
      "forall": 3,
      "let": 1,
      "BitVec": 15,
      "bvadd": 7,
      "bvmul": 24
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203829,
    "benchmark_name": "heapsort.i_6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1989,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/heapsort.i_6.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 1,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 2,
      "exists": 2,
      "BitVec": 2,
      "bvadd": 1,
      "bvsdiv": 2,
      "bvsle": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203831,
    "benchmark_name": "soft_float_4-1.c.cil.c_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2511,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-1.c.cil.c_1.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 7,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 5,
      "and": 4,
      "=": 7,
      "exists": 2,
      "BitVec": 4,
      "bvadd": 5,
      "bvult": 3,
      "bvlshr": 5
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203833,
    "benchmark_name": "soft_float_1-1.c.cil.c_10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2692,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_1-1.c.cil.c_10.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 4,
      "exists": 3,
      "BitVec": 6,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203834,
    "benchmark_name": "jain_2-2.c_9.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2628,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_2-2.c_9.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "not": 4,
      "and": 1,
      "=": 3,
      "forall": 2,
      "BitVec": 6,
      "bvadd": 2,
      "bvmul": 6
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203835,
    "benchmark_name": "soft_float_4-2a.c.cil.c_10.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2413,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-2a.c.cil.c_10.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 4,
      "exists": 4,
      "BitVec": 9,
      "bvand": 6,
      "bvor": 6,
      "bvadd": 2,
      "bvlshr": 4
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203840,
    "benchmark_name": "linear-inequality-inv-a.c_5.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2546,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/linear-inequality-inv-a.c_5.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 1,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "=": 2,
      "exists": 2,
      "BitVec": 9,
      "bvadd": 2,
      "zero_extend": 9
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203843,
    "benchmark_name": "soft_float_4-2a.c.cil.c_8.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2204,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_4-2a.c.cil.c_8.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 3,
      "exists": 3,
      "BitVec": 5,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvult": 1,
      "bvlshr": 2,
      "zero_extend": 1
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203844,
    "benchmark_name": "jain_7-1.c_0.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3121,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_7-1.c_0.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 3,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "=": 2,
      "forall": 2,
      "BitVec": 9,
      "bvneg": 2,
      "bvadd": 4,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203846,
    "benchmark_name": "jain_7-1.c_4.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 3244,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/jain_7-1.c_4.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 3,
      "=": 3,
      "forall": 2,
      "BitVec": 9,
      "bvneg": 2,
      "bvadd": 4,
      "bvmul": 13
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203847,
    "benchmark_name": "soft_float_1-1.c.cil.c_6.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 2757,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/soft_float_1-1.c.cil.c_6.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "not": 1,
      "and": 2,
      "=": 5,
      "exists": 3,
      "BitVec": 6,
      "bvand": 4,
      "bvor": 4,
      "bvadd": 1,
      "bvlshr": 3
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203848,
    "benchmark_name": "Primes.c_3.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 1727,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/Primes.c_3.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 2,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 6,
    "symbol_counts": {
      "not": 1,
      "=": 2,
      "exists": 1,
      "BitVec": 1,
      "bvadd": 2,
      "bvmul": 2
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203851,
    "benchmark_name": "btor2c-eagerMod.unsafe_arbitrated_fifos_n2d8w8.c_1.smt2",
    "logic": "BV",
    "category": "industrial",
    "size": 5994,
    "evaluation": "SMT-COMP 2024",
    "family": "UltimateAutomizerSvcomp2023",
    "smtlib_path": "BV/20230321-UltimateAutomizerSvcomp2023/btor2c-eagerMod.unsafe_arbitrated_fifos_n2d8w8.c_1.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 0,
    "define_fun_rec_count": 0,
    "constant_fun_count": 0,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 48,
    "symbol_counts": {
      "not": 1,
      "and": 1,
      "=": 3,
      "forall": 3,
      "let": 2,
      "BitVec": 13,
      "extract": 44,
      "bvnot": 6,
      "bvand": 33,
      "bvor": 3,
      "zero_extend": 60
    },
    "description": "Generated by the tool Ultimate Automizer [1,2] which implements\nan automata theoretic approach [3] to software verification.\n\nThis SMT script belongs to a set of SMT scripts that was generated by\napplying Ultimate Automizer to benchmarks [4] from the SV-COMP 2023 [5,6].\nThis script may not contain all SMT commands that Ultimate Automizer\nissued. In order to meet the restrictions for SMT-COMP benchmarks \nwe dropped the commands for getting values (resp. models), \nunsatisfiable cores, and interpolants.\n\n2023-03-21, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)\n\n[1] https://ultimate.informatik.uni-freiburg.de/automizer/\n[2] Matthias Heizmann, Max Barth, Daniel Dietsch, Leonard Fichtner,\n     Jochen Hoenicke, Dominik Klumpp, Mehdi Naouar, Tanja Schindler,\n     Frank Schssele, Andreas Podelski: Ultimate Automizer and the\n     CommuHash Normal Form (Competition Contribution). TACAS 2023\n[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model\n     Checking for People Who Love Automata. CAV 2013\n[4] https://github.com/sosy-lab/sv-benchmarks\n[5] Dirk Beyer: Competition on Software Verification and\n     Witness Validation: SV-COMP 2023.  TACAS 2023\n[6] https://sv-comp.sosy-lab.org/2023/"
  },
  {
    "benchmark_id": 203859,
    "benchmark_name": "cons/check_cc_bvadd_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2202,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvadd_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 8,
      "and": 2,
      "=": 13,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvadd": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203860,
    "benchmark_name": "cons/check_cc_bvashr_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 5185,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvashr_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 65,
      "or": 1,
      "and": 6,
      "=>": 2,
      "=": 73,
      "distinct": 3,
      "exists": 3,
      "BitVec": 15,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvule": 1,
      "bvshl": 1,
      "bvlshr": 1,
      "bvashr": 3
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203861,
    "benchmark_name": "cons/check_cc_bvult_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4911,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvult_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 68,
      "distinct": 2,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvult": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203862,
    "benchmark_name": "cons/check_cc_concat_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4761,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_concat_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 69,
      "distinct": 1,
      "exists": 1,
      "BitVec": 10,
      "concat": 2,
      "extract": 65,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203863,
    "benchmark_name": "cons/check_cc_bvshl_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4986,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvshl_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 3,
      "=": 69,
      "distinct": 1,
      "exists": 2,
      "BitVec": 14,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvule": 1,
      "bvshl": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203865,
    "benchmark_name": "cons/check_cc_bvxor_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4902,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvxor_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 69,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvxor": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203866,
    "benchmark_name": "cons/check_cc_bvuge_s_x_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7968,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvuge_s_x_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 128,
      "and": 2,
      "=": 132,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvuge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203867,
    "benchmark_name": "cons/check_cc_bvand_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2218,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvand_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "and": 2,
      "=": 14,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 10,
      "bvnot": 6,
      "bvand": 3,
      "bvor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203868,
    "benchmark_name": "cons/check_cc_bvsge_s_x_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7968,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvsge_s_x_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 128,
      "and": 2,
      "=": 132,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvsge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203872,
    "benchmark_name": "cons/check_cc_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4892,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 69,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203873,
    "benchmark_name": "cons/check_cc_distinct_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7971,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_distinct_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 128,
      "and": 2,
      "=": 132,
      "distinct": 2,
      "exists": 1,
      "BitVec": 13,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203874,
    "benchmark_name": "cons/check_cc_bvsge_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4896,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvsge_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 68,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvsge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203876,
    "benchmark_name": "cons/check_cc_bvsge_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4896,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvsge_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 68,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvsge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203877,
    "benchmark_name": "cons/check_cc_bvlshr_s_x_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2282,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvlshr_s_x_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 3,
      "=": 14,
      "distinct": 1,
      "exists": 2,
      "BitVec": 14,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvule": 1,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203882,
    "benchmark_name": "cons/check_cc_bvuge_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4896,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvuge_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 68,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvuge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203883,
    "benchmark_name": "cons/check_cc_bvshl_s_x_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2281,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvshl_s_x_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 3,
      "=": 14,
      "distinct": 1,
      "exists": 2,
      "BitVec": 14,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvule": 1,
      "bvshl": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203884,
    "benchmark_name": "cons/check_cc_bvlshr_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4983,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvlshr_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "or": 1,
      "and": 3,
      "=": 70,
      "distinct": 1,
      "exists": 2,
      "BitVec": 14,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvule": 1,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203886,
    "benchmark_name": "cons/check_cc_udiv_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 5466,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_udiv_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 10,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 6,
      "ite": 64,
      "not": 2,
      "or": 1,
      "and": 5,
      "=>": 2,
      "=": 71,
      "distinct": 3,
      "exists": 2,
      "let": 2,
      "BitVec": 11,
      "extract": 67,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2,
      "bvadd": 1,
      "bvmul": 1,
      "bvudiv": 1,
      "bvugt": 1,
      "bvlshr": 1,
      "zero_extend": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203890,
    "benchmark_name": "cons/check_cc_bvuge_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4896,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvuge_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 68,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvuge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203893,
    "benchmark_name": "cons/check_cc_udiv_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 5743,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_udiv_x_s_32.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 10,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 6,
      "ite": 65,
      "not": 4,
      "and": 6,
      "=>": 3,
      "=": 71,
      "distinct": 8,
      "exists": 2,
      "let": 2,
      "BitVec": 12,
      "extract": 67,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2,
      "bvadd": 2,
      "bvmul": 5,
      "bvudiv": 1,
      "bvsub": 4,
      "bvult": 1,
      "bvule": 1,
      "bvuge": 2,
      "bvlshr": 1,
      "zero_extend": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203899,
    "benchmark_name": "cons/check_cc_bvslt_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2228,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvslt_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "and": 2,
      "=>": 1,
      "=": 13,
      "distinct": 2,
      "exists": 1,
      "BitVec": 13,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvslt": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203900,
    "benchmark_name": "cons/check_cc_bvslt_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4928,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvslt_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=>": 1,
      "=": 69,
      "distinct": 2,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvslt": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203901,
    "benchmark_name": "cons/check_cc_bvlshr_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2288,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvlshr_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "and": 3,
      "=": 13,
      "distinct": 1,
      "exists": 2,
      "BitVec": 14,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvule": 1,
      "bvlshr": 4
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203903,
    "benchmark_name": "cons/check_cc_bvult_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7983,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvult_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "and": 2,
      "=": 132,
      "distinct": 2,
      "exists": 1,
      "BitVec": 13,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvult": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203904,
    "benchmark_name": "cons/check_cc_udiv_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8815,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_udiv_x_s_64.smt2",
    "asserts_count": 3,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 10,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 6,
      "ite": 129,
      "not": 4,
      "and": 6,
      "=>": 3,
      "=": 135,
      "distinct": 8,
      "exists": 2,
      "let": 2,
      "BitVec": 12,
      "extract": 131,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2,
      "bvadd": 2,
      "bvmul": 5,
      "bvudiv": 1,
      "bvsub": 4,
      "bvult": 1,
      "bvule": 1,
      "bvuge": 2,
      "bvlshr": 1,
      "zero_extend": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203906,
    "benchmark_name": "cons/check_cc_bvshl_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8058,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvshl_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "and": 3,
      "=": 133,
      "distinct": 1,
      "exists": 2,
      "BitVec": 14,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvule": 1,
      "bvshl": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203908,
    "benchmark_name": "cons/check_cc_bvand_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4918,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvand_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 70,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 3,
      "bvor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203914,
    "benchmark_name": "cons/check_cc_bvuge_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2196,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvuge_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 8,
      "and": 2,
      "=": 12,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvuge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203917,
    "benchmark_name": "cons/check_cc_bvashr_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8257,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvashr_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 129,
      "or": 1,
      "and": 6,
      "=>": 2,
      "=": 137,
      "distinct": 3,
      "exists": 3,
      "BitVec": 15,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvule": 1,
      "bvshl": 1,
      "bvlshr": 1,
      "bvashr": 3
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203918,
    "benchmark_name": "cons/check_cc_concat_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4761,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_concat_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 69,
      "distinct": 1,
      "exists": 1,
      "BitVec": 10,
      "concat": 2,
      "extract": 65,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203920,
    "benchmark_name": "cons/check_cc_distinct_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4899,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_distinct_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 68,
      "distinct": 2,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203922,
    "benchmark_name": "cons/check_cc_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7964,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 128,
      "and": 2,
      "=": 133,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203923,
    "benchmark_name": "cons/check_cc_urem_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2838,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_urem_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 10,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 9,
    "symbol_counts": {
      "Bool": 6,
      "ite": 8,
      "or": 1,
      "and": 5,
      "=>": 4,
      "=": 15,
      "distinct": 3,
      "exists": 2,
      "let": 2,
      "BitVec": 11,
      "extract": 11,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2,
      "bvadd": 2,
      "bvmul": 1,
      "bvurem": 1,
      "bvsub": 2,
      "bvule": 1,
      "bvugt": 2,
      "bvlshr": 1,
      "zero_extend": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203926,
    "benchmark_name": "cons/check_cc_concat_s_x_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2065,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_concat_s_x_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "and": 2,
      "=": 13,
      "distinct": 1,
      "exists": 1,
      "BitVec": 10,
      "concat": 2,
      "extract": 9,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203928,
    "benchmark_name": "cons/check_cc_bvadd_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7974,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvadd_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "true": 1,
      "Bool": 4,
      "ite": 128,
      "and": 2,
      "=": 133,
      "distinct": 1,
      "exists": 1,
      "BitVec": 13,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvadd": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203929,
    "benchmark_name": "cons/check_cc_bvslt_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4928,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_bvslt_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=>": 1,
      "=": 69,
      "distinct": 2,
      "exists": 1,
      "BitVec": 13,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvslt": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203930,
    "benchmark_name": "cons/check_cc_urem_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 5547,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/cons/check_cc_urem_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 10,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 6,
      "ite": 64,
      "or": 1,
      "and": 5,
      "=>": 4,
      "=": 71,
      "distinct": 3,
      "exists": 2,
      "let": 2,
      "BitVec": 11,
      "extract": 67,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2,
      "bvadd": 2,
      "bvmul": 1,
      "bvurem": 1,
      "bvsub": 2,
      "bvule": 1,
      "bvugt": 2,
      "bvlshr": 1,
      "zero_extend": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203933,
    "benchmark_name": "inv/check_ic_bvsge_s_x_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8079,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvsge_s_x_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "or": 1,
      "and": 4,
      "=": 133,
      "distinct": 2,
      "exists": 1,
      "BitVec": 12,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 3,
      "bvsge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203936,
    "benchmark_name": "inv/check_ic_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2219,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "and": 2,
      "=": 13,
      "distinct": 1,
      "exists": 1,
      "BitVec": 12,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203941,
    "benchmark_name": "inv/check_ic_sext_1_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2227,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_sext_1_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 5,
      "=": 17,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 1,
      "extract": 11,
      "bvnot": 5,
      "bvand": 1,
      "bvor": 2,
      "sign_extend": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203943,
    "benchmark_name": "inv/check_ic_sext_3_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2227,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_sext_3_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 5,
      "=": 17,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 1,
      "extract": 11,
      "bvnot": 5,
      "bvand": 1,
      "bvor": 2,
      "sign_extend": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203944,
    "benchmark_name": "inv/check_ic_bvshl_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2284,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvshl_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "and": 3,
      "=": 14,
      "distinct": 1,
      "exists": 1,
      "BitVec": 12,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvshl": 4,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203946,
    "benchmark_name": "inv/check_ic_bvsge_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2308,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvsge_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 4,
      "=": 13,
      "distinct": 2,
      "exists": 1,
      "BitVec": 12,
      "extract": 10,
      "bvnot": 6,
      "bvand": 2,
      "bvor": 2,
      "bvsge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203949,
    "benchmark_name": "inv/check_ic_bvshl_s_x_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2405,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvshl_s_x_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 3,
      "=>": 3,
      "=": 16,
      "distinct": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 12,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvsub": 1,
      "bvule": 1,
      "bvuge": 1,
      "bvshl": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203951,
    "benchmark_name": "inv/check_ic_concat_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7870,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_concat_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "and": 3,
      "=": 134,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 2,
      "extract": 129,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203953,
    "benchmark_name": "inv/check_ic_bvsge_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 5007,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvsge_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "or": 1,
      "and": 4,
      "=": 69,
      "distinct": 2,
      "exists": 1,
      "BitVec": 12,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 3,
      "bvsge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203956,
    "benchmark_name": "inv/check_ic_bvsge_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 5008,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvsge_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "or": 1,
      "and": 4,
      "=": 69,
      "distinct": 2,
      "exists": 1,
      "BitVec": 12,
      "extract": 66,
      "bvnot": 6,
      "bvand": 2,
      "bvor": 2,
      "bvsge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203957,
    "benchmark_name": "inv/check_ic_bvurem_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 5387,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvurem_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 10,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 6,
      "ite": 64,
      "or": 1,
      "and": 4,
      "=>": 2,
      "=": 73,
      "distinct": 3,
      "exists": 2,
      "let": 2,
      "BitVec": 10,
      "extract": 67,
      "bvnot": 4,
      "bvand": 2,
      "bvor": 2,
      "bvadd": 2,
      "bvmul": 1,
      "bvurem": 2,
      "bvsub": 2,
      "bvugt": 2,
      "bvuge": 1,
      "bvlshr": 1,
      "zero_extend": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203958,
    "benchmark_name": "inv/check_ic_concat_s_x_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7870,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_concat_s_x_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "and": 3,
      "=": 134,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 2,
      "extract": 129,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203959,
    "benchmark_name": "inv/check_ic_bvadd_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4939,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvadd_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 69,
      "distinct": 1,
      "exists": 1,
      "BitVec": 12,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvadd": 1,
      "bvsub": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203960,
    "benchmark_name": "inv/check_ic_concat_s_x_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2102,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_concat_s_x_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "and": 3,
      "=": 14,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 2,
      "extract": 9,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203961,
    "benchmark_name": "inv/check_ic_bvurem_s_x_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2680,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvurem_s_x_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 10,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 6,
      "ite": 8,
      "or": 1,
      "and": 4,
      "=>": 2,
      "=": 17,
      "distinct": 3,
      "exists": 2,
      "let": 2,
      "BitVec": 10,
      "extract": 11,
      "bvnot": 4,
      "bvand": 2,
      "bvor": 2,
      "bvadd": 2,
      "bvmul": 1,
      "bvurem": 2,
      "bvsub": 2,
      "bvugt": 2,
      "bvuge": 1,
      "bvlshr": 1,
      "zero_extend": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203963,
    "benchmark_name": "inv/check_ic_sext_2_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4925,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_sext_2_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "or": 1,
      "and": 5,
      "=": 73,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 1,
      "extract": 67,
      "bvnot": 5,
      "bvand": 1,
      "bvor": 2,
      "sign_extend": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203964,
    "benchmark_name": "inv/check_ic_sext_4_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2227,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_sext_4_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 5,
      "=": 17,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 1,
      "extract": 11,
      "bvnot": 5,
      "bvand": 1,
      "bvor": 2,
      "sign_extend": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203970,
    "benchmark_name": "inv/check_ic_bvashr_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2348,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvashr_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 3,
      "=>": 2,
      "=": 16,
      "distinct": 1,
      "exists": 1,
      "BitVec": 12,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvult": 1,
      "bvuge": 1,
      "bvshl": 1,
      "bvlshr": 1,
      "bvashr": 4
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203971,
    "benchmark_name": "inv/check_ic_bvlshr_s_x_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2407,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvlshr_s_x_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 3,
      "=>": 3,
      "=": 16,
      "distinct": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 12,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvsub": 1,
      "bvule": 1,
      "bvuge": 1,
      "bvlshr": 3
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203972,
    "benchmark_name": "inv/check_ic_sext_4_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4925,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_sext_4_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "or": 1,
      "and": 5,
      "=": 73,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 1,
      "extract": 67,
      "bvnot": 5,
      "bvand": 1,
      "bvor": 2,
      "sign_extend": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203973,
    "benchmark_name": "inv/check_ic_distinct_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2251,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_distinct_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 2,
      "=": 12,
      "distinct": 4,
      "exists": 1,
      "BitVec": 12,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203974,
    "benchmark_name": "inv/check_ic_distinct_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8023,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_distinct_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "or": 1,
      "and": 2,
      "=": 132,
      "distinct": 4,
      "exists": 1,
      "BitVec": 12,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203976,
    "benchmark_name": "inv/check_ic_sext_4_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7997,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_sext_4_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "or": 1,
      "and": 5,
      "=": 137,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 1,
      "extract": 131,
      "bvnot": 5,
      "bvand": 1,
      "bvor": 2,
      "sign_extend": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203978,
    "benchmark_name": "inv/check_ic_bvshl_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 5105,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvshl_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "or": 1,
      "and": 3,
      "=>": 3,
      "=": 72,
      "distinct": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 12,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvsub": 1,
      "bvule": 1,
      "bvuge": 1,
      "bvshl": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203982,
    "benchmark_name": "inv/check_ic_bvurem_s_x_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8459,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvurem_s_x_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 10,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 6,
      "ite": 128,
      "or": 1,
      "and": 4,
      "=>": 2,
      "=": 137,
      "distinct": 3,
      "exists": 2,
      "let": 2,
      "BitVec": 10,
      "extract": 131,
      "bvnot": 4,
      "bvand": 2,
      "bvor": 2,
      "bvadd": 2,
      "bvmul": 1,
      "bvurem": 2,
      "bvsub": 2,
      "bvugt": 2,
      "bvuge": 1,
      "bvlshr": 1,
      "zero_extend": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203984,
    "benchmark_name": "inv/check_ic_sext_3_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7997,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_sext_3_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "or": 1,
      "and": 5,
      "=": 137,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 1,
      "extract": 131,
      "bvnot": 5,
      "bvand": 1,
      "bvor": 2,
      "sign_extend": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203985,
    "benchmark_name": "inv/check_ic_bvshl_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4984,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvshl_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 3,
      "=": 70,
      "distinct": 1,
      "exists": 1,
      "BitVec": 12,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvshl": 4,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203986,
    "benchmark_name": "inv/check_ic_bvuge_s_x_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7993,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvuge_s_x_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "and": 2,
      "=": 132,
      "distinct": 1,
      "exists": 1,
      "BitVec": 12,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvule": 1,
      "bvuge": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203987,
    "benchmark_name": "inv/check_ic_bvxor_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4939,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvxor_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 2,
      "=": 69,
      "distinct": 1,
      "exists": 1,
      "BitVec": 12,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvxor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203988,
    "benchmark_name": "inv/check_ic_bvult_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8017,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvult_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "and": 3,
      "=": 132,
      "distinct": 2,
      "exists": 1,
      "BitVec": 12,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvult": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203991,
    "benchmark_name": "inv/check_ic_concat_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4798,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_concat_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 3,
      "=": 70,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 2,
      "extract": 65,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203992,
    "benchmark_name": "inv/check_ic_distinct_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4951,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_distinct_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "or": 1,
      "and": 2,
      "=": 68,
      "distinct": 4,
      "exists": 1,
      "BitVec": 12,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203993,
    "benchmark_name": "inv/check_ic_bvuge_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 7993,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvuge_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "and": 2,
      "=": 132,
      "distinct": 1,
      "exists": 1,
      "BitVec": 12,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvuge": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203996,
    "benchmark_name": "inv/check_ic_bvult_s_x_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4945,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvult_s_x_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 3,
      "=": 68,
      "distinct": 2,
      "exists": 1,
      "BitVec": 12,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvult": 1,
      "bvugt": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203997,
    "benchmark_name": "inv/check_ic_sext_2_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2227,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_sext_2_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 5,
      "=": 17,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 1,
      "extract": 11,
      "bvnot": 5,
      "bvand": 1,
      "bvor": 2,
      "sign_extend": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203998,
    "benchmark_name": "inv/check_ic_concat_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2102,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_concat_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "and": 3,
      "=": 14,
      "distinct": 1,
      "exists": 1,
      "BitVec": 9,
      "concat": 2,
      "extract": 9,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 203999,
    "benchmark_name": "inv/check_ic_bvlshr_x_s_32.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 4987,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvlshr_x_s_32.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 35,
    "symbol_counts": {
      "Bool": 4,
      "ite": 64,
      "and": 3,
      "=": 70,
      "distinct": 1,
      "exists": 1,
      "BitVec": 12,
      "extract": 66,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvshl": 1,
      "bvlshr": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 204002,
    "benchmark_name": "inv/check_ic_bvslt_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8104,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvslt_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "or": 1,
      "and": 5,
      "=": 133,
      "distinct": 3,
      "exists": 1,
      "BitVec": 12,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 3,
      "bvslt": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 204004,
    "benchmark_name": "inv/check_ic_bvsge_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8080,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvsge_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "or": 1,
      "and": 4,
      "=": 133,
      "distinct": 2,
      "exists": 1,
      "BitVec": 12,
      "extract": 130,
      "bvnot": 6,
      "bvand": 2,
      "bvor": 2,
      "bvsge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 204009,
    "benchmark_name": "inv/check_ic_bvult_s_x_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2245,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvult_s_x_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "and": 3,
      "=": 12,
      "distinct": 2,
      "exists": 1,
      "BitVec": 12,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvult": 1,
      "bvugt": 1,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 204010,
    "benchmark_name": "inv/check_ic_bvurem_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8507,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvurem_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 10,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 6,
      "ite": 128,
      "not": 2,
      "or": 1,
      "and": 5,
      "=>": 2,
      "=": 136,
      "distinct": 4,
      "exists": 2,
      "let": 2,
      "BitVec": 10,
      "extract": 131,
      "bvnot": 5,
      "bvand": 1,
      "bvor": 2,
      "bvneg": 1,
      "bvadd": 2,
      "bvmul": 3,
      "bvurem": 1,
      "bvuge": 1,
      "bvlshr": 1,
      "zero_extend": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 204014,
    "benchmark_name": "inv/check_ic_bvsge_s_x_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2307,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvsge_s_x_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 7,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "or": 1,
      "and": 4,
      "=": 13,
      "distinct": 2,
      "exists": 1,
      "BitVec": 12,
      "extract": 10,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 3,
      "bvsge": 3,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 204015,
    "benchmark_name": "inv/check_ic_bvmul_x_s_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8365,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvmul_x_s_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "not": 1,
      "or": 1,
      "and": 6,
      "=>": 2,
      "=": 137,
      "distinct": 1,
      "exists": 3,
      "BitVec": 11,
      "extract": 129,
      "bvnot": 4,
      "bvand": 2,
      "bvor": 3,
      "bvneg": 1,
      "bvmul": 5,
      "bvshl": 3,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 204016,
    "benchmark_name": "inv/check_ic_bvshl_s_x_64.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 8177,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvshl_s_x_64.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 5,
    "declare_sort_count": 0,
    "define_fun_count": 9,
    "define_fun_rec_count": 0,
    "constant_fun_count": 6,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 67,
    "symbol_counts": {
      "Bool": 4,
      "ite": 128,
      "or": 1,
      "and": 3,
      "=>": 3,
      "=": 136,
      "distinct": 3,
      "exists": 1,
      "let": 1,
      "BitVec": 12,
      "extract": 130,
      "bvnot": 6,
      "bvand": 1,
      "bvor": 2,
      "bvsub": 1,
      "bvule": 1,
      "bvuge": 1,
      "bvshl": 2,
      "bvlshr": 1
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 204018,
    "benchmark_name": "inv/check_ic_bvudiv_s_x_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2984,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvudiv_s_x_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 6,
    "declare_sort_count": 0,
    "define_fun_count": 10,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "Bool": 6,
      "ite": 8,
      "or": 1,
      "and": 8,
      "=>": 4,
      "=": 16,
      "distinct": 6,
      "exists": 2,
      "let": 2,
      "BitVec": 10,
      "extract": 11,
      "bvnot": 4,
      "bvand": 1,
      "bvor": 2,
      "bvadd": 2,
      "bvmul": 1,
      "bvudiv": 7,
      "bvule": 3,
      "bvugt": 2,
      "bvuge": 1,
      "bvlshr": 1,
      "zero_extend": 5
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  },
  {
    "benchmark_id": 204021,
    "benchmark_name": "inv/check_ic_bvmul_x_s_4.smt2",
    "logic": "BV",
    "category": "crafted",
    "size": 2597,
    "evaluation": "SMT-COMP 2024",
    "family": "Preiner-fmcad20",
    "smtlib_path": "BV/2020-Preiner-fmcad20/inv/check_ic_bvmul_x_s_4.smt2",
    "asserts_count": 2,
    "declare_fun_count": 0,
    "declare_const_count": 4,
    "declare_sort_count": 0,
    "define_fun_count": 8,
    "define_fun_rec_count": 0,
    "constant_fun_count": 4,
    "define_sort_count": 0,
    "declare_datatype_count": 0,
    "max_term_depth": 11,
    "symbol_counts": {
      "Bool": 4,
      "ite": 8,
      "not": 1,
      "or": 1,
      "and": 6,
      "=>": 2,
      "=": 17,
      "distinct": 1,
      "exists": 3,
      "BitVec": 11,
      "extract": 9,
      "bvnot": 4,
      "bvand": 2,
      "bvor": 3,
      "bvneg": 1,
      "bvmul": 5,
      "bvshl": 3,
      "bvlshr": 2
    },
    "description": "Publication:\n[1] Aina Niemetz, Mathias Preiner:\n    Ternary Propagation-Based Local Search for more Bit-Precise Reasoning.\n    FMCAD 2020"
  }
]