###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        17824   # Number of WRITE/WRITEP commands
num_reads_done                 =       943231   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       796526   # Number of read row buffer hits
num_read_cmds                  =       943231   # Number of READ/READP commands
num_writes_done                =        17826   # Number of read requests issued
num_write_row_hits             =         8610   # Number of write row buffer hits
num_act_cmds                   =       156585   # Number of ACT commands
num_pre_cmds                   =       156559   # Number of PRE commands
num_ondemand_pres              =       132930   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9400145   # Cyles of rank active rank.0
rank_active_cycles.1           =      9125735   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       599855   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       874265   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       894554   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18784   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10946   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6863   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2375   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2196   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3149   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2225   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          492   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          352   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19157   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           31   # Write cmd latency (cycles)
write_latency[80-99]           =           57   # Write cmd latency (cycles)
write_latency[100-119]         =           75   # Write cmd latency (cycles)
write_latency[120-139]         =           93   # Write cmd latency (cycles)
write_latency[140-159]         =          102   # Write cmd latency (cycles)
write_latency[160-179]         =          137   # Write cmd latency (cycles)
write_latency[180-199]         =          163   # Write cmd latency (cycles)
write_latency[200-]            =        17160   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       332532   # Read request latency (cycles)
read_latency[40-59]            =       121013   # Read request latency (cycles)
read_latency[60-79]            =        97645   # Read request latency (cycles)
read_latency[80-99]            =        57026   # Read request latency (cycles)
read_latency[100-119]          =        44532   # Read request latency (cycles)
read_latency[120-139]          =        40734   # Read request latency (cycles)
read_latency[140-159]          =        31007   # Read request latency (cycles)
read_latency[160-179]          =        26115   # Read request latency (cycles)
read_latency[180-199]          =        21531   # Read request latency (cycles)
read_latency[200-]             =       171090   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.89774e+07   # Write energy
read_energy                    =  3.80311e+09   # Read energy
act_energy                     =  4.28417e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.8793e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.19647e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86569e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69446e+09   # Active standby energy rank.1
average_read_latency           =      136.069   # Average read request latency (cycles)
average_interarrival           =      10.4048   # Average request interarrival latency (cycles)
total_energy                   =  1.72929e+10   # Total energy (pJ)
average_power                  =      1729.29   # Average power (mW)
average_bandwidth              =      8.20102   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        17666   # Number of WRITE/WRITEP commands
num_reads_done                 =       999199   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       825145   # Number of read row buffer hits
num_read_cmds                  =       999199   # Number of READ/READP commands
num_writes_done                =        17667   # Number of read requests issued
num_write_row_hits             =         8396   # Number of write row buffer hits
num_act_cmds                   =       184124   # Number of ACT commands
num_pre_cmds                   =       184101   # Number of PRE commands
num_ondemand_pres              =       159909   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9282150   # Cyles of rank active rank.0
rank_active_cycles.1           =      9217396   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       717850   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       782604   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       951197   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18170   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11200   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6392   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2264   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2213   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3361   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2070   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          472   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          386   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19177   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           35   # Write cmd latency (cycles)
write_latency[100-119]         =           38   # Write cmd latency (cycles)
write_latency[120-139]         =           61   # Write cmd latency (cycles)
write_latency[140-159]         =           69   # Write cmd latency (cycles)
write_latency[160-179]         =          121   # Write cmd latency (cycles)
write_latency[180-199]         =          172   # Write cmd latency (cycles)
write_latency[200-]            =        17148   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       326488   # Read request latency (cycles)
read_latency[40-59]            =       126115   # Read request latency (cycles)
read_latency[60-79]            =       109455   # Read request latency (cycles)
read_latency[80-99]            =        64762   # Read request latency (cycles)
read_latency[100-119]          =        51057   # Read request latency (cycles)
read_latency[120-139]          =        47079   # Read request latency (cycles)
read_latency[140-159]          =        35807   # Read request latency (cycles)
read_latency[160-179]          =        29534   # Read request latency (cycles)
read_latency[180-199]          =        24556   # Read request latency (cycles)
read_latency[200-]             =       184341   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.81887e+07   # Write energy
read_energy                    =  4.02877e+09   # Read energy
act_energy                     =  5.03763e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44568e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7565e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79206e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75166e+09   # Active standby energy rank.1
average_read_latency           =      136.736   # Average read request latency (cycles)
average_interarrival           =      9.83378   # Average request interarrival latency (cycles)
total_energy                   =  1.75893e+10   # Total energy (pJ)
average_power                  =      1758.93   # Average power (mW)
average_bandwidth              =      8.67726   # Average bandwidth
