# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L Processor_lib -l transcript.txt -i -multisource_delay latest -t ns +typdelays -foreign {hdsInit C:/MentorGraphics/HDS_2012.1/resources/downstream/modelsim/ModelSim_64Bit.dll} -pli {"C:/MentorGraphics/HDS_2012.1/resources/downstream/modelsim/ModelSim_64Bit.dll"} Processor_lib.Cache(Structure) 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# 
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Cache_State_Machine(Behavioral)".
# 
# Loading C:/MentorGraphics/HDS_2012.1/resources/downstream/modelsim/ModelSim_64Bit.dll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.cache(structure)#1
# ** Error: ** Error: (vsim-7) Failed to open  file "C:/Users/Kevin/Documents/GitHub/ECE4440/Processor/Processor_lib/work/@_opt/voptwnqkbr" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
# 
#    Time: 0 ns  Iteration: 0  Instance: /cache/TagBlock
# ** Error: (vsim-3171) Could not find machine code for 'C:/Users/Kevin/Documents/GitHub/ECE4440/Processor/Processor_lib/work.taglut(structure)'.
# 
# No such file or directory. (errno = ENOENT)
# Load interrupted
# Error loading design
# hds_start \$HDS_PROJECT_DIR/Processor_lib/work 
# reading modelsim.ini
vsim -L Processor_lib -l transcript.txt -i -t ns -multisource_delay latest +typdelays Processor_lib.TagLUT(Structure)
# vsim -L Processor_lib -l transcript.txt -i -multisource_delay latest -t ns +typdelays -foreign {hdsInit C:/MentorGraphics/HDS_2012.1/resources/downstream/modelsim/ModelSim_64Bit.dll} -pli {"C:/MentorGraphics/HDS_2012.1/resources/downstream/modelsim/ModelSim_64Bit.dll"} Processor_lib.TagLUT(Structure) 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# 
# Loading C:/MentorGraphics/HDS_2012.1/resources/downstream/modelsim/ModelSim_64Bit.dll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.taglut(structure)#1
# Loading work.mw_ramsp_24a2ff5e(mw)#1
