-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Wed Mar 27 22:43:33 2019
-- Host        : Nelson running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top main_design_inspection_unit_0_0 -prefix
--               main_design_inspection_unit_0_0_ main_design_inspection_unit_0_0_sim_netlist.vhdl
-- Design      : main_design_inspection_unit_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_inspection_unit_0_0_axi_lite_if is
  port (
    \slv_rdata_reg[4]\ : out STD_LOGIC;
    \slv_rdata_reg[0]\ : out STD_LOGIC;
    \slv_rdata_reg[11]\ : out STD_LOGIC;
    \slv_rdata_reg[24]\ : out STD_LOGIC;
    \ENG_WEN_reg[15]\ : out STD_LOGIC;
    \ENG_WEN_reg[14]\ : out STD_LOGIC;
    \ENG_WEN_reg[13]\ : out STD_LOGIC;
    \ENG_WEN_reg[12]\ : out STD_LOGIC;
    \ENG_WEN_reg[11]\ : out STD_LOGIC;
    \ENG_WEN_reg[10]\ : out STD_LOGIC;
    \ENG_WEN_reg[9]\ : out STD_LOGIC;
    \ENG_WEN_reg[8]\ : out STD_LOGIC;
    \ENG_WEN_reg[7]\ : out STD_LOGIC;
    \ENG_WEN_reg[6]\ : out STD_LOGIC;
    \ENG_WEN_reg[5]\ : out STD_LOGIC;
    \ENG_WEN_reg[4]\ : out STD_LOGIC;
    \ENG_WEN_reg[3]\ : out STD_LOGIC;
    \ENG_WEN_reg[2]\ : out STD_LOGIC;
    \ENG_WEN_reg[1]\ : out STD_LOGIC;
    \ENG_WEN_reg[0]\ : out STD_LOGIC;
    \ENG_REN_reg[15]\ : out STD_LOGIC;
    \ENG_REN_reg[14]\ : out STD_LOGIC;
    \ENG_REN_reg[13]\ : out STD_LOGIC;
    \ENG_REN_reg[12]\ : out STD_LOGIC;
    \ENG_REN_reg[11]\ : out STD_LOGIC;
    \ENG_REN_reg[10]\ : out STD_LOGIC;
    \ENG_REN_reg[9]\ : out STD_LOGIC;
    \ENG_REN_reg[8]\ : out STD_LOGIC;
    \ENG_REN_reg[7]\ : out STD_LOGIC;
    \ENG_REN_reg[6]\ : out STD_LOGIC;
    \ENG_REN_reg[5]\ : out STD_LOGIC;
    \ENG_REN_reg[4]\ : out STD_LOGIC;
    \ENG_REN_reg[3]\ : out STD_LOGIC;
    \ENG_REN_reg[2]\ : out STD_LOGIC;
    \ENG_REN_reg[1]\ : out STD_LOGIC;
    \ENG_REN_reg[0]\ : out STD_LOGIC;
    S_AXI_LITE_RVALID : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[12][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[10][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[8][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[4][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[5][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[7][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[9][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[11][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[13][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RADDR_reg[15][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[7][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[11][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[15][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[14][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[13][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[12][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[10][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[9][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[8][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[5][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[4][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WDATA_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_WADDR_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    eng_slv_rden_reg : out STD_LOGIC;
    slv_rdvalid_reg : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    \slv_rdata_reg[31]\ : out STD_LOGIC;
    FSM_sequential_al_state_reg : out STD_LOGIC;
    start_operation_reg : out STD_LOGIC;
    eng_slv_wren_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    S_AXI_LITE_BVALID : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC;
    S_AXI_LITE_RDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ENG_WEN1 : in STD_LOGIC;
    \FSM_sequential_eng_alite_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ENG_WEN_reg[15]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[14]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[13]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[12]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[11]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[10]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[9]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[8]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[7]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[6]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[5]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[4]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[3]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[2]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[1]_0\ : in STD_LOGIC;
    \ENG_WEN_reg[0]_0\ : in STD_LOGIC;
    \transfer_to_eng_counter_reg[0]\ : in STD_LOGIC;
    \ENG_REN_reg[15]_0\ : in STD_LOGIC;
    \ENG_REN_reg[14]_0\ : in STD_LOGIC;
    \ENG_REN_reg[13]_0\ : in STD_LOGIC;
    \ENG_REN_reg[12]_0\ : in STD_LOGIC;
    \ENG_REN_reg[11]_0\ : in STD_LOGIC;
    \ENG_REN_reg[10]_0\ : in STD_LOGIC;
    \ENG_REN_reg[9]_0\ : in STD_LOGIC;
    \ENG_REN_reg[8]_0\ : in STD_LOGIC;
    \ENG_REN_reg[7]_0\ : in STD_LOGIC;
    \ENG_REN_reg[6]_0\ : in STD_LOGIC;
    \ENG_REN_reg[5]_0\ : in STD_LOGIC;
    \ENG_REN_reg[4]_0\ : in STD_LOGIC;
    \ENG_REN_reg[3]_0\ : in STD_LOGIC;
    \ENG_REN_reg[2]_0\ : in STD_LOGIC;
    \ENG_REN_reg[1]_0\ : in STD_LOGIC;
    \ENG_REN_reg[0]_0\ : in STD_LOGIC;
    S_AXI_LITE_ARESETN : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    S_AXI_LITE_ARVALID : in STD_LOGIC;
    \ENG_RDATA[0]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[1]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[2]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[3]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[4]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[5]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[6]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[7]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[12]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[14]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RDATA[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    ENG_REN1 : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    eng_slv_wren_reg_0 : in STD_LOGIC;
    \transfer_to_eng_counter_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \transfer_to_eng_counter_reg[2]\ : in STD_LOGIC;
    \ENG_WADDR_reg[3][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[2][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[7][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[6][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[5][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[4][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[11][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[10][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[9][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[8][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[15][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[14][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[13][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WADDR_reg[12][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[3][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[2][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[7][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[6][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[5][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[4][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[11][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[10][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[9][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[8][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[15][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[14][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[13][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[12][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    eng_slv_rden : in STD_LOGIC;
    slv_rdvalid_reg_0 : in STD_LOGIC;
    S_AXI_LITE_AWVALID : in STD_LOGIC;
    S_AXI_LITE_WVALID : in STD_LOGIC;
    in0 : in STD_LOGIC;
    src_in : in STD_LOGIC;
    S_AXI_LITE_ACLK : in STD_LOGIC;
    S_AXI_LITE_ARADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S_AXI_LITE_AWADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S_AXI_LITE_BREADY : in STD_LOGIC;
    S_AXI_LITE_RREADY : in STD_LOGIC
  );
end main_design_inspection_unit_0_0_axi_lite_if;

architecture STRUCTURE of main_design_inspection_unit_0_0_axi_lite_if is
  signal ENG_RADDR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RADDR[1][3]_i_14_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_15_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_16_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_17_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_18_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_19_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_20_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_21_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_22_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_23_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_24_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_25_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_26_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_27_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_28_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][3]_i_29_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][4]_i_6_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][4]_i_7_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][4]_i_8_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][4]_i_9_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][5]_i_6_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][5]_i_7_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][5]_i_8_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][5]_i_9_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][7]_i_11_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][7]_i_12_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][7]_i_13_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][7]_i_14_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][7]_i_15_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][7]_i_16_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][7]_i_17_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][7]_i_18_n_0\ : STD_LOGIC;
  signal \ENG_RADDR[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[10]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[11]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[12]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[13]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[14]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[15]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][3]_i_10_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][3]_i_11_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][3]_i_12_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][3]_i_13_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][3]_i_6_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][3]_i_7_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][3]_i_8_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][3]_i_9_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][4]_i_5_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][5]_i_4_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][5]_i_5_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][7]_i_10_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[1][7]_i_9_n_0\ : STD_LOGIC;
  signal \ENG_RADDR_reg[2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[8]\ : STD_LOGIC;
  signal \ENG_RADDR_reg[9]\ : STD_LOGIC;
  signal \ENG_REN[0]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[0]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[10]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[10]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[11]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[12]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[12]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[13]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[13]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[14]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[14]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[15]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[15]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[1]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[1]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[2]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[2]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[3]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[3]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[4]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[4]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[5]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[5]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[6]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[6]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[7]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[8]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[8]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_REN[9]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_REN[9]_i_3_n_0\ : STD_LOGIC;
  signal ENG_WADDR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_WADDR[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_14_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_15_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_16_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_17_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_18_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_19_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_20_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_21_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_22_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_23_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_24_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_25_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_26_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_27_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_28_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][3]_i_29_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][4]_i_6_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][4]_i_7_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][4]_i_8_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][4]_i_9_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][5]_i_6_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][5]_i_7_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][5]_i_8_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][5]_i_9_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_12_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_13_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_14_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_15_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_16_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_17_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_18_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_19_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_WADDR[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[10]\ : STD_LOGIC;
  signal \ENG_WADDR_reg[12]\ : STD_LOGIC;
  signal \ENG_WADDR_reg[13]\ : STD_LOGIC;
  signal \ENG_WADDR_reg[14]\ : STD_LOGIC;
  signal \ENG_WADDR_reg[15]\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][3]_i_10_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][3]_i_11_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][3]_i_12_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][3]_i_13_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][3]_i_6_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][3]_i_7_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][3]_i_8_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][3]_i_9_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][4]_i_5_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][5]_i_4_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][5]_i_5_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][7]_i_10_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][7]_i_11_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[1][7]_i_9_n_0\ : STD_LOGIC;
  signal \ENG_WADDR_reg[4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg[5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg[6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg[8]\ : STD_LOGIC;
  signal \ENG_WADDR_reg[9]\ : STD_LOGIC;
  signal FSM_sequential_al_state_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_13_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_11_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_13_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_10_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_11_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_12_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_13_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_11_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_10_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_11_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_12_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_13_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[28]_i_9_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_11_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_12_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_13_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[29]_i_9_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_10_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_11_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_12_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_13_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[30]_i_9_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal eng_slv_rden_i_2_n_0 : STD_LOGIC;
  signal eng_slv_wren_i_2_n_0 : STD_LOGIC;
  signal eng_slv_wren_i_3_n_0 : STD_LOGIC;
  signal eng_slv_wren_i_4_n_0 : STD_LOGIC;
  signal in75 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal slv_araddr : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal slv_awaddr : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal slv_rdata : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \slv_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \slv_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \slv_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \slv_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \slv_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \slv_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \slv_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \^slv_rdata_reg[0]\ : STD_LOGIC;
  signal slv_rden : STD_LOGIC;
  signal slv_rdvalid_i_2_n_0 : STD_LOGIC;
  signal slv_wren : STD_LOGIC;
  signal wait_slv_rdvalid : STD_LOGIC;
  signal wait_slv_rdvalid_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENG_RADDR[0][7]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ENG_RADDR[10][7]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ENG_RADDR[11][7]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ENG_RADDR[12][7]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ENG_RADDR[13][7]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ENG_RADDR[14][7]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ENG_RADDR[15][7]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ENG_RADDR[1][0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ENG_RADDR[1][1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ENG_RADDR[1][2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ENG_RADDR[1][4]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ENG_RADDR[1][5]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ENG_RADDR[1][6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ENG_RADDR[1][7]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ENG_RADDR[2][7]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ENG_RADDR[3][7]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ENG_RADDR[4][7]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ENG_RADDR[5][7]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ENG_RADDR[6][7]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ENG_RADDR[7][7]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ENG_RADDR[8][7]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ENG_RADDR[9][7]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ENG_REN[0]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ENG_REN[10]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ENG_REN[12]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ENG_REN[13]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ENG_REN[14]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ENG_REN[15]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ENG_REN[1]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ENG_REN[2]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ENG_REN[3]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ENG_REN[4]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ENG_REN[5]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ENG_REN[6]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ENG_REN[8]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ENG_REN[9]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ENG_WADDR[0][7]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ENG_WADDR[10][7]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ENG_WADDR[11][7]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ENG_WADDR[12][7]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ENG_WADDR[13][7]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ENG_WADDR[14][7]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ENG_WADDR[15][7]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ENG_WADDR[1][0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ENG_WADDR[1][1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ENG_WADDR[1][2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ENG_WADDR[1][4]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ENG_WADDR[1][5]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ENG_WADDR[1][5]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ENG_WADDR[1][7]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ENG_WADDR[2][7]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ENG_WADDR[3][7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ENG_WADDR[4][7]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ENG_WADDR[5][7]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ENG_WADDR[6][7]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ENG_WADDR[7][7]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ENG_WADDR[8][7]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ENG_WADDR[9][7]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ENG_WEN[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ENG_WEN[10]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ENG_WEN[12]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ENG_WEN[13]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ENG_WEN[14]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ENG_WEN[15]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ENG_WEN[1]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ENG_WEN[2]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ENG_WEN[3]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ENG_WEN[4]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ENG_WEN[5]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ENG_WEN[6]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ENG_WEN[8]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ENG_WEN[9]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \slv_rdata[11]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \slv_rdata[31]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \slv_rdata[31]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \slv_rdata[31]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \slv_rdata[31]_i_6\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \slv_rdata[31]_i_9\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of slv_rdvalid_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of wait_slv_rdvalid_i_1 : label is "soft_lutpair6";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_LITE_BVALID <= \^s_axi_lite_bvalid\;
  S_AXI_LITE_RVALID <= \^s_axi_lite_rvalid\;
  S_AXI_WREADY <= \^s_axi_wready\;
  p_0_in <= \^p_0_in\;
  \slv_rdata_reg[0]\ <= \^slv_rdata_reg[0]\;
\ENG_RADDR[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[0]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[0][0]\(0)
    );
\ENG_RADDR[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_RADDR_reg[0]\
    );
\ENG_RADDR[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[10]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[10][0]\(0)
    );
\ENG_RADDR[10][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_araddr(6),
      I1 => slv_araddr(8),
      I2 => slv_araddr(7),
      I3 => slv_araddr(9),
      O => \ENG_RADDR_reg[10]\
    );
\ENG_RADDR[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[11]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[11][0]\(0)
    );
\ENG_RADDR[11][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_RADDR_reg[11]\
    );
\ENG_RADDR[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[12]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[12][0]\(0)
    );
\ENG_RADDR[12][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_araddr(6),
      I1 => slv_araddr(7),
      I2 => slv_araddr(9),
      I3 => slv_araddr(8),
      O => \ENG_RADDR_reg[12]\
    );
\ENG_RADDR[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[13]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[13][0]\(0)
    );
\ENG_RADDR[13][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(7),
      I2 => slv_araddr(6),
      I3 => slv_araddr(9),
      O => \ENG_RADDR_reg[13]\
    );
\ENG_RADDR[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[14]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => E(0)
    );
\ENG_RADDR[14][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(6),
      I2 => slv_araddr(9),
      I3 => slv_araddr(7),
      O => \ENG_RADDR_reg[14]\
    );
\ENG_RADDR[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[15]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[15][0]\(0)
    );
\ENG_RADDR[15][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_RADDR_reg[15]\
    );
\ENG_RADDR[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I1 => ENG_RADDR(0),
      O => \ENG_RADDR_reg[0][7]\(0)
    );
\ENG_RADDR[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I1 => ENG_RADDR(1),
      I2 => ENG_RADDR(0),
      O => \ENG_RADDR_reg[0][7]\(1)
    );
\ENG_RADDR[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => ENG_RADDR(1),
      I1 => ENG_RADDR(0),
      I2 => ENG_RADDR(2),
      I3 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I4 => slv_araddr(0),
      O => \ENG_RADDR_reg[0][7]\(2)
    );
\ENG_RADDR[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => ENG_RADDR(2),
      I1 => ENG_RADDR(0),
      I2 => ENG_RADDR(1),
      I3 => ENG_RADDR(3),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => slv_araddr(1),
      O => \ENG_RADDR_reg[0][7]\(3)
    );
\ENG_RADDR[1][3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[3][7]\(2),
      I1 => \ENG_RADDR_reg[2][7]\(2),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[1][7]\(2),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[0][7]_0\(2),
      O => \ENG_RADDR[1][3]_i_14_n_0\
    );
\ENG_RADDR[1][3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[7][7]\(2),
      I1 => \ENG_RADDR_reg[6][7]\(2),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[5][7]\(2),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[4][7]\(2),
      O => \ENG_RADDR[1][3]_i_15_n_0\
    );
\ENG_RADDR[1][3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[11][7]\(2),
      I1 => \ENG_RADDR_reg[10][7]\(2),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[9][7]\(2),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[8][7]\(2),
      O => \ENG_RADDR[1][3]_i_16_n_0\
    );
\ENG_RADDR[1][3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[15][7]\(2),
      I1 => \ENG_RADDR_reg[14][7]\(2),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[13][7]\(2),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[12][7]\(2),
      O => \ENG_RADDR[1][3]_i_17_n_0\
    );
\ENG_RADDR[1][3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[3][7]\(0),
      I1 => \ENG_RADDR_reg[2][7]\(0),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[1][7]\(0),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[0][7]_0\(0),
      O => \ENG_RADDR[1][3]_i_18_n_0\
    );
\ENG_RADDR[1][3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[7][7]\(0),
      I1 => \ENG_RADDR_reg[6][7]\(0),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[5][7]\(0),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[4][7]\(0),
      O => \ENG_RADDR[1][3]_i_19_n_0\
    );
\ENG_RADDR[1][3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[11][7]\(0),
      I1 => \ENG_RADDR_reg[10][7]\(0),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[9][7]\(0),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[8][7]\(0),
      O => \ENG_RADDR[1][3]_i_20_n_0\
    );
\ENG_RADDR[1][3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[15][7]\(0),
      I1 => \ENG_RADDR_reg[14][7]\(0),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[13][7]\(0),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[12][7]\(0),
      O => \ENG_RADDR[1][3]_i_21_n_0\
    );
\ENG_RADDR[1][3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[3][7]\(1),
      I1 => \ENG_RADDR_reg[2][7]\(1),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[1][7]\(1),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[0][7]_0\(1),
      O => \ENG_RADDR[1][3]_i_22_n_0\
    );
\ENG_RADDR[1][3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[7][7]\(1),
      I1 => \ENG_RADDR_reg[6][7]\(1),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[5][7]\(1),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[4][7]\(1),
      O => \ENG_RADDR[1][3]_i_23_n_0\
    );
\ENG_RADDR[1][3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[11][7]\(1),
      I1 => \ENG_RADDR_reg[10][7]\(1),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[9][7]\(1),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[8][7]\(1),
      O => \ENG_RADDR[1][3]_i_24_n_0\
    );
\ENG_RADDR[1][3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[15][7]\(1),
      I1 => \ENG_RADDR_reg[14][7]\(1),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[13][7]\(1),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[12][7]\(1),
      O => \ENG_RADDR[1][3]_i_25_n_0\
    );
\ENG_RADDR[1][3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[3][7]\(3),
      I1 => \ENG_RADDR_reg[2][7]\(3),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[1][7]\(3),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[0][7]_0\(3),
      O => \ENG_RADDR[1][3]_i_26_n_0\
    );
\ENG_RADDR[1][3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[7][7]\(3),
      I1 => \ENG_RADDR_reg[6][7]\(3),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[5][7]\(3),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[4][7]\(3),
      O => \ENG_RADDR[1][3]_i_27_n_0\
    );
\ENG_RADDR[1][3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[11][7]\(3),
      I1 => \ENG_RADDR_reg[10][7]\(3),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[9][7]\(3),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[8][7]\(3),
      O => \ENG_RADDR[1][3]_i_28_n_0\
    );
\ENG_RADDR[1][3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[15][7]\(3),
      I1 => \ENG_RADDR_reg[14][7]\(3),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[13][7]\(3),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[12][7]\(3),
      O => \ENG_RADDR[1][3]_i_29_n_0\
    );
\ENG_RADDR[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \ENG_RADDR[1][4]_i_2_n_0\,
      I1 => ENG_RADDR(4),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => slv_araddr(2),
      O => \ENG_RADDR_reg[0][7]\(4)
    );
\ENG_RADDR[1][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ENG_RADDR(3),
      I1 => ENG_RADDR(1),
      I2 => ENG_RADDR(0),
      I3 => ENG_RADDR(2),
      O => \ENG_RADDR[1][4]_i_2_n_0\
    );
\ENG_RADDR[1][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[3][7]\(4),
      I1 => \ENG_RADDR_reg[2][7]\(4),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[1][7]\(4),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[0][7]_0\(4),
      O => \ENG_RADDR[1][4]_i_6_n_0\
    );
\ENG_RADDR[1][4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[7][7]\(4),
      I1 => \ENG_RADDR_reg[6][7]\(4),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[5][7]\(4),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[4][7]\(4),
      O => \ENG_RADDR[1][4]_i_7_n_0\
    );
\ENG_RADDR[1][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[11][7]\(4),
      I1 => \ENG_RADDR_reg[10][7]\(4),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[9][7]\(4),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[8][7]\(4),
      O => \ENG_RADDR[1][4]_i_8_n_0\
    );
\ENG_RADDR[1][4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[15][7]\(4),
      I1 => \ENG_RADDR_reg[14][7]\(4),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[13][7]\(4),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[12][7]\(4),
      O => \ENG_RADDR[1][4]_i_9_n_0\
    );
\ENG_RADDR[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \ENG_RADDR[1][5]_i_2_n_0\,
      I1 => ENG_RADDR(5),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => slv_araddr(3),
      O => \ENG_RADDR_reg[0][7]\(5)
    );
\ENG_RADDR[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ENG_RADDR(4),
      I1 => ENG_RADDR(2),
      I2 => ENG_RADDR(0),
      I3 => ENG_RADDR(1),
      I4 => ENG_RADDR(3),
      O => \ENG_RADDR[1][5]_i_2_n_0\
    );
\ENG_RADDR[1][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[3][7]\(5),
      I1 => \ENG_RADDR_reg[2][7]\(5),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[1][7]\(5),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[0][7]_0\(5),
      O => \ENG_RADDR[1][5]_i_6_n_0\
    );
\ENG_RADDR[1][5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[7][7]\(5),
      I1 => \ENG_RADDR_reg[6][7]\(5),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[5][7]\(5),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[4][7]\(5),
      O => \ENG_RADDR[1][5]_i_7_n_0\
    );
\ENG_RADDR[1][5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[11][7]\(5),
      I1 => \ENG_RADDR_reg[10][7]\(5),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[9][7]\(5),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[8][7]\(5),
      O => \ENG_RADDR[1][5]_i_8_n_0\
    );
\ENG_RADDR[1][5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[15][7]\(5),
      I1 => \ENG_RADDR_reg[14][7]\(5),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[13][7]\(5),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[12][7]\(5),
      O => \ENG_RADDR[1][5]_i_9_n_0\
    );
\ENG_RADDR[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \ENG_RADDR[1][7]_i_4_n_0\,
      I1 => ENG_RADDR(6),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => slv_araddr(4),
      O => \ENG_RADDR_reg[0][7]\(6)
    );
\ENG_RADDR[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[1]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[1][0]\(0)
    );
\ENG_RADDR[1][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[3][7]\(6),
      I1 => \ENG_RADDR_reg[2][7]\(6),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[1][7]\(6),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[0][7]_0\(6),
      O => \ENG_RADDR[1][7]_i_11_n_0\
    );
\ENG_RADDR[1][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[7][7]\(6),
      I1 => \ENG_RADDR_reg[6][7]\(6),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[5][7]\(6),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[4][7]\(6),
      O => \ENG_RADDR[1][7]_i_12_n_0\
    );
\ENG_RADDR[1][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[11][7]\(6),
      I1 => \ENG_RADDR_reg[10][7]\(6),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[9][7]\(6),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[8][7]\(6),
      O => \ENG_RADDR[1][7]_i_13_n_0\
    );
\ENG_RADDR[1][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[15][7]\(6),
      I1 => \ENG_RADDR_reg[14][7]\(6),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[13][7]\(6),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[12][7]\(6),
      O => \ENG_RADDR[1][7]_i_14_n_0\
    );
\ENG_RADDR[1][7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[3][7]\(7),
      I1 => \ENG_RADDR_reg[2][7]\(7),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[1][7]\(7),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[0][7]_0\(7),
      O => \ENG_RADDR[1][7]_i_15_n_0\
    );
\ENG_RADDR[1][7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[7][7]\(7),
      I1 => \ENG_RADDR_reg[6][7]\(7),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[5][7]\(7),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[4][7]\(7),
      O => \ENG_RADDR[1][7]_i_16_n_0\
    );
\ENG_RADDR[1][7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[11][7]\(7),
      I1 => \ENG_RADDR_reg[10][7]\(7),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[9][7]\(7),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[8][7]\(7),
      O => \ENG_RADDR[1][7]_i_17_n_0\
    );
\ENG_RADDR[1][7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_RADDR_reg[15][7]\(7),
      I1 => \ENG_RADDR_reg[14][7]\(7),
      I2 => slv_araddr(7),
      I3 => \ENG_RADDR_reg[13][7]\(7),
      I4 => slv_araddr(6),
      I5 => \ENG_RADDR_reg[12][7]\(7),
      O => \ENG_RADDR[1][7]_i_18_n_0\
    );
\ENG_RADDR[1][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \ENG_RADDR[1][7]_i_4_n_0\,
      I1 => ENG_RADDR(6),
      I2 => ENG_RADDR(7),
      I3 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I4 => slv_araddr(5),
      O => \ENG_RADDR_reg[0][7]\(7)
    );
\ENG_RADDR[1][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_RADDR_reg[1]\
    );
\ENG_RADDR[1][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ENG_RADDR(5),
      I1 => ENG_RADDR(3),
      I2 => ENG_RADDR(1),
      I3 => ENG_RADDR(0),
      I4 => ENG_RADDR(2),
      I5 => ENG_RADDR(4),
      O => \ENG_RADDR[1][7]_i_4_n_0\
    );
\ENG_RADDR[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[2]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[2][0]\(0)
    );
\ENG_RADDR[2][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(7),
      I3 => slv_araddr(6),
      O => \ENG_RADDR_reg[2]\
    );
\ENG_RADDR[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[3]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[3][0]\(0)
    );
\ENG_RADDR[3][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_RADDR_reg[3]\
    );
\ENG_RADDR[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[4]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[4][0]\(0)
    );
\ENG_RADDR[4][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(6),
      I2 => slv_araddr(8),
      I3 => slv_araddr(7),
      O => \ENG_RADDR_reg[4]\
    );
\ENG_RADDR[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[5]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[5][0]\(0)
    );
\ENG_RADDR[5][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(7),
      I2 => slv_araddr(6),
      I3 => slv_araddr(8),
      O => \ENG_RADDR_reg[5]\
    );
\ENG_RADDR[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[6]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[6][0]\(0)
    );
\ENG_RADDR[6][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(6),
      I2 => slv_araddr(7),
      I3 => slv_araddr(8),
      O => \ENG_RADDR_reg[6]\
    );
\ENG_RADDR[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[7]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[7][0]\(0)
    );
\ENG_RADDR[7][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_RADDR_reg[7]\
    );
\ENG_RADDR[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[8]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[8][0]\(0)
    );
\ENG_RADDR[8][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => slv_araddr(6),
      I1 => slv_araddr(8),
      I2 => slv_araddr(9),
      I3 => slv_araddr(7),
      O => \ENG_RADDR_reg[8]\
    );
\ENG_RADDR[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200022002000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => \ENG_RADDR_reg[9]\,
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_RADDR_reg[9][0]\(0)
    );
\ENG_RADDR[9][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_araddr(7),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(9),
      O => \ENG_RADDR_reg[9]\
    );
\ENG_RADDR_reg[1][3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][3]_i_22_n_0\,
      I1 => \ENG_RADDR[1][3]_i_23_n_0\,
      O => \ENG_RADDR_reg[1][3]_i_10_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][3]_i_24_n_0\,
      I1 => \ENG_RADDR[1][3]_i_25_n_0\,
      O => \ENG_RADDR_reg[1][3]_i_11_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][3]_i_26_n_0\,
      I1 => \ENG_RADDR[1][3]_i_27_n_0\,
      O => \ENG_RADDR_reg[1][3]_i_12_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][3]_i_28_n_0\,
      I1 => \ENG_RADDR[1][3]_i_29_n_0\,
      O => \ENG_RADDR_reg[1][3]_i_13_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_RADDR_reg[1][3]_i_6_n_0\,
      I1 => \ENG_RADDR_reg[1][3]_i_7_n_0\,
      O => ENG_RADDR(2),
      S => slv_araddr(9)
    );
\ENG_RADDR_reg[1][3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_RADDR_reg[1][3]_i_8_n_0\,
      I1 => \ENG_RADDR_reg[1][3]_i_9_n_0\,
      O => ENG_RADDR(0),
      S => slv_araddr(9)
    );
\ENG_RADDR_reg[1][3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_RADDR_reg[1][3]_i_10_n_0\,
      I1 => \ENG_RADDR_reg[1][3]_i_11_n_0\,
      O => ENG_RADDR(1),
      S => slv_araddr(9)
    );
\ENG_RADDR_reg[1][3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_RADDR_reg[1][3]_i_12_n_0\,
      I1 => \ENG_RADDR_reg[1][3]_i_13_n_0\,
      O => ENG_RADDR(3),
      S => slv_araddr(9)
    );
\ENG_RADDR_reg[1][3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][3]_i_14_n_0\,
      I1 => \ENG_RADDR[1][3]_i_15_n_0\,
      O => \ENG_RADDR_reg[1][3]_i_6_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][3]_i_16_n_0\,
      I1 => \ENG_RADDR[1][3]_i_17_n_0\,
      O => \ENG_RADDR_reg[1][3]_i_7_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][3]_i_18_n_0\,
      I1 => \ENG_RADDR[1][3]_i_19_n_0\,
      O => \ENG_RADDR_reg[1][3]_i_8_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][3]_i_20_n_0\,
      I1 => \ENG_RADDR[1][3]_i_21_n_0\,
      O => \ENG_RADDR_reg[1][3]_i_9_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_RADDR_reg[1][4]_i_4_n_0\,
      I1 => \ENG_RADDR_reg[1][4]_i_5_n_0\,
      O => ENG_RADDR(4),
      S => slv_araddr(9)
    );
\ENG_RADDR_reg[1][4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][4]_i_6_n_0\,
      I1 => \ENG_RADDR[1][4]_i_7_n_0\,
      O => \ENG_RADDR_reg[1][4]_i_4_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][4]_i_8_n_0\,
      I1 => \ENG_RADDR[1][4]_i_9_n_0\,
      O => \ENG_RADDR_reg[1][4]_i_5_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_RADDR_reg[1][5]_i_4_n_0\,
      I1 => \ENG_RADDR_reg[1][5]_i_5_n_0\,
      O => ENG_RADDR(5),
      S => slv_araddr(9)
    );
\ENG_RADDR_reg[1][5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][5]_i_6_n_0\,
      I1 => \ENG_RADDR[1][5]_i_7_n_0\,
      O => \ENG_RADDR_reg[1][5]_i_4_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][5]_i_8_n_0\,
      I1 => \ENG_RADDR[1][5]_i_9_n_0\,
      O => \ENG_RADDR_reg[1][5]_i_5_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][7]_i_17_n_0\,
      I1 => \ENG_RADDR[1][7]_i_18_n_0\,
      O => \ENG_RADDR_reg[1][7]_i_10_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_RADDR_reg[1][7]_i_7_n_0\,
      I1 => \ENG_RADDR_reg[1][7]_i_8_n_0\,
      O => ENG_RADDR(6),
      S => slv_araddr(9)
    );
\ENG_RADDR_reg[1][7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_RADDR_reg[1][7]_i_9_n_0\,
      I1 => \ENG_RADDR_reg[1][7]_i_10_n_0\,
      O => ENG_RADDR(7),
      S => slv_araddr(9)
    );
\ENG_RADDR_reg[1][7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][7]_i_11_n_0\,
      I1 => \ENG_RADDR[1][7]_i_12_n_0\,
      O => \ENG_RADDR_reg[1][7]_i_7_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][7]_i_13_n_0\,
      I1 => \ENG_RADDR[1][7]_i_14_n_0\,
      O => \ENG_RADDR_reg[1][7]_i_8_n_0\,
      S => slv_araddr(8)
    );
\ENG_RADDR_reg[1][7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RADDR[1][7]_i_15_n_0\,
      I1 => \ENG_RADDR[1][7]_i_16_n_0\,
      O => \ENG_RADDR_reg[1][7]_i_9_n_0\,
      S => slv_araddr(8)
    );
\ENG_REN[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[0]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[0]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[0]_0\,
      O => \ENG_REN_reg[0]\
    );
\ENG_REN[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[0]_i_2_n_0\
    );
\ENG_REN[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_REN[0]_i_3_n_0\
    );
\ENG_REN[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[10]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[10]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[10]_0\,
      O => \ENG_REN_reg[10]\
    );
\ENG_REN[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(7),
      I3 => slv_araddr(6),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[10]_i_2_n_0\
    );
\ENG_REN[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(7),
      I3 => slv_araddr(6),
      O => \ENG_REN[10]_i_3_n_0\
    );
\ENG_REN[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[11]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_RADDR_reg[11]\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[11]_0\,
      O => \ENG_REN_reg[11]\
    );
\ENG_REN[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[11]_i_2_n_0\
    );
\ENG_REN[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[12]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[12]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[12]_0\,
      O => \ENG_REN_reg[12]\
    );
\ENG_REN[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[12]_i_2_n_0\
    );
\ENG_REN[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_REN[12]_i_3_n_0\
    );
\ENG_REN[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[13]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[13]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[13]_0\,
      O => \ENG_REN_reg[13]\
    );
\ENG_REN[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[13]_i_2_n_0\
    );
\ENG_REN[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_REN[13]_i_3_n_0\
    );
\ENG_REN[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[14]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[14]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[14]_0\,
      O => \ENG_REN_reg[14]\
    );
\ENG_REN[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(7),
      I3 => slv_araddr(6),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[14]_i_2_n_0\
    );
\ENG_REN[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(7),
      I3 => slv_araddr(6),
      O => \ENG_REN[14]_i_3_n_0\
    );
\ENG_REN[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[15]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[15]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[15]_0\,
      O => \ENG_REN_reg[15]\
    );
\ENG_REN[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[15]_i_2_n_0\
    );
\ENG_REN[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_REN[15]_i_3_n_0\
    );
\ENG_REN[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[1]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[1]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[1]_0\,
      O => \ENG_REN_reg[1]\
    );
\ENG_REN[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[1]_i_2_n_0\
    );
\ENG_REN[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_REN[1]_i_3_n_0\
    );
\ENG_REN[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[2]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[2]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[2]_0\,
      O => \ENG_REN_reg[2]\
    );
\ENG_REN[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(7),
      I3 => slv_araddr(6),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[2]_i_2_n_0\
    );
\ENG_REN[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(7),
      I3 => slv_araddr(6),
      O => \ENG_REN[2]_i_3_n_0\
    );
\ENG_REN[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[3]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[3]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[3]_0\,
      O => \ENG_REN_reg[3]\
    );
\ENG_REN[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[3]_i_2_n_0\
    );
\ENG_REN[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_REN[3]_i_3_n_0\
    );
\ENG_REN[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[4]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[4]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[4]_0\,
      O => \ENG_REN_reg[4]\
    );
\ENG_REN[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[4]_i_2_n_0\
    );
\ENG_REN[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_REN[4]_i_3_n_0\
    );
\ENG_REN[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[5]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[5]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[5]_0\,
      O => \ENG_REN_reg[5]\
    );
\ENG_REN[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[5]_i_2_n_0\
    );
\ENG_REN[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_REN[5]_i_3_n_0\
    );
\ENG_REN[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[6]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[6]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[6]_0\,
      O => \ENG_REN_reg[6]\
    );
\ENG_REN[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(7),
      I3 => slv_araddr(6),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[6]_i_2_n_0\
    );
\ENG_REN[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(7),
      I3 => slv_araddr(6),
      O => \ENG_REN[6]_i_3_n_0\
    );
\ENG_REN[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[7]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_RADDR_reg[7]\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[7]_0\,
      O => \ENG_REN_reg[7]\
    );
\ENG_REN[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_araddr(8),
      I1 => slv_araddr(9),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[7]_i_2_n_0\
    );
\ENG_REN[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[8]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[8]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[8]_0\,
      O => \ENG_REN_reg[8]\
    );
\ENG_REN[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[8]_i_2_n_0\
    );
\ENG_REN[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_REN[8]_i_3_n_0\
    );
\ENG_REN[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFEEEE00002222"
    )
        port map (
      I0 => \ENG_REN[9]_i_2_n_0\,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I2 => \ENG_REN[9]_i_3_n_0\,
      I3 => \transfer_to_eng_counter_reg[0]\,
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I5 => \ENG_REN_reg[9]_0\,
      O => \ENG_REN_reg[9]\
    );
\ENG_REN[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      I4 => ENG_REN1,
      I5 => ENG_WEN1,
      O => \ENG_REN[9]_i_2_n_0\
    );
\ENG_REN[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => slv_araddr(9),
      I1 => slv_araddr(8),
      I2 => slv_araddr(6),
      I3 => slv_araddr(7),
      O => \ENG_REN[9]_i_3_n_0\
    );
\ENG_WADDR[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => ENG_WEN1,
      I4 => \ENG_WADDR[0][7]_i_2_n_0\,
      I5 => \ENG_WADDR[1][7]_i_4_n_0\,
      O => \ENG_WDATA_reg[0][0]\(0)
    );
\ENG_WADDR[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => slv_awaddr(7),
      I1 => slv_awaddr(6),
      O => \ENG_WADDR[0][7]_i_2_n_0\
    );
\ENG_WADDR[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \ENG_WADDR_reg[10]\,
      O => \ENG_WDATA_reg[10][0]\(0)
    );
\ENG_WADDR[10][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_awaddr(6),
      I1 => slv_awaddr(8),
      I2 => slv_awaddr(7),
      I3 => slv_awaddr(9),
      O => \ENG_WADDR_reg[10]\
    );
\ENG_WADDR[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \p_0_in__0\(11),
      O => \ENG_WDATA_reg[11][0]\(0)
    );
\ENG_WADDR[11][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_awaddr(9),
      I1 => slv_awaddr(8),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(11)
    );
\ENG_WADDR[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \ENG_WADDR_reg[12]\,
      O => \ENG_WDATA_reg[12][0]\(0)
    );
\ENG_WADDR[12][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_awaddr(6),
      I1 => slv_awaddr(7),
      I2 => slv_awaddr(9),
      I3 => slv_awaddr(8),
      O => \ENG_WADDR_reg[12]\
    );
\ENG_WADDR[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \ENG_WADDR_reg[13]\,
      O => \ENG_WDATA_reg[13][0]\(0)
    );
\ENG_WADDR[13][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(7),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(9),
      O => \ENG_WADDR_reg[13]\
    );
\ENG_WADDR[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \ENG_WADDR_reg[14]\,
      O => \ENG_WDATA_reg[14][0]\(0)
    );
\ENG_WADDR[14][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(6),
      I2 => slv_awaddr(9),
      I3 => slv_awaddr(7),
      O => \ENG_WADDR_reg[14]\
    );
\ENG_WADDR[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \ENG_WADDR_reg[15]\,
      O => \ENG_WDATA_reg[15][0]\(0)
    );
\ENG_WADDR[15][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_awaddr(9),
      I1 => slv_awaddr(8),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \ENG_WADDR_reg[15]\
    );
\ENG_WADDR[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I1 => ENG_WADDR(0),
      O => \ENG_WADDR_reg[0][7]\(0)
    );
\ENG_WADDR[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I1 => ENG_WADDR(1),
      I2 => ENG_WADDR(0),
      O => \ENG_WADDR_reg[0][7]\(1)
    );
\ENG_WADDR[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => ENG_WADDR(1),
      I1 => ENG_WADDR(0),
      I2 => ENG_WADDR(2),
      I3 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I4 => slv_awaddr(0),
      O => \ENG_WADDR_reg[0][7]\(2)
    );
\ENG_WADDR[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => ENG_WADDR(2),
      I1 => ENG_WADDR(0),
      I2 => ENG_WADDR(1),
      I3 => ENG_WADDR(3),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => slv_awaddr(1),
      O => \ENG_WADDR_reg[0][7]\(3)
    );
\ENG_WADDR[1][3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[3][7]\(2),
      I1 => \ENG_WADDR_reg[2][7]\(2),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[1][7]\(2),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[0][7]_0\(2),
      O => \ENG_WADDR[1][3]_i_14_n_0\
    );
\ENG_WADDR[1][3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[7][7]\(2),
      I1 => \ENG_WADDR_reg[6][7]\(2),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[5][7]\(2),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[4][7]\(2),
      O => \ENG_WADDR[1][3]_i_15_n_0\
    );
\ENG_WADDR[1][3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[11][7]\(2),
      I1 => \ENG_WADDR_reg[10][7]\(2),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[9][7]\(2),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[8][7]\(2),
      O => \ENG_WADDR[1][3]_i_16_n_0\
    );
\ENG_WADDR[1][3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[15][7]\(2),
      I1 => \ENG_WADDR_reg[14][7]\(2),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[13][7]\(2),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[12][7]\(2),
      O => \ENG_WADDR[1][3]_i_17_n_0\
    );
\ENG_WADDR[1][3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[3][7]\(0),
      I1 => \ENG_WADDR_reg[2][7]\(0),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[1][7]\(0),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[0][7]_0\(0),
      O => \ENG_WADDR[1][3]_i_18_n_0\
    );
\ENG_WADDR[1][3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[7][7]\(0),
      I1 => \ENG_WADDR_reg[6][7]\(0),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[5][7]\(0),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[4][7]\(0),
      O => \ENG_WADDR[1][3]_i_19_n_0\
    );
\ENG_WADDR[1][3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[11][7]\(0),
      I1 => \ENG_WADDR_reg[10][7]\(0),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[9][7]\(0),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[8][7]\(0),
      O => \ENG_WADDR[1][3]_i_20_n_0\
    );
\ENG_WADDR[1][3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[15][7]\(0),
      I1 => \ENG_WADDR_reg[14][7]\(0),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[13][7]\(0),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[12][7]\(0),
      O => \ENG_WADDR[1][3]_i_21_n_0\
    );
\ENG_WADDR[1][3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[3][7]\(1),
      I1 => \ENG_WADDR_reg[2][7]\(1),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[1][7]\(1),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[0][7]_0\(1),
      O => \ENG_WADDR[1][3]_i_22_n_0\
    );
\ENG_WADDR[1][3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[7][7]\(1),
      I1 => \ENG_WADDR_reg[6][7]\(1),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[5][7]\(1),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[4][7]\(1),
      O => \ENG_WADDR[1][3]_i_23_n_0\
    );
\ENG_WADDR[1][3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[11][7]\(1),
      I1 => \ENG_WADDR_reg[10][7]\(1),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[9][7]\(1),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[8][7]\(1),
      O => \ENG_WADDR[1][3]_i_24_n_0\
    );
\ENG_WADDR[1][3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[15][7]\(1),
      I1 => \ENG_WADDR_reg[14][7]\(1),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[13][7]\(1),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[12][7]\(1),
      O => \ENG_WADDR[1][3]_i_25_n_0\
    );
\ENG_WADDR[1][3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[3][7]\(3),
      I1 => \ENG_WADDR_reg[2][7]\(3),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[1][7]\(3),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[0][7]_0\(3),
      O => \ENG_WADDR[1][3]_i_26_n_0\
    );
\ENG_WADDR[1][3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[7][7]\(3),
      I1 => \ENG_WADDR_reg[6][7]\(3),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[5][7]\(3),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[4][7]\(3),
      O => \ENG_WADDR[1][3]_i_27_n_0\
    );
\ENG_WADDR[1][3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[11][7]\(3),
      I1 => \ENG_WADDR_reg[10][7]\(3),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[9][7]\(3),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[8][7]\(3),
      O => \ENG_WADDR[1][3]_i_28_n_0\
    );
\ENG_WADDR[1][3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[15][7]\(3),
      I1 => \ENG_WADDR_reg[14][7]\(3),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[13][7]\(3),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[12][7]\(3),
      O => \ENG_WADDR[1][3]_i_29_n_0\
    );
\ENG_WADDR[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \ENG_WADDR[1][4]_i_2_n_0\,
      I1 => ENG_WADDR(4),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => slv_awaddr(2),
      O => \ENG_WADDR_reg[0][7]\(4)
    );
\ENG_WADDR[1][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ENG_WADDR(3),
      I1 => ENG_WADDR(1),
      I2 => ENG_WADDR(0),
      I3 => ENG_WADDR(2),
      O => \ENG_WADDR[1][4]_i_2_n_0\
    );
\ENG_WADDR[1][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[3][7]\(4),
      I1 => \ENG_WADDR_reg[2][7]\(4),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[1][7]\(4),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[0][7]_0\(4),
      O => \ENG_WADDR[1][4]_i_6_n_0\
    );
\ENG_WADDR[1][4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[7][7]\(4),
      I1 => \ENG_WADDR_reg[6][7]\(4),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[5][7]\(4),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[4][7]\(4),
      O => \ENG_WADDR[1][4]_i_7_n_0\
    );
\ENG_WADDR[1][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[11][7]\(4),
      I1 => \ENG_WADDR_reg[10][7]\(4),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[9][7]\(4),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[8][7]\(4),
      O => \ENG_WADDR[1][4]_i_8_n_0\
    );
\ENG_WADDR[1][4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[15][7]\(4),
      I1 => \ENG_WADDR_reg[14][7]\(4),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[13][7]\(4),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[12][7]\(4),
      O => \ENG_WADDR[1][4]_i_9_n_0\
    );
\ENG_WADDR[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \ENG_WADDR[1][5]_i_2_n_0\,
      I1 => ENG_WADDR(5),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => slv_awaddr(3),
      O => \ENG_WADDR_reg[0][7]\(5)
    );
\ENG_WADDR[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ENG_WADDR(4),
      I1 => ENG_WADDR(2),
      I2 => ENG_WADDR(0),
      I3 => ENG_WADDR(1),
      I4 => ENG_WADDR(3),
      O => \ENG_WADDR[1][5]_i_2_n_0\
    );
\ENG_WADDR[1][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[3][7]\(5),
      I1 => \ENG_WADDR_reg[2][7]\(5),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[1][7]\(5),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[0][7]_0\(5),
      O => \ENG_WADDR[1][5]_i_6_n_0\
    );
\ENG_WADDR[1][5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[7][7]\(5),
      I1 => \ENG_WADDR_reg[6][7]\(5),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[5][7]\(5),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[4][7]\(5),
      O => \ENG_WADDR[1][5]_i_7_n_0\
    );
\ENG_WADDR[1][5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[11][7]\(5),
      I1 => \ENG_WADDR_reg[10][7]\(5),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[9][7]\(5),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[8][7]\(5),
      O => \ENG_WADDR[1][5]_i_8_n_0\
    );
\ENG_WADDR[1][5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[15][7]\(5),
      I1 => \ENG_WADDR_reg[14][7]\(5),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[13][7]\(5),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[12][7]\(5),
      O => \ENG_WADDR[1][5]_i_9_n_0\
    );
\ENG_WADDR[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \ENG_WADDR[1][7]_i_5_n_0\,
      I1 => ENG_WADDR(6),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => slv_awaddr(4),
      O => \ENG_WADDR_reg[0][7]\(6)
    );
\ENG_WADDR[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => ENG_WEN1,
      I4 => \ENG_WADDR[1][7]_i_3_n_0\,
      I5 => \ENG_WADDR[1][7]_i_4_n_0\,
      O => \ENG_WDATA_reg[1][0]\(0)
    );
\ENG_WADDR[1][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[3][7]\(6),
      I1 => \ENG_WADDR_reg[2][7]\(6),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[1][7]\(6),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[0][7]_0\(6),
      O => \ENG_WADDR[1][7]_i_12_n_0\
    );
\ENG_WADDR[1][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[7][7]\(6),
      I1 => \ENG_WADDR_reg[6][7]\(6),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[5][7]\(6),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[4][7]\(6),
      O => \ENG_WADDR[1][7]_i_13_n_0\
    );
\ENG_WADDR[1][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[11][7]\(6),
      I1 => \ENG_WADDR_reg[10][7]\(6),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[9][7]\(6),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[8][7]\(6),
      O => \ENG_WADDR[1][7]_i_14_n_0\
    );
\ENG_WADDR[1][7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[15][7]\(6),
      I1 => \ENG_WADDR_reg[14][7]\(6),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[13][7]\(6),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[12][7]\(6),
      O => \ENG_WADDR[1][7]_i_15_n_0\
    );
\ENG_WADDR[1][7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[3][7]\(7),
      I1 => \ENG_WADDR_reg[2][7]\(7),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[1][7]\(7),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[0][7]_0\(7),
      O => \ENG_WADDR[1][7]_i_16_n_0\
    );
\ENG_WADDR[1][7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[7][7]\(7),
      I1 => \ENG_WADDR_reg[6][7]\(7),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[5][7]\(7),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[4][7]\(7),
      O => \ENG_WADDR[1][7]_i_17_n_0\
    );
\ENG_WADDR[1][7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[11][7]\(7),
      I1 => \ENG_WADDR_reg[10][7]\(7),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[9][7]\(7),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[8][7]\(7),
      O => \ENG_WADDR[1][7]_i_18_n_0\
    );
\ENG_WADDR[1][7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ENG_WADDR_reg[15][7]\(7),
      I1 => \ENG_WADDR_reg[14][7]\(7),
      I2 => slv_awaddr(7),
      I3 => \ENG_WADDR_reg[13][7]\(7),
      I4 => slv_awaddr(6),
      I5 => \ENG_WADDR_reg[12][7]\(7),
      O => \ENG_WADDR[1][7]_i_19_n_0\
    );
\ENG_WADDR[1][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \ENG_WADDR[1][7]_i_5_n_0\,
      I1 => ENG_WADDR(6),
      I2 => ENG_WADDR(7),
      I3 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I4 => slv_awaddr(5),
      O => \ENG_WADDR_reg[0][7]\(7)
    );
\ENG_WADDR[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => slv_awaddr(7),
      I1 => slv_awaddr(6),
      O => \ENG_WADDR[1][7]_i_3_n_0\
    );
\ENG_WADDR[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      O => \ENG_WADDR[1][7]_i_4_n_0\
    );
\ENG_WADDR[1][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ENG_WADDR(5),
      I1 => ENG_WADDR(3),
      I2 => ENG_WADDR(1),
      I3 => ENG_WADDR(0),
      I4 => ENG_WADDR(2),
      I5 => ENG_WADDR(4),
      O => \ENG_WADDR[1][7]_i_5_n_0\
    );
\ENG_WADDR[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => ENG_WEN1,
      I4 => \ENG_WADDR[2][7]_i_2_n_0\,
      I5 => \ENG_WADDR[1][7]_i_4_n_0\,
      O => \ENG_WDATA_reg[2][0]\(0)
    );
\ENG_WADDR[2][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => slv_awaddr(6),
      I1 => slv_awaddr(7),
      O => \ENG_WADDR[2][7]_i_2_n_0\
    );
\ENG_WADDR[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => ENG_WEN1,
      I4 => \ENG_WADDR[3][7]_i_2_n_0\,
      I5 => \ENG_WADDR[1][7]_i_4_n_0\,
      O => \ENG_WDATA_reg[3][0]\(0)
    );
\ENG_WADDR[3][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => slv_awaddr(7),
      I1 => slv_awaddr(6),
      O => \ENG_WADDR[3][7]_i_2_n_0\
    );
\ENG_WADDR[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \ENG_WADDR_reg[4]\,
      O => \ENG_WDATA_reg[4][0]\(0)
    );
\ENG_WADDR[4][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => slv_awaddr(9),
      I1 => slv_awaddr(6),
      I2 => slv_awaddr(8),
      I3 => slv_awaddr(7),
      O => \ENG_WADDR_reg[4]\
    );
\ENG_WADDR[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \ENG_WADDR_reg[5]\,
      O => \ENG_WDATA_reg[5][0]\(0)
    );
\ENG_WADDR[5][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_awaddr(9),
      I1 => slv_awaddr(7),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(8),
      O => \ENG_WADDR_reg[5]\
    );
\ENG_WADDR[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \ENG_WADDR_reg[6]\,
      O => \ENG_WDATA_reg[6][0]\(0)
    );
\ENG_WADDR[6][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_awaddr(9),
      I1 => slv_awaddr(6),
      I2 => slv_awaddr(7),
      I3 => slv_awaddr(8),
      O => \ENG_WADDR_reg[6]\
    );
\ENG_WADDR[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \p_0_in__0\(7),
      O => \ENG_WDATA_reg[7][0]\(0)
    );
\ENG_WADDR[7][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(7)
    );
\ENG_WADDR[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \ENG_WADDR_reg[8]\,
      O => \ENG_WDATA_reg[8][0]\(0)
    );
\ENG_WADDR[8][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => slv_awaddr(6),
      I1 => slv_awaddr(8),
      I2 => slv_awaddr(9),
      I3 => slv_awaddr(7),
      O => \ENG_WADDR_reg[8]\
    );
\ENG_WADDR[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202000000000"
    )
        port map (
      I0 => engine_aresetn,
      I1 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => eng_slv_wren_reg_0,
      I5 => \ENG_WADDR_reg[9]\,
      O => \ENG_WDATA_reg[9][0]\(0)
    );
\ENG_WADDR[9][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_awaddr(7),
      I1 => slv_awaddr(8),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(9),
      O => \ENG_WADDR_reg[9]\
    );
\ENG_WADDR_reg[1][3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][3]_i_22_n_0\,
      I1 => \ENG_WADDR[1][3]_i_23_n_0\,
      O => \ENG_WADDR_reg[1][3]_i_10_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][3]_i_24_n_0\,
      I1 => \ENG_WADDR[1][3]_i_25_n_0\,
      O => \ENG_WADDR_reg[1][3]_i_11_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][3]_i_26_n_0\,
      I1 => \ENG_WADDR[1][3]_i_27_n_0\,
      O => \ENG_WADDR_reg[1][3]_i_12_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][3]_i_28_n_0\,
      I1 => \ENG_WADDR[1][3]_i_29_n_0\,
      O => \ENG_WADDR_reg[1][3]_i_13_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_WADDR_reg[1][3]_i_6_n_0\,
      I1 => \ENG_WADDR_reg[1][3]_i_7_n_0\,
      O => ENG_WADDR(2),
      S => slv_awaddr(9)
    );
\ENG_WADDR_reg[1][3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_WADDR_reg[1][3]_i_8_n_0\,
      I1 => \ENG_WADDR_reg[1][3]_i_9_n_0\,
      O => ENG_WADDR(0),
      S => slv_awaddr(9)
    );
\ENG_WADDR_reg[1][3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_WADDR_reg[1][3]_i_10_n_0\,
      I1 => \ENG_WADDR_reg[1][3]_i_11_n_0\,
      O => ENG_WADDR(1),
      S => slv_awaddr(9)
    );
\ENG_WADDR_reg[1][3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_WADDR_reg[1][3]_i_12_n_0\,
      I1 => \ENG_WADDR_reg[1][3]_i_13_n_0\,
      O => ENG_WADDR(3),
      S => slv_awaddr(9)
    );
\ENG_WADDR_reg[1][3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][3]_i_14_n_0\,
      I1 => \ENG_WADDR[1][3]_i_15_n_0\,
      O => \ENG_WADDR_reg[1][3]_i_6_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][3]_i_16_n_0\,
      I1 => \ENG_WADDR[1][3]_i_17_n_0\,
      O => \ENG_WADDR_reg[1][3]_i_7_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][3]_i_18_n_0\,
      I1 => \ENG_WADDR[1][3]_i_19_n_0\,
      O => \ENG_WADDR_reg[1][3]_i_8_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][3]_i_20_n_0\,
      I1 => \ENG_WADDR[1][3]_i_21_n_0\,
      O => \ENG_WADDR_reg[1][3]_i_9_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_WADDR_reg[1][4]_i_4_n_0\,
      I1 => \ENG_WADDR_reg[1][4]_i_5_n_0\,
      O => ENG_WADDR(4),
      S => slv_awaddr(9)
    );
\ENG_WADDR_reg[1][4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][4]_i_6_n_0\,
      I1 => \ENG_WADDR[1][4]_i_7_n_0\,
      O => \ENG_WADDR_reg[1][4]_i_4_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][4]_i_8_n_0\,
      I1 => \ENG_WADDR[1][4]_i_9_n_0\,
      O => \ENG_WADDR_reg[1][4]_i_5_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_WADDR_reg[1][5]_i_4_n_0\,
      I1 => \ENG_WADDR_reg[1][5]_i_5_n_0\,
      O => ENG_WADDR(5),
      S => slv_awaddr(9)
    );
\ENG_WADDR_reg[1][5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][5]_i_6_n_0\,
      I1 => \ENG_WADDR[1][5]_i_7_n_0\,
      O => \ENG_WADDR_reg[1][5]_i_4_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][5]_i_8_n_0\,
      I1 => \ENG_WADDR[1][5]_i_9_n_0\,
      O => \ENG_WADDR_reg[1][5]_i_5_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][7]_i_16_n_0\,
      I1 => \ENG_WADDR[1][7]_i_17_n_0\,
      O => \ENG_WADDR_reg[1][7]_i_10_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][7]_i_18_n_0\,
      I1 => \ENG_WADDR[1][7]_i_19_n_0\,
      O => \ENG_WADDR_reg[1][7]_i_11_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_WADDR_reg[1][7]_i_8_n_0\,
      I1 => \ENG_WADDR_reg[1][7]_i_9_n_0\,
      O => ENG_WADDR(6),
      S => slv_awaddr(9)
    );
\ENG_WADDR_reg[1][7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ENG_WADDR_reg[1][7]_i_10_n_0\,
      I1 => \ENG_WADDR_reg[1][7]_i_11_n_0\,
      O => ENG_WADDR(7),
      S => slv_awaddr(9)
    );
\ENG_WADDR_reg[1][7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][7]_i_12_n_0\,
      I1 => \ENG_WADDR[1][7]_i_13_n_0\,
      O => \ENG_WADDR_reg[1][7]_i_8_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WADDR_reg[1][7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_WADDR[1][7]_i_14_n_0\,
      I1 => \ENG_WADDR[1][7]_i_15_n_0\,
      O => \ENG_WADDR_reg[1][7]_i_9_n_0\,
      S => slv_awaddr(8)
    );
\ENG_WEN[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(0),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(0),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[0]_0\,
      O => \ENG_WEN_reg[0]\
    );
\ENG_WEN[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(0)
    );
\ENG_WEN[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[0][7]_i_2_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(0)
    );
\ENG_WEN[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(10),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(10),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[10]_0\,
      O => \ENG_WEN_reg[10]\
    );
\ENG_WEN[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => slv_awaddr(9),
      I1 => slv_awaddr(8),
      I2 => slv_awaddr(7),
      I3 => slv_awaddr(6),
      O => \p_0_in__0\(10)
    );
\ENG_WEN[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[2][7]_i_2_n_0\,
      I4 => slv_awaddr(8),
      I5 => slv_awaddr(9),
      O => in75(10)
    );
\ENG_WEN[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(11),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(11),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[11]_0\,
      O => \ENG_WEN_reg[11]\
    );
\ENG_WEN[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[3][7]_i_2_n_0\,
      I4 => slv_awaddr(8),
      I5 => slv_awaddr(9),
      O => in75(11)
    );
\ENG_WEN[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(12),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(12),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[12]_0\,
      O => \ENG_WEN_reg[12]\
    );
\ENG_WEN[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(12)
    );
\ENG_WEN[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[0][7]_i_2_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(12)
    );
\ENG_WEN[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(13),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(13),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[13]_0\,
      O => \ENG_WEN_reg[13]\
    );
\ENG_WEN[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(13)
    );
\ENG_WEN[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[1][7]_i_3_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(13)
    );
\ENG_WEN[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(14),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(14),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[14]_0\,
      O => \ENG_WEN_reg[14]\
    );
\ENG_WEN[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(7),
      I3 => slv_awaddr(6),
      O => \p_0_in__0\(14)
    );
\ENG_WEN[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[2][7]_i_2_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(14)
    );
\ENG_WEN[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(15),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[15]_0\,
      O => \ENG_WEN_reg[15]\
    );
\ENG_WEN[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(15)
    );
\ENG_WEN[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[3][7]_i_2_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(15)
    );
\ENG_WEN[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(1),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(1),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[1]_0\,
      O => \ENG_WEN_reg[1]\
    );
\ENG_WEN[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(1)
    );
\ENG_WEN[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[1][7]_i_3_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(1)
    );
\ENG_WEN[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(2),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(2),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[2]_0\,
      O => \ENG_WEN_reg[2]\
    );
\ENG_WEN[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(7),
      I3 => slv_awaddr(6),
      O => \p_0_in__0\(2)
    );
\ENG_WEN[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[2][7]_i_2_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(2)
    );
\ENG_WEN[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(3),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(3),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[3]_0\,
      O => \ENG_WEN_reg[3]\
    );
\ENG_WEN[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(3)
    );
\ENG_WEN[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[3][7]_i_2_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(3)
    );
\ENG_WEN[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(4),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(4),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[4]_0\,
      O => \ENG_WEN_reg[4]\
    );
\ENG_WEN[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(4)
    );
\ENG_WEN[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[0][7]_i_2_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(4)
    );
\ENG_WEN[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(5),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(5),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[5]_0\,
      O => \ENG_WEN_reg[5]\
    );
\ENG_WEN[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(5)
    );
\ENG_WEN[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[1][7]_i_3_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(5)
    );
\ENG_WEN[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(6),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(6),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[6]_0\,
      O => \ENG_WEN_reg[6]\
    );
\ENG_WEN[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => slv_awaddr(8),
      I1 => slv_awaddr(9),
      I2 => slv_awaddr(7),
      I3 => slv_awaddr(6),
      O => \p_0_in__0\(6)
    );
\ENG_WEN[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[2][7]_i_2_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(6)
    );
\ENG_WEN[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(7),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(7),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[7]_0\,
      O => \ENG_WEN_reg[7]\
    );
\ENG_WEN[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[3][7]_i_2_n_0\,
      I4 => slv_awaddr(9),
      I5 => slv_awaddr(8),
      O => in75(7)
    );
\ENG_WEN[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(8),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(8),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[8]_0\,
      O => \ENG_WEN_reg[8]\
    );
\ENG_WEN[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => slv_awaddr(9),
      I1 => slv_awaddr(8),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(8)
    );
\ENG_WEN[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[0][7]_i_2_n_0\,
      I4 => slv_awaddr(8),
      I5 => slv_awaddr(9),
      O => in75(8)
    );
\ENG_WEN[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF8F800000808"
    )
        port map (
      I0 => \p_0_in__0\(9),
      I1 => ENG_WEN1,
      I2 => \FSM_sequential_eng_alite_state_reg[1]\(1),
      I3 => in75(9),
      I4 => \FSM_sequential_eng_alite_state_reg[1]\(0),
      I5 => \ENG_WEN_reg[9]_0\,
      O => \ENG_WEN_reg[9]\
    );
\ENG_WEN[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => slv_awaddr(9),
      I1 => slv_awaddr(8),
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      O => \p_0_in__0\(9)
    );
\ENG_WEN[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg[3]\(0),
      I1 => \transfer_to_eng_counter_reg[2]\,
      I2 => \transfer_to_eng_counter_reg[3]\(1),
      I3 => \ENG_WADDR[1][7]_i_3_n_0\,
      I4 => slv_awaddr(8),
      I5 => slv_awaddr(9),
      O => in75(9)
    );
FSM_sequential_al_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7774"
    )
        port map (
      I0 => dest_out,
      I1 => \out\,
      I2 => FSM_sequential_al_state_i_2_n_0,
      I3 => in0,
      O => FSM_sequential_al_state_reg
    );
FSM_sequential_al_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => eng_slv_wren_i_2_n_0,
      I1 => slv_wren,
      I2 => \^s_axi_lite_rvalid\,
      I3 => S_AXI_LITE_ARVALID,
      I4 => \^s_axi_arready\,
      I5 => eng_slv_rden_i_2_n_0,
      O => FSM_sequential_al_state_i_2_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_LITE_ARVALID,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => \^p_0_in\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_LITE_ARESETN,
      O => \^p_0_in\
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_LITE_WVALID,
      I1 => S_AXI_LITE_AWVALID,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => \^p_0_in\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => S_AXI_LITE_WVALID,
      I1 => S_AXI_LITE_AWVALID,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      I4 => S_AXI_LITE_BREADY,
      I5 => \^s_axi_lite_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => \^p_0_in\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BAA8B888B888B88"
    )
        port map (
      I0 => slv_rdvalid_reg_0,
      I1 => wait_slv_rdvalid,
      I2 => S_AXI_LITE_RREADY,
      I3 => \^s_axi_lite_rvalid\,
      I4 => \^s_axi_arready\,
      I5 => S_AXI_LITE_ARVALID,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_lite_rvalid\,
      R => \^p_0_in\
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_LITE_WVALID,
      I1 => S_AXI_LITE_AWVALID,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => \^p_0_in\
    );
\eng_slv_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \eng_slv_rdata_reg[24]_i_2_n_0\,
      I1 => \eng_slv_rdata_reg[24]_i_3_n_0\,
      I2 => slv_araddr(9),
      I3 => \eng_slv_rdata_reg[24]_i_4_n_0\,
      I4 => slv_araddr(8),
      I5 => \eng_slv_rdata_reg[24]_i_5_n_0\,
      O => D(0)
    );
\eng_slv_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \eng_slv_rdata_reg[25]_i_2_n_0\,
      I1 => \eng_slv_rdata_reg[25]_i_3_n_0\,
      I2 => slv_araddr(9),
      I3 => \eng_slv_rdata_reg[25]_i_4_n_0\,
      I4 => slv_araddr(8),
      I5 => \eng_slv_rdata_reg[25]_i_5_n_0\,
      O => D(1)
    );
\eng_slv_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \eng_slv_rdata_reg[26]_i_2_n_0\,
      I1 => \eng_slv_rdata_reg[26]_i_3_n_0\,
      I2 => slv_araddr(9),
      I3 => \eng_slv_rdata_reg[26]_i_4_n_0\,
      I4 => slv_araddr(8),
      I5 => \eng_slv_rdata_reg[26]_i_5_n_0\,
      O => D(2)
    );
\eng_slv_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \eng_slv_rdata_reg[27]_i_2_n_0\,
      I1 => \eng_slv_rdata_reg[27]_i_3_n_0\,
      I2 => slv_araddr(9),
      I3 => \eng_slv_rdata_reg[27]_i_4_n_0\,
      I4 => slv_araddr(8),
      I5 => \eng_slv_rdata_reg[27]_i_5_n_0\,
      O => D(3)
    );
\eng_slv_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \eng_slv_rdata_reg[28]_i_2_n_0\,
      I1 => \eng_slv_rdata_reg[28]_i_3_n_0\,
      I2 => slv_araddr(9),
      I3 => \eng_slv_rdata_reg[28]_i_4_n_0\,
      I4 => slv_araddr(8),
      I5 => \eng_slv_rdata_reg[28]_i_5_n_0\,
      O => D(4)
    );
\eng_slv_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \eng_slv_rdata_reg[29]_i_2_n_0\,
      I1 => \eng_slv_rdata_reg[29]_i_3_n_0\,
      I2 => slv_araddr(9),
      I3 => \eng_slv_rdata_reg[29]_i_4_n_0\,
      I4 => slv_araddr(8),
      I5 => \eng_slv_rdata_reg[29]_i_5_n_0\,
      O => D(5)
    );
\eng_slv_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \eng_slv_rdata_reg[30]_i_2_n_0\,
      I1 => \eng_slv_rdata_reg[30]_i_3_n_0\,
      I2 => slv_araddr(9),
      I3 => \eng_slv_rdata_reg[30]_i_4_n_0\,
      I4 => slv_araddr(8),
      I5 => \eng_slv_rdata_reg[30]_i_5_n_0\,
      O => D(6)
    );
\eng_slv_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \eng_slv_rdata_reg[31]_i_3_n_0\,
      I1 => \eng_slv_rdata_reg[31]_i_4_n_0\,
      I2 => slv_araddr(9),
      I3 => \eng_slv_rdata_reg[31]_i_5_n_0\,
      I4 => slv_araddr(8),
      I5 => \eng_slv_rdata_reg[31]_i_6_n_0\,
      O => D(7)
    );
\eng_slv_rdata_reg[24]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[4]__0\(0),
      I1 => \ENG_RDATA[5]__0\(0),
      O => \eng_slv_rdata_reg[24]_i_10_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[24]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[6]__0\(0),
      I1 => \ENG_RDATA[7]__0\(0),
      O => \eng_slv_rdata_reg[24]_i_11_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[24]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[0]__0\(0),
      I1 => \ENG_RDATA[1]__0\(0),
      O => \eng_slv_rdata_reg[24]_i_12_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[24]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[2]__0\(0),
      I1 => \ENG_RDATA[3]__0\(0),
      O => \eng_slv_rdata_reg[24]_i_13_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[24]_i_6_n_0\,
      I1 => \eng_slv_rdata_reg[24]_i_7_n_0\,
      O => \eng_slv_rdata_reg[24]_i_2_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[24]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[24]_i_8_n_0\,
      I1 => \eng_slv_rdata_reg[24]_i_9_n_0\,
      O => \eng_slv_rdata_reg[24]_i_3_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[24]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[24]_i_10_n_0\,
      I1 => \eng_slv_rdata_reg[24]_i_11_n_0\,
      O => \eng_slv_rdata_reg[24]_i_4_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[24]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[24]_i_12_n_0\,
      I1 => \eng_slv_rdata_reg[24]_i_13_n_0\,
      O => \eng_slv_rdata_reg[24]_i_5_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[24]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[12]\(0),
      I1 => \ENG_RDATA[13]\(0),
      O => \eng_slv_rdata_reg[24]_i_6_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[24]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[14]\(0),
      I1 => \ENG_RDATA[15]\(0),
      O => \eng_slv_rdata_reg[24]_i_7_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[24]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[8]\(0),
      I1 => \ENG_RDATA[9]\(0),
      O => \eng_slv_rdata_reg[24]_i_8_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[24]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[10]\(0),
      I1 => \ENG_RDATA[11]\(0),
      O => \eng_slv_rdata_reg[24]_i_9_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[25]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[4]__0\(1),
      I1 => \ENG_RDATA[5]__0\(1),
      O => \eng_slv_rdata_reg[25]_i_10_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[25]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[6]__0\(1),
      I1 => \ENG_RDATA[7]__0\(1),
      O => \eng_slv_rdata_reg[25]_i_11_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[25]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[0]__0\(1),
      I1 => \ENG_RDATA[1]__0\(1),
      O => \eng_slv_rdata_reg[25]_i_12_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[25]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[2]__0\(1),
      I1 => \ENG_RDATA[3]__0\(1),
      O => \eng_slv_rdata_reg[25]_i_13_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[25]_i_6_n_0\,
      I1 => \eng_slv_rdata_reg[25]_i_7_n_0\,
      O => \eng_slv_rdata_reg[25]_i_2_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[25]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[25]_i_8_n_0\,
      I1 => \eng_slv_rdata_reg[25]_i_9_n_0\,
      O => \eng_slv_rdata_reg[25]_i_3_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[25]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[25]_i_10_n_0\,
      I1 => \eng_slv_rdata_reg[25]_i_11_n_0\,
      O => \eng_slv_rdata_reg[25]_i_4_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[25]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[25]_i_12_n_0\,
      I1 => \eng_slv_rdata_reg[25]_i_13_n_0\,
      O => \eng_slv_rdata_reg[25]_i_5_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[25]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[12]\(1),
      I1 => \ENG_RDATA[13]\(1),
      O => \eng_slv_rdata_reg[25]_i_6_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[14]\(1),
      I1 => \ENG_RDATA[15]\(1),
      O => \eng_slv_rdata_reg[25]_i_7_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[25]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[8]\(1),
      I1 => \ENG_RDATA[9]\(1),
      O => \eng_slv_rdata_reg[25]_i_8_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[25]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[10]\(1),
      I1 => \ENG_RDATA[11]\(1),
      O => \eng_slv_rdata_reg[25]_i_9_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[26]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[4]__0\(2),
      I1 => \ENG_RDATA[5]__0\(2),
      O => \eng_slv_rdata_reg[26]_i_10_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[26]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[6]__0\(2),
      I1 => \ENG_RDATA[7]__0\(2),
      O => \eng_slv_rdata_reg[26]_i_11_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[26]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[0]__0\(2),
      I1 => \ENG_RDATA[1]__0\(2),
      O => \eng_slv_rdata_reg[26]_i_12_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[26]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[2]__0\(2),
      I1 => \ENG_RDATA[3]__0\(2),
      O => \eng_slv_rdata_reg[26]_i_13_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[26]_i_6_n_0\,
      I1 => \eng_slv_rdata_reg[26]_i_7_n_0\,
      O => \eng_slv_rdata_reg[26]_i_2_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[26]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[26]_i_8_n_0\,
      I1 => \eng_slv_rdata_reg[26]_i_9_n_0\,
      O => \eng_slv_rdata_reg[26]_i_3_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[26]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[26]_i_10_n_0\,
      I1 => \eng_slv_rdata_reg[26]_i_11_n_0\,
      O => \eng_slv_rdata_reg[26]_i_4_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[26]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[26]_i_12_n_0\,
      I1 => \eng_slv_rdata_reg[26]_i_13_n_0\,
      O => \eng_slv_rdata_reg[26]_i_5_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[26]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[12]\(2),
      I1 => \ENG_RDATA[13]\(2),
      O => \eng_slv_rdata_reg[26]_i_6_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[26]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[14]\(2),
      I1 => \ENG_RDATA[15]\(2),
      O => \eng_slv_rdata_reg[26]_i_7_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[26]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[8]\(2),
      I1 => \ENG_RDATA[9]\(2),
      O => \eng_slv_rdata_reg[26]_i_8_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[26]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[10]\(2),
      I1 => \ENG_RDATA[11]\(2),
      O => \eng_slv_rdata_reg[26]_i_9_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[27]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[4]__0\(3),
      I1 => \ENG_RDATA[5]__0\(3),
      O => \eng_slv_rdata_reg[27]_i_10_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[27]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[6]__0\(3),
      I1 => \ENG_RDATA[7]__0\(3),
      O => \eng_slv_rdata_reg[27]_i_11_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[27]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[0]__0\(3),
      I1 => \ENG_RDATA[1]__0\(3),
      O => \eng_slv_rdata_reg[27]_i_12_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[27]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[2]__0\(3),
      I1 => \ENG_RDATA[3]__0\(3),
      O => \eng_slv_rdata_reg[27]_i_13_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[27]_i_6_n_0\,
      I1 => \eng_slv_rdata_reg[27]_i_7_n_0\,
      O => \eng_slv_rdata_reg[27]_i_2_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[27]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[27]_i_8_n_0\,
      I1 => \eng_slv_rdata_reg[27]_i_9_n_0\,
      O => \eng_slv_rdata_reg[27]_i_3_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[27]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[27]_i_10_n_0\,
      I1 => \eng_slv_rdata_reg[27]_i_11_n_0\,
      O => \eng_slv_rdata_reg[27]_i_4_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[27]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[27]_i_12_n_0\,
      I1 => \eng_slv_rdata_reg[27]_i_13_n_0\,
      O => \eng_slv_rdata_reg[27]_i_5_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[27]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[12]\(3),
      I1 => \ENG_RDATA[13]\(3),
      O => \eng_slv_rdata_reg[27]_i_6_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[27]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[14]\(3),
      I1 => \ENG_RDATA[15]\(3),
      O => \eng_slv_rdata_reg[27]_i_7_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[27]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[8]\(3),
      I1 => \ENG_RDATA[9]\(3),
      O => \eng_slv_rdata_reg[27]_i_8_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[27]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[10]\(3),
      I1 => \ENG_RDATA[11]\(3),
      O => \eng_slv_rdata_reg[27]_i_9_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[28]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[4]__0\(4),
      I1 => \ENG_RDATA[5]__0\(4),
      O => \eng_slv_rdata_reg[28]_i_10_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[28]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[6]__0\(4),
      I1 => \ENG_RDATA[7]__0\(4),
      O => \eng_slv_rdata_reg[28]_i_11_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[28]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[0]__0\(4),
      I1 => \ENG_RDATA[1]__0\(4),
      O => \eng_slv_rdata_reg[28]_i_12_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[28]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[2]__0\(4),
      I1 => \ENG_RDATA[3]__0\(4),
      O => \eng_slv_rdata_reg[28]_i_13_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[28]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[28]_i_6_n_0\,
      I1 => \eng_slv_rdata_reg[28]_i_7_n_0\,
      O => \eng_slv_rdata_reg[28]_i_2_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[28]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[28]_i_8_n_0\,
      I1 => \eng_slv_rdata_reg[28]_i_9_n_0\,
      O => \eng_slv_rdata_reg[28]_i_3_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[28]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[28]_i_10_n_0\,
      I1 => \eng_slv_rdata_reg[28]_i_11_n_0\,
      O => \eng_slv_rdata_reg[28]_i_4_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[28]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[28]_i_12_n_0\,
      I1 => \eng_slv_rdata_reg[28]_i_13_n_0\,
      O => \eng_slv_rdata_reg[28]_i_5_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[28]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[12]\(4),
      I1 => \ENG_RDATA[13]\(4),
      O => \eng_slv_rdata_reg[28]_i_6_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[14]\(4),
      I1 => \ENG_RDATA[15]\(4),
      O => \eng_slv_rdata_reg[28]_i_7_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[28]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[8]\(4),
      I1 => \ENG_RDATA[9]\(4),
      O => \eng_slv_rdata_reg[28]_i_8_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[28]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[10]\(4),
      I1 => \ENG_RDATA[11]\(4),
      O => \eng_slv_rdata_reg[28]_i_9_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[29]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[4]__0\(5),
      I1 => \ENG_RDATA[5]__0\(5),
      O => \eng_slv_rdata_reg[29]_i_10_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[29]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[6]__0\(5),
      I1 => \ENG_RDATA[7]__0\(5),
      O => \eng_slv_rdata_reg[29]_i_11_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[29]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[0]__0\(5),
      I1 => \ENG_RDATA[1]__0\(5),
      O => \eng_slv_rdata_reg[29]_i_12_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[29]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[2]__0\(5),
      I1 => \ENG_RDATA[3]__0\(5),
      O => \eng_slv_rdata_reg[29]_i_13_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[29]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[29]_i_6_n_0\,
      I1 => \eng_slv_rdata_reg[29]_i_7_n_0\,
      O => \eng_slv_rdata_reg[29]_i_2_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[29]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[29]_i_8_n_0\,
      I1 => \eng_slv_rdata_reg[29]_i_9_n_0\,
      O => \eng_slv_rdata_reg[29]_i_3_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[29]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[29]_i_10_n_0\,
      I1 => \eng_slv_rdata_reg[29]_i_11_n_0\,
      O => \eng_slv_rdata_reg[29]_i_4_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[29]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[29]_i_12_n_0\,
      I1 => \eng_slv_rdata_reg[29]_i_13_n_0\,
      O => \eng_slv_rdata_reg[29]_i_5_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[29]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[12]\(5),
      I1 => \ENG_RDATA[13]\(5),
      O => \eng_slv_rdata_reg[29]_i_6_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[29]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[14]\(5),
      I1 => \ENG_RDATA[15]\(5),
      O => \eng_slv_rdata_reg[29]_i_7_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[29]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[8]\(5),
      I1 => \ENG_RDATA[9]\(5),
      O => \eng_slv_rdata_reg[29]_i_8_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[29]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[10]\(5),
      I1 => \ENG_RDATA[11]\(5),
      O => \eng_slv_rdata_reg[29]_i_9_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[30]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[4]__0\(6),
      I1 => \ENG_RDATA[5]__0\(6),
      O => \eng_slv_rdata_reg[30]_i_10_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[30]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[6]__0\(6),
      I1 => \ENG_RDATA[7]__0\(6),
      O => \eng_slv_rdata_reg[30]_i_11_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[30]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[0]__0\(6),
      I1 => \ENG_RDATA[1]__0\(6),
      O => \eng_slv_rdata_reg[30]_i_12_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[30]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[2]__0\(6),
      I1 => \ENG_RDATA[3]__0\(6),
      O => \eng_slv_rdata_reg[30]_i_13_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[30]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[30]_i_6_n_0\,
      I1 => \eng_slv_rdata_reg[30]_i_7_n_0\,
      O => \eng_slv_rdata_reg[30]_i_2_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[30]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[30]_i_8_n_0\,
      I1 => \eng_slv_rdata_reg[30]_i_9_n_0\,
      O => \eng_slv_rdata_reg[30]_i_3_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[30]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[30]_i_10_n_0\,
      I1 => \eng_slv_rdata_reg[30]_i_11_n_0\,
      O => \eng_slv_rdata_reg[30]_i_4_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[30]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[30]_i_12_n_0\,
      I1 => \eng_slv_rdata_reg[30]_i_13_n_0\,
      O => \eng_slv_rdata_reg[30]_i_5_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[30]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[12]\(6),
      I1 => \ENG_RDATA[13]\(6),
      O => \eng_slv_rdata_reg[30]_i_6_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[30]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[14]\(6),
      I1 => \ENG_RDATA[15]\(6),
      O => \eng_slv_rdata_reg[30]_i_7_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[30]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[8]\(6),
      I1 => \ENG_RDATA[9]\(6),
      O => \eng_slv_rdata_reg[30]_i_8_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[30]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[10]\(6),
      I1 => \ENG_RDATA[11]\(6),
      O => \eng_slv_rdata_reg[30]_i_9_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[31]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[10]\(7),
      I1 => \ENG_RDATA[11]\(7),
      O => \eng_slv_rdata_reg[31]_i_10_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[31]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[4]__0\(7),
      I1 => \ENG_RDATA[5]__0\(7),
      O => \eng_slv_rdata_reg[31]_i_11_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[31]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[6]__0\(7),
      I1 => \ENG_RDATA[7]__0\(7),
      O => \eng_slv_rdata_reg[31]_i_12_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[31]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[0]__0\(7),
      I1 => \ENG_RDATA[1]__0\(7),
      O => \eng_slv_rdata_reg[31]_i_13_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[31]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[2]__0\(7),
      I1 => \ENG_RDATA[3]__0\(7),
      O => \eng_slv_rdata_reg[31]_i_14_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[31]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[31]_i_7_n_0\,
      I1 => \eng_slv_rdata_reg[31]_i_8_n_0\,
      O => \eng_slv_rdata_reg[31]_i_3_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[31]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[31]_i_9_n_0\,
      I1 => \eng_slv_rdata_reg[31]_i_10_n_0\,
      O => \eng_slv_rdata_reg[31]_i_4_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[31]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[31]_i_11_n_0\,
      I1 => \eng_slv_rdata_reg[31]_i_12_n_0\,
      O => \eng_slv_rdata_reg[31]_i_5_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[31]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \eng_slv_rdata_reg[31]_i_13_n_0\,
      I1 => \eng_slv_rdata_reg[31]_i_14_n_0\,
      O => \eng_slv_rdata_reg[31]_i_6_n_0\,
      S => slv_araddr(7)
    );
\eng_slv_rdata_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[12]\(7),
      I1 => \ENG_RDATA[13]\(7),
      O => \eng_slv_rdata_reg[31]_i_7_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[31]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[14]\(7),
      I1 => \ENG_RDATA[15]\(7),
      O => \eng_slv_rdata_reg[31]_i_8_n_0\,
      S => slv_araddr(6)
    );
\eng_slv_rdata_reg[31]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ENG_RDATA[8]\(7),
      I1 => \ENG_RDATA[9]\(7),
      O => \eng_slv_rdata_reg[31]_i_9_n_0\,
      S => slv_araddr(6)
    );
eng_slv_rden_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400040"
    )
        port map (
      I0 => slv_wren,
      I1 => slv_rden,
      I2 => eng_slv_rden_i_2_n_0,
      I3 => \out\,
      I4 => eng_slv_rden,
      O => eng_slv_rden_reg
    );
eng_slv_rden_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \slv_rdata[31]_i_8_n_0\,
      I1 => slv_araddr(1),
      I2 => slv_araddr(3),
      I3 => slv_araddr(2),
      I4 => \slv_rdata[31]_i_7_n_0\,
      O => eng_slv_rden_i_2_n_0
    );
eng_slv_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => eng_slv_wren_i_2_n_0,
      I1 => slv_wren,
      I2 => \out\,
      I3 => eng_slv_wren_reg_0,
      O => eng_slv_wren_reg
    );
eng_slv_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => eng_slv_wren_i_3_n_0,
      I1 => eng_slv_wren_i_4_n_0,
      I2 => slv_awaddr(6),
      I3 => slv_awaddr(7),
      I4 => slv_awaddr(4),
      I5 => slv_awaddr(5),
      O => eng_slv_wren_i_2_n_0
    );
eng_slv_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => slv_awaddr(13),
      I1 => slv_awaddr(12),
      I2 => slv_awaddr(9),
      I3 => slv_awaddr(8),
      I4 => slv_awaddr(11),
      I5 => slv_awaddr(10),
      O => eng_slv_wren_i_3_n_0
    );
eng_slv_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => slv_awaddr(2),
      I1 => slv_awaddr(3),
      I2 => slv_awaddr(0),
      I3 => slv_awaddr(1),
      O => eng_slv_wren_i_4_n_0
    );
\slv_araddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(0),
      Q => slv_araddr(0),
      R => \^p_0_in\
    );
\slv_araddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(10),
      Q => slv_araddr(10),
      R => \^p_0_in\
    );
\slv_araddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(11),
      Q => slv_araddr(11),
      R => \^p_0_in\
    );
\slv_araddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(12),
      Q => slv_araddr(12),
      R => \^p_0_in\
    );
\slv_araddr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(13),
      Q => slv_araddr(13),
      R => \^p_0_in\
    );
\slv_araddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(1),
      Q => slv_araddr(1),
      R => \^p_0_in\
    );
\slv_araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(2),
      Q => slv_araddr(2),
      R => \^p_0_in\
    );
\slv_araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(3),
      Q => slv_araddr(3),
      R => \^p_0_in\
    );
\slv_araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(4),
      Q => slv_araddr(4),
      R => \^p_0_in\
    );
\slv_araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(5),
      Q => slv_araddr(5),
      R => \^p_0_in\
    );
\slv_araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(6),
      Q => slv_araddr(6),
      R => \^p_0_in\
    );
\slv_araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(7),
      Q => slv_araddr(7),
      R => \^p_0_in\
    );
\slv_araddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(8),
      Q => slv_araddr(8),
      R => \^p_0_in\
    );
\slv_araddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_arready0,
      D => S_AXI_LITE_ARADDR(9),
      Q => slv_araddr(9),
      R => \^p_0_in\
    );
\slv_awaddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(0),
      Q => slv_awaddr(0),
      R => \^p_0_in\
    );
\slv_awaddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(10),
      Q => slv_awaddr(10),
      R => \^p_0_in\
    );
\slv_awaddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(11),
      Q => slv_awaddr(11),
      R => \^p_0_in\
    );
\slv_awaddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(12),
      Q => slv_awaddr(12),
      R => \^p_0_in\
    );
\slv_awaddr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(13),
      Q => slv_awaddr(13),
      R => \^p_0_in\
    );
\slv_awaddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(1),
      Q => slv_awaddr(1),
      R => \^p_0_in\
    );
\slv_awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(2),
      Q => slv_awaddr(2),
      R => \^p_0_in\
    );
\slv_awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(3),
      Q => slv_awaddr(3),
      R => \^p_0_in\
    );
\slv_awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(4),
      Q => slv_awaddr(4),
      R => \^p_0_in\
    );
\slv_awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(5),
      Q => slv_awaddr(5),
      R => \^p_0_in\
    );
\slv_awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(6),
      Q => slv_awaddr(6),
      R => \^p_0_in\
    );
\slv_awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(7),
      Q => slv_awaddr(7),
      R => \^p_0_in\
    );
\slv_awaddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(8),
      Q => slv_awaddr(8),
      R => \^p_0_in\
    );
\slv_awaddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => axi_awready0,
      D => S_AXI_LITE_AWADDR(9),
      Q => slv_awaddr(9),
      R => \^p_0_in\
    );
\slv_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(1),
      I1 => \out\,
      I2 => \slv_rdata[11]_i_2_n_0\,
      I3 => \^slv_rdata_reg[0]\,
      I4 => S_AXI_LITE_RDATA(1),
      O => \slv_rdata_reg[11]\
    );
\slv_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \slv_rdata[31]_i_10_n_0\,
      I1 => slv_araddr(2),
      I2 => slv_araddr(3),
      I3 => slv_araddr(13),
      I4 => slv_araddr(1),
      I5 => \slv_rdata[31]_i_8_n_0\,
      O => \slv_rdata[11]_i_2_n_0\
    );
\slv_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(2),
      I1 => \out\,
      I2 => slv_rdata(24),
      I3 => \^slv_rdata_reg[0]\,
      I4 => S_AXI_LITE_RDATA(2),
      O => \slv_rdata_reg[24]\
    );
\slv_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \slv_rdata[31]_i_7_n_0\,
      I1 => slv_araddr(2),
      I2 => slv_araddr(3),
      I3 => slv_araddr(1),
      I4 => slv_araddr(0),
      I5 => \slv_rdata[31]_i_8_n_0\,
      O => slv_rdata(24)
    );
\slv_rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^slv_rdata_reg[0]\,
      I1 => \out\,
      O => \slv_rdata_reg[31]\
    );
\slv_rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => slv_araddr(12),
      I1 => slv_araddr(0),
      I2 => slv_araddr(9),
      I3 => slv_araddr(8),
      I4 => slv_araddr(11),
      I5 => slv_araddr(10),
      O => \slv_rdata[31]_i_10_n_0\
    );
\slv_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA200000002000"
    )
        port map (
      I0 => S_AXI_LITE_ARESETN,
      I1 => slv_wren,
      I2 => slv_rden,
      I3 => \slv_rdata[31]_i_5_n_0\,
      I4 => \out\,
      I5 => dest_out,
      O => \^slv_rdata_reg[0]\
    );
\slv_rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => S_AXI_LITE_WVALID,
      I3 => S_AXI_LITE_AWVALID,
      O => slv_wren
    );
\slv_rdata[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => S_AXI_LITE_ARVALID,
      I2 => \^s_axi_lite_rvalid\,
      O => slv_rden
    );
\slv_rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0101010F"
    )
        port map (
      I0 => \slv_rdata[31]_i_6_n_0\,
      I1 => \slv_rdata[31]_i_7_n_0\,
      I2 => \slv_rdata[31]_i_8_n_0\,
      I3 => \slv_rdata[31]_i_9_n_0\,
      I4 => \slv_rdata[31]_i_10_n_0\,
      O => \slv_rdata[31]_i_5_n_0\
    );
\slv_rdata[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => slv_araddr(2),
      I1 => slv_araddr(3),
      I2 => slv_araddr(0),
      I3 => slv_araddr(1),
      O => \slv_rdata[31]_i_6_n_0\
    );
\slv_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => slv_araddr(13),
      I1 => slv_araddr(12),
      I2 => slv_araddr(9),
      I3 => slv_araddr(8),
      I4 => slv_araddr(11),
      I5 => slv_araddr(10),
      O => \slv_rdata[31]_i_7_n_0\
    );
\slv_rdata[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => slv_araddr(6),
      I1 => slv_araddr(7),
      I2 => slv_araddr(4),
      I3 => slv_araddr(5),
      O => \slv_rdata[31]_i_8_n_0\
    );
\slv_rdata[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => slv_araddr(2),
      I1 => slv_araddr(3),
      I2 => slv_araddr(13),
      I3 => slv_araddr(1),
      O => \slv_rdata[31]_i_9_n_0\
    );
\slv_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(0),
      I1 => \out\,
      I2 => slv_rdata(24),
      I3 => \^slv_rdata_reg[0]\,
      I4 => S_AXI_LITE_RDATA(0),
      O => \slv_rdata_reg[4]\
    );
slv_rdvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFC0C0AA00C0C0"
    )
        port map (
      I0 => eng_slv_rden,
      I1 => slv_rdvalid_i_2_n_0,
      I2 => \slv_rdata[31]_i_5_n_0\,
      I3 => dest_out,
      I4 => \out\,
      I5 => slv_rdvalid_reg_0,
      O => slv_rdvalid_reg
    );
slv_rdvalid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => slv_rden,
      I1 => S_AXI_LITE_AWVALID,
      I2 => S_AXI_LITE_WVALID,
      I3 => \^s_axi_wready\,
      I4 => \^s_axi_awready\,
      O => slv_rdvalid_i_2_n_0
    );
start_operation_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5544554455400040"
    )
        port map (
      I0 => \out\,
      I1 => slv_rden,
      I2 => eng_slv_rden_i_2_n_0,
      I3 => slv_wren,
      I4 => eng_slv_wren_i_2_n_0,
      I5 => src_in,
      O => start_operation_reg
    );
wait_slv_rdvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444444"
    )
        port map (
      I0 => slv_rdvalid_reg_0,
      I1 => wait_slv_rdvalid,
      I2 => \^s_axi_lite_rvalid\,
      I3 => S_AXI_LITE_ARVALID,
      I4 => \^s_axi_arready\,
      O => wait_slv_rdvalid_i_1_n_0
    );
wait_slv_rdvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => wait_slv_rdvalid_i_1_n_0,
      Q => wait_slv_rdvalid,
      R => \^p_0_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_inspection_unit_0_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of main_design_inspection_unit_0_0_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of main_design_inspection_unit_0_0_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of main_design_inspection_unit_0_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of main_design_inspection_unit_0_0_xpm_cdc_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of main_design_inspection_unit_0_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of main_design_inspection_unit_0_0_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of main_design_inspection_unit_0_0_xpm_cdc_single : entity is "SINGLE";
end main_design_inspection_unit_0_0_xpm_cdc_single;

architecture STRUCTURE of main_design_inspection_unit_0_0_xpm_cdc_single is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_cdc_single__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \main_design_inspection_unit_0_0_xpm_cdc_single__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \main_design_inspection_unit_0_0_xpm_cdc_single__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_cdc_single__1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \main_design_inspection_unit_0_0_xpm_cdc_single__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \main_design_inspection_unit_0_0_xpm_cdc_single__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_cdc_single__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_cdc_single__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \main_design_inspection_unit_0_0_xpm_cdc_single__1\ : entity is "SINGLE";
end \main_design_inspection_unit_0_0_xpm_cdc_single__1\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_cdc_single__1\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_cdc_single__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \main_design_inspection_unit_0_0_xpm_cdc_single__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \main_design_inspection_unit_0_0_xpm_cdc_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_cdc_single__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \main_design_inspection_unit_0_0_xpm_cdc_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \main_design_inspection_unit_0_0_xpm_cdc_single__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_cdc_single__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_cdc_single__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \main_design_inspection_unit_0_0_xpm_cdc_single__2\ : entity is "SINGLE";
end \main_design_inspection_unit_0_0_xpm_cdc_single__2\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_cdc_single__2\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_cdc_single__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \main_design_inspection_unit_0_0_xpm_cdc_single__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \main_design_inspection_unit_0_0_xpm_cdc_single__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_cdc_single__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \main_design_inspection_unit_0_0_xpm_cdc_single__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \main_design_inspection_unit_0_0_xpm_cdc_single__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_cdc_single__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_cdc_single__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \main_design_inspection_unit_0_0_xpm_cdc_single__3\ : entity is "SINGLE";
end \main_design_inspection_unit_0_0_xpm_cdc_single__3\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_cdc_single__3\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \main_design_inspection_unit_0_0_xpm_cdc_single__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \main_design_inspection_unit_0_0_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \main_design_inspection_unit_0_0_xpm_cdc_single__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \main_design_inspection_unit_0_0_xpm_cdc_single__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_cdc_single__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \main_design_inspection_unit_0_0_xpm_cdc_single__4\ : entity is "SINGLE";
end \main_design_inspection_unit_0_0_xpm_cdc_single__4\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_cdc_single__4\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_inspection_unit_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of main_design_inspection_unit_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of main_design_inspection_unit_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of main_design_inspection_unit_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of main_design_inspection_unit_0_0_xpm_memory_base : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of main_design_inspection_unit_0_0_xpm_memory_base : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of main_design_inspection_unit_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of main_design_inspection_unit_0_0_xpm_memory_base : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of main_design_inspection_unit_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of main_design_inspection_unit_0_0_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of main_design_inspection_unit_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of main_design_inspection_unit_0_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of main_design_inspection_unit_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of main_design_inspection_unit_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of main_design_inspection_unit_0_0_xpm_memory_base : entity is "TRUE";
end main_design_inspection_unit_0_0_xpm_memory_base;

architecture STRUCTURE of main_design_inspection_unit_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__16\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__16\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__16\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__17\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__17\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__17\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__18\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__18\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__18\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__19\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__19\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__19\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__20\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__20\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__20\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__21\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__21\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__21\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__22\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__22\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__22\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__23\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__23\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__23\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__24\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__24\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__24\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__25\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__25\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__25\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__26\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__26\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__26\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__27\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__27\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__27\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__28\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__28\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__28\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__29\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__29\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__29\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__30\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__30\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__30\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => addra(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => addrb(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_3_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 16384;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_wide.mem_reg_bram_0_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_wide.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 7;
  attribute ram_aspect_ratio : integer;
  attribute ram_aspect_ratio of \gen_wr_a.gen_word_wide.mem_reg_bram_0\ : label is 4;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_wide.mem_reg_bram_0\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 3) => addrb(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(15 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_bram_0_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_a.gen_word_wide.mem_reg_bram_0_i_1_n_0\,
      ENBWREN => ena,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rstb,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_wide.mem_reg_bram_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_wide.mem_reg_bram_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_inspection_unit_0_0_xpm_memory_sdpram is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 32;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 16384;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 8;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is 32;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is "no_change";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of main_design_inspection_unit_0_0_xpm_memory_sdpram : entity is "TRUE";
end main_design_inspection_unit_0_0_xpm_memory_sdpram;

architecture STRUCTURE of main_design_inspection_unit_0_0_xpm_memory_sdpram is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 9;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 11;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 1;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "0";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 16384;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 4;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 4;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 2;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 2;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(31 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_inspection_unit_0_0_xpm_memory_tdpram is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of main_design_inspection_unit_0_0_xpm_memory_tdpram : entity is "TRUE";
end main_design_inspection_unit_0_0_xpm_memory_tdpram;

architecture STRUCTURE of main_design_inspection_unit_0_0_xpm_memory_tdpram is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.main_design_inspection_unit_0_0_xpm_memory_base
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__16\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__16\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__17\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__17\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__18\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__18\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__19\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__19\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__20\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__20\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__21\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__21\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__22\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__22\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__23\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__23\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__24\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__24\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__25\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__25\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__26\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__26\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__27\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__27\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__28\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__28\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__29\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__29\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ : entity is "TRUE";
end \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_xpm_memory_tdpram__30\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 8;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_base__30\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => rstb,
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_inspection_unit_0_0_engine is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[15]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[15][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[15][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[15]\ : in STD_LOGIC;
    \ENG_RADDR_reg[15][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
end main_design_inspection_unit_0_0_engine;

architecture STRUCTURE of main_design_inspection_unit_0_0_engine is
  signal \FSM_sequential_sm_state_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__14_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__14_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__14_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__14_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__14_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__14_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__14_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__14_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__14_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__14_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__14_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__14_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__14_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__14_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__14_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__14_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__14_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__14_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__14_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__14_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__14_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__14_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__14_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__14_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__14_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__14_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__14_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__14_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__14_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__14_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__14_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__14_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__14_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__14_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__14_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__14_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__14_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__14_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__14_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__14_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__14_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__14_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__14_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__14_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__14_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__14_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__14_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__14_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__14_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__14_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__14_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__14_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__14_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__14_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_33_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_33_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_33_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_33_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_33_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_33_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_33_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_38_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__14_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__14_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__14_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__14_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__14_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__14_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__14_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__14_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__14_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__14_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__14_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__14_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__14_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__14_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__14_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__14_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__14_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__14_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__14\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__14\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__14\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__14\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__14\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__14\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__14\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__14\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__14\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__14\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__14\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__14\ : label is "soft_lutpair76";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__14_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__14_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__14_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__14_n_0\
    );
\PATTERN_FOUNDED_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__14_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__14_n_0\
    );
\PATTERN_FOUNDED_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__14_n_0\
    );
\PATTERN_FOUNDED_i_5__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__14_n_0\
    );
\PATTERN_FOUNDED_i_6__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__14_n_0\
    );
\PATTERN_FOUNDED_i_7__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__14_n_0\
    );
\PATTERN_FOUNDED_i_8__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__14_n_0\
    );
\PATTERN_FOUNDED_i_9__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__14_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__14_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__14_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__14_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__14_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__14_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__14_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__14_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__14_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__14_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__14_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__14_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__14_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__14_n_0\
    );
\_ram_addrb[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__14_n_0\,
      O => \_ram_addrb[0]_i_1__14_n_0\
    );
\_ram_addrb[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__14_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__14_n_0\
    );
\_ram_addrb[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__14_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__14_n_0\
    );
\_ram_addrb[3]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__14_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__14_n_0\
    );
\_ram_addrb[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__14_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__14_n_0\
    );
\_ram_addrb[5]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__14_n_0\,
      I1 => \_ram_addrb[5]_i_2__14_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__14_n_0\
    );
\_ram_addrb[5]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__14_n_0\
    );
\_ram_addrb[6]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__14_n_0\,
      I1 => \_ram_addrb[7]_i_3__14_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__14_n_0\
    );
\_ram_addrb[7]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__14_n_0\,
      I1 => \_ram_addrb[7]_i_3__14_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__14_n_0\
    );
\_ram_addrb[7]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__14_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__14_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__14_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__14_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__14_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__14_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__14_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__14_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__14_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__14_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__14_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__14_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__14_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__14_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__14_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__14_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__14_n_0\
    );
\back_value[7]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__14_n_0\
    );
\back_value[7]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__14_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__14_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__14_n_0\,
      I4 => \back_value[7]_i_6__14_n_0\,
      I5 => \ram_addra[7]_i_3__14_n_0\,
      O => \back_value[7]_i_3__14_n_0\
    );
\back_value[7]_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__14_n_0\
    );
\back_value[7]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[15]\,
      I2 => \ENG_RADDR_reg[15][7]\(3),
      I3 => \ENG_WEN_reg[15]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__14_n_0\
    );
\back_value[7]_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__14_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__14_n_0\,
      I4 => \back_value[7]_i_9__14_n_0\,
      I5 => \back_value[7]_i_10__14_n_0\,
      O => \back_value[7]_i_6__14_n_0\
    );
\back_value[7]_i_7__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__14_n_0\
    );
\back_value[7]_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__14_n_0\
    );
\back_value[7]_i_9__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__14_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__14_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__14_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__14_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__14_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__14_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__14_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__14_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__14_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__14_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__14_n_0\,
      I3 => \ENG_WEN_reg[15]\,
      O => \config_reg[0]_i_1__14_n_0\
    );
\config_reg[0]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(0),
      I1 => \ENG_WEN_reg[15]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__14_n_0\,
      I4 => \config_reg[23]_i_6__14_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__14_n_0\
    );
\config_reg[0]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__14_n_0\
    );
\config_reg[10]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(2),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(3),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(4),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__14_n_0\
    );
\config_reg[13]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(5),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(6),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__14_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__14_n_0\,
      O => \config_reg[15]_i_1__14_n_0\
    );
\config_reg[15]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(7),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__14_n_0\,
      I1 => \config_reg[23]_i_8__14_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[15]\,
      O => \config_reg[15]_i_3__14_n_0\
    );
\config_reg[15]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__14_n_0\,
      O => \config_reg[15]_i_4__14_n_0\
    );
\config_reg[16]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[15][7]\(0),
      I2 => \ENG_WEN_reg[15]\,
      I3 => \config_reg[23]_i_6__14_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(1),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(2),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(3),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__14_n_0\,
      I2 => \config_reg[1]_i_2__14_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__14_n_0\,
      I5 => \ENG_WEN_reg[15]\,
      O => \config_reg[1]_i_1__14_n_0\
    );
\config_reg[1]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__14_n_0\
    );
\config_reg[20]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(4),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(5),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(6),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__14_n_0\
    );
\config_reg[23]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__14_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[15]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__14_n_0\,
      I5 => \config_reg[23]_i_5__14_n_0\,
      O => \config_reg[23]_i_1__14_n_0\
    );
\config_reg[23]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(7),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__14_n_0\,
      I1 => \config_reg[23]_i_9__14_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__14_n_0\
    );
\config_reg[23]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[15]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__14_n_0\
    );
\config_reg[23]_i_5__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[15]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__14_n_0\
    );
\config_reg[23]_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__14_n_0\
    );
\config_reg[23]_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__14_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__14_n_0\
    );
\config_reg[23]_i_9__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__14_n_0\
    );
\config_reg[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__14_n_0\
    );
\config_reg[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__14_n_0\
    );
\config_reg[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__14_n_0\
    );
\config_reg[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__14_n_0\
    );
\config_reg[6]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__14_n_0\
    );
\config_reg[7]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__14_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__14_n_0\
    );
\config_reg[7]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__14_n_0\
    );
\config_reg[8]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(0),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(1),
      I1 => \config_reg[23]_i_6__14_n_0\,
      I2 => \ENG_WEN_reg[15]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__14_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__14_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__14_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__14_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__14_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__14_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__14_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__14_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__14_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__14_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__14_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__14_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__14_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__14_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__14_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__14_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__14_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__14_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__14_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__14_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__14_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__14_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__14_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__14_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__14_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__14_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__14_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__14_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__14_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__14_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__14_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__14_n_0\,
      D => \config_reg[2]_i_1__14_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__14_n_0\,
      D => \config_reg[3]_i_1__14_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__14_n_0\,
      D => \config_reg[4]_i_1__14_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__14_n_0\,
      D => \config_reg[5]_i_1__14_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__14_n_0\,
      D => \config_reg[6]_i_1__14_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__14_n_0\,
      D => \config_reg[7]_i_2__14_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__14_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__14_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[15][6]\,
      I2 => \eng_slv_rdata[24]_i_33_n_0\,
      O => \ENG_RDATA[15]\(0)
    );
\eng_slv_rdata[24]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[15][7]\(0),
      I4 => \ENG_RADDR_reg[15][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_33_n_0\
    );
\eng_slv_rdata[25]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[15][6]\,
      I2 => \eng_slv_rdata[25]_i_33_n_0\,
      O => \ENG_RDATA[15]\(1)
    );
\eng_slv_rdata[25]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[15][7]\(0),
      I4 => \ENG_RADDR_reg[15][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_33_n_0\
    );
\eng_slv_rdata[26]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[15][6]\,
      I2 => \eng_slv_rdata[26]_i_33_n_0\,
      O => \ENG_RDATA[15]\(2)
    );
\eng_slv_rdata[26]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[15][7]\(0),
      I4 => \ENG_RADDR_reg[15][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_33_n_0\
    );
\eng_slv_rdata[27]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[15][6]\,
      I2 => \eng_slv_rdata[27]_i_33_n_0\,
      O => \ENG_RDATA[15]\(3)
    );
\eng_slv_rdata[27]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[15][7]\(0),
      I4 => \ENG_RADDR_reg[15][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_33_n_0\
    );
\eng_slv_rdata[28]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[15][6]\,
      I2 => \eng_slv_rdata[28]_i_33_n_0\,
      O => \ENG_RDATA[15]\(4)
    );
\eng_slv_rdata[28]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[15][7]\(1),
      I4 => \ENG_RADDR_reg[15][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_33_n_0\
    );
\eng_slv_rdata[29]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[15][6]\,
      I2 => \eng_slv_rdata[29]_i_33_n_0\,
      O => \ENG_RDATA[15]\(5)
    );
\eng_slv_rdata[29]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[15][7]\(0),
      I4 => \ENG_RADDR_reg[15][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_33_n_0\
    );
\eng_slv_rdata[30]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[15][6]\,
      I2 => \eng_slv_rdata[30]_i_33_n_0\,
      O => \ENG_RDATA[15]\(6)
    );
\eng_slv_rdata[30]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[15][7]\(0),
      I4 => \ENG_RADDR_reg[15][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_33_n_0\
    );
\eng_slv_rdata[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[15][6]\,
      I2 => \eng_slv_rdata[31]_i_38_n_0\,
      O => \ENG_RDATA[15]\(7)
    );
\eng_slv_rdata[31]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[15][7]\(0),
      I4 => \ENG_RADDR_reg[15][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_38_n_0\
    );
\pattern_lenght_changed_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__14_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[15]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__14_n_0\,
      I5 => \pattern_lenght_changed_i_2__14_n_0\,
      O => \pattern_lenght_changed_i_1__14_n_0\
    );
\pattern_lenght_changed_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[15]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__14_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__14_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__14_n_0\,
      I2 => \ram_addra[0]_i_2__14_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__14_n_0\,
      O => \ram_addra[0]_i_1__14_n_0\
    );
\ram_addra[0]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__14_n_0\,
      I5 => \ram_addra[0]_i_4__14_n_0\,
      O => \ram_addra[0]_i_2__14_n_0\
    );
\ram_addra[0]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__14_n_0\
    );
\ram_addra[0]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__14_n_0\
    );
\ram_addra[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__14_n_0\,
      I4 => \ram_addra[7]_i_4__14_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__14_n_0\
    );
\ram_addra[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__14_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__14_n_0\,
      I3 => \ram_addra[7]_i_4__14_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__14_n_0\
    );
\ram_addra[2]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__14_n_0\
    );
\ram_addra[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__14_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__14_n_0\,
      I4 => \ram_addra[7]_i_4__14_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__14_n_0\
    );
\ram_addra[3]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__14_n_0\
    );
\ram_addra[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__14_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__14_n_0\,
      I4 => \ram_addra[7]_i_4__14_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__14_n_0\
    );
\ram_addra[4]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__14_n_0\
    );
\ram_addra[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__14_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__14_n_0\,
      I4 => \ram_addra[7]_i_4__14_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__14_n_0\
    );
\ram_addra[5]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__14_n_0\
    );
\ram_addra[6]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__14_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__14_n_0\,
      I4 => \ram_addra[7]_i_4__14_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__14_n_0\
    );
\ram_addra[6]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__14_n_0\
    );
\ram_addra[7]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__14_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__14_n_0\,
      I4 => \ram_addra[7]_i_4__14_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__14_n_0\
    );
\ram_addra[7]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__14_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__14_n_0\
    );
\ram_addra[7]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__14_n_0\,
      I5 => \ram_addra[7]_i_6__14_n_0\,
      O => \ram_addra[7]_i_3__14_n_0\
    );
\ram_addra[7]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__14_n_0\,
      I5 => \ram_addra[7]_i_8__14_n_0\,
      O => \ram_addra[7]_i_4__14_n_0\
    );
\ram_addra[7]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__14_n_0\
    );
\ram_addra[7]_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__14_n_0\
    );
\ram_addra[7]_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__14_n_0\
    );
\ram_addra[7]_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__14_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__14_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__14_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__14_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__14_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__14_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__14_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__14_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__14_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__14_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__14_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__14_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[15][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[15][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[15][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[15][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[15][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[15][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[15][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[15][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.main_design_inspection_unit_0_0_xpm_memory_tdpram
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[15]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(6),
      I1 => \ENG_WEN_reg[15]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(5),
      I1 => \ENG_WEN_reg[15]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(4),
      I1 => \ENG_WEN_reg[15]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(3),
      I1 => \ENG_WEN_reg[15]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(2),
      I1 => \ENG_WEN_reg[15]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(1),
      I1 => \ENG_WEN_reg[15]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(0),
      I1 => \ENG_WEN_reg[15]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[15]\,
      I2 => \ENG_RADDR_reg[15][7]\(7),
      I3 => \ENG_REN_reg[15]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[15]\,
      I2 => \ENG_RADDR_reg[15][7]\(6),
      I3 => \ENG_REN_reg[15]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[15]\,
      I2 => \ENG_RADDR_reg[15][7]\(5),
      I3 => \ENG_REN_reg[15]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[15]\,
      I2 => \ENG_RADDR_reg[15][7]\(4),
      I3 => \ENG_REN_reg[15]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[15]\,
      I2 => \ENG_RADDR_reg[15][7]\(3),
      I3 => \ENG_REN_reg[15]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[15]\,
      I2 => \ENG_RADDR_reg[15][7]\(2),
      I3 => \ENG_REN_reg[15]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[15]\,
      I2 => \ENG_RADDR_reg[15][7]\(1),
      I3 => \ENG_REN_reg[15]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[15]\,
      I2 => \ENG_RADDR_reg[15][7]\(0),
      I3 => \ENG_REN_reg[15]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[15][7]\(7),
      I1 => \ENG_WEN_reg[15]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__1\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[0]\ : in STD_LOGIC;
    \ENG_RADDR_reg[0][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__1\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__1\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__1\ is
  signal FSM_sequential_sm_state_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal PATTERN_FOUNDED_i_10_n_0 : STD_LOGIC;
  signal PATTERN_FOUNDED_i_1_n_0 : STD_LOGIC;
  signal PATTERN_FOUNDED_i_3_n_0 : STD_LOGIC;
  signal PATTERN_FOUNDED_i_5_n_0 : STD_LOGIC;
  signal PATTERN_FOUNDED_i_6_n_0 : STD_LOGIC;
  signal PATTERN_FOUNDED_i_7_n_0 : STD_LOGIC;
  signal PATTERN_FOUNDED_i_8_n_0 : STD_LOGIC;
  signal PATTERN_FOUNDED_i_9_n_0 : STD_LOGIC;
  signal PATTERN_FOUNDED_reg_i_2_n_3 : STD_LOGIC;
  signal PATTERN_FOUNDED_reg_i_4_n_0 : STD_LOGIC;
  signal PATTERN_FOUNDED_reg_i_4_n_1 : STD_LOGIC;
  signal PATTERN_FOUNDED_reg_i_4_n_2 : STD_LOGIC;
  signal PATTERN_FOUNDED_reg_i_4_n_3 : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_42_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_42_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_42_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_42_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_42_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_42_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_42_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_56_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal pattern_lenght_changed_i_1_n_0 : STD_LOGIC;
  signal pattern_lenght_changed_i_2_n_0 : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal src_in_progress_i_1_n_0 : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal NLW_PATTERN_FOUNDED_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_PATTERN_FOUNDED_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PATTERN_FOUNDED_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of pattern_lenght_changed_i_2 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2\ : label is "soft_lutpair40";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
FSM_sequential_sm_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => PATTERN_FOUNDED_i_3_n_0,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => FSM_sequential_sm_state_i_1_n_0
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => FSM_sequential_sm_state_i_1_n_0,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
PATTERN_FOUNDED_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => PATTERN_FOUNDED_i_3_n_0,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => PATTERN_FOUNDED_i_1_n_0
    );
PATTERN_FOUNDED_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => PATTERN_FOUNDED_i_10_n_0
    );
PATTERN_FOUNDED_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => PATTERN_FOUNDED_i_3_n_0
    );
PATTERN_FOUNDED_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => PATTERN_FOUNDED_i_5_n_0
    );
PATTERN_FOUNDED_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => PATTERN_FOUNDED_i_6_n_0
    );
PATTERN_FOUNDED_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => PATTERN_FOUNDED_i_7_n_0
    );
PATTERN_FOUNDED_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => PATTERN_FOUNDED_i_8_n_0
    );
PATTERN_FOUNDED_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => PATTERN_FOUNDED_i_9_n_0
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => PATTERN_FOUNDED_i_1_n_0,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
PATTERN_FOUNDED_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => PATTERN_FOUNDED_reg_i_4_n_0,
      CO(3 downto 2) => NLW_PATTERN_FOUNDED_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => PATTERN_FOUNDED_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PATTERN_FOUNDED_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => PATTERN_FOUNDED_i_5_n_0,
      S(0) => PATTERN_FOUNDED_i_6_n_0
    );
PATTERN_FOUNDED_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => PATTERN_FOUNDED_reg_i_4_n_0,
      CO(2) => PATTERN_FOUNDED_reg_i_4_n_1,
      CO(1) => PATTERN_FOUNDED_reg_i_4_n_2,
      CO(0) => PATTERN_FOUNDED_reg_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PATTERN_FOUNDED_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => PATTERN_FOUNDED_i_7_n_0,
      S(2) => PATTERN_FOUNDED_i_8_n_0,
      S(1) => PATTERN_FOUNDED_i_9_n_0,
      S(0) => PATTERN_FOUNDED_i_10_n_0
    );
\_ram_addrb[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3_n_0\,
      O => \_ram_addrb[0]_i_1_n_0\
    );
\_ram_addrb[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1_n_0\
    );
\_ram_addrb[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1_n_0\
    );
\_ram_addrb[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1_n_0\
    );
\_ram_addrb[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1_n_0\
    );
\_ram_addrb[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3_n_0\,
      I1 => \_ram_addrb[5]_i_2_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1_n_0\
    );
\_ram_addrb[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2_n_0\
    );
\_ram_addrb[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3_n_0\,
      I1 => \_ram_addrb[7]_i_3_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1_n_0\
    );
\_ram_addrb[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3_n_0\,
      I1 => \_ram_addrb[7]_i_3_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2_n_0\
    );
\_ram_addrb[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1_n_0\
    );
\back_value[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10_n_0\
    );
\back_value[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5_n_0\,
      I4 => \back_value[7]_i_6_n_0\,
      I5 => \ram_addra[7]_i_3_n_0\,
      O => \back_value[7]_i_3_n_0\
    );
\back_value[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4_n_0\
    );
\back_value[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[0]\,
      I2 => \ENG_RADDR_reg[0][7]\(3),
      I3 => \ENG_WEN_reg[0]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5_n_0\
    );
\back_value[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8_n_0\,
      I4 => \back_value[7]_i_9_n_0\,
      I5 => \back_value[7]_i_10_n_0\,
      O => \back_value[7]_i_6_n_0\
    );
\back_value[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7_n_0\
    );
\back_value[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8_n_0\
    );
\back_value[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3_n_0\,
      I3 => \ENG_WEN_reg[0]\,
      O => \config_reg[0]_i_1_n_0\
    );
\config_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(0),
      I1 => \ENG_WEN_reg[0]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3_n_0\,
      I4 => \config_reg[23]_i_6_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2_n_0\
    );
\config_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3_n_0\
    );
\config_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(2),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(3),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(4),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3_n_0\
    );
\config_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(5),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(6),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3_n_0\,
      O => \config_reg[15]_i_1_n_0\
    );
\config_reg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(7),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4_n_0\,
      I1 => \config_reg[23]_i_8_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[0]\,
      O => \config_reg[15]_i_3_n_0\
    );
\config_reg[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9_n_0\,
      O => \config_reg[15]_i_4_n_0\
    );
\config_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[0][7]\(0),
      I2 => \ENG_WEN_reg[0]\,
      I3 => \config_reg[23]_i_6_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(1),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(2),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(3),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1_n_0\,
      I2 => \config_reg[1]_i_2_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3_n_0\,
      I5 => \ENG_WEN_reg[0]\,
      O => \config_reg[1]_i_1_n_0\
    );
\config_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2_n_0\
    );
\config_reg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(4),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(5),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(6),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[0]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4_n_0\,
      I5 => \config_reg[23]_i_5_n_0\,
      O => \config_reg[23]_i_1_n_0\
    );
\config_reg[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10_n_0\
    );
\config_reg[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(7),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8_n_0\,
      I1 => \config_reg[23]_i_9_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3_n_0\
    );
\config_reg[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[0]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4_n_0\
    );
\config_reg[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[0]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5_n_0\
    );
\config_reg[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6_n_0\
    );
\config_reg[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8_n_0\
    );
\config_reg[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9_n_0\
    );
\config_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1_n_0\
    );
\config_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1_n_0\
    );
\config_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1_n_0\
    );
\config_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1_n_0\
    );
\config_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1_n_0\
    );
\config_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1_n_0\
    );
\config_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2_n_0\
    );
\config_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(0),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(1),
      I1 => \config_reg[23]_i_6_n_0\,
      I2 => \ENG_WEN_reg[0]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2_n_0\,
      CO(2) => \config_reg_reg[12]_i_2_n_1\,
      CO(1) => \config_reg_reg[12]_i_2_n_2\,
      CO(0) => \config_reg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2_n_0\,
      CO(3) => \config_reg_reg[16]_i_2_n_0\,
      CO(2) => \config_reg_reg[16]_i_2_n_1\,
      CO(1) => \config_reg_reg[16]_i_2_n_2\,
      CO(0) => \config_reg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2_n_0\,
      CO(3) => \config_reg_reg[20]_i_2_n_0\,
      CO(2) => \config_reg_reg[20]_i_2_n_1\,
      CO(1) => \config_reg_reg[20]_i_2_n_2\,
      CO(0) => \config_reg_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7_n_2\,
      CO(0) => \config_reg_reg[23]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1_n_0\,
      D => \config_reg[2]_i_1_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1_n_0\,
      D => \config_reg[3]_i_1_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1_n_0\,
      D => \config_reg[4]_i_1_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1_n_0\,
      D => \config_reg[5]_i_1_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1_n_0\,
      D => \config_reg[6]_i_1_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1_n_0\,
      D => \config_reg[7]_i_2_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[0][6]\,
      I2 => \eng_slv_rdata[24]_i_42_n_0\,
      O => \ENG_RDATA[0]__0\(0)
    );
\eng_slv_rdata[24]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[0][7]\(0),
      I4 => \ENG_RADDR_reg[0][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_42_n_0\
    );
\eng_slv_rdata[25]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[0][6]\,
      I2 => \eng_slv_rdata[25]_i_42_n_0\,
      O => \ENG_RDATA[0]__0\(1)
    );
\eng_slv_rdata[25]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[0][7]\(0),
      I4 => \ENG_RADDR_reg[0][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_42_n_0\
    );
\eng_slv_rdata[26]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[0][6]\,
      I2 => \eng_slv_rdata[26]_i_42_n_0\,
      O => \ENG_RDATA[0]__0\(2)
    );
\eng_slv_rdata[26]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[0][7]\(0),
      I4 => \ENG_RADDR_reg[0][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_42_n_0\
    );
\eng_slv_rdata[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[0][6]\,
      I2 => \eng_slv_rdata[27]_i_42_n_0\,
      O => \ENG_RDATA[0]__0\(3)
    );
\eng_slv_rdata[27]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[0][7]\(0),
      I4 => \ENG_RADDR_reg[0][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_42_n_0\
    );
\eng_slv_rdata[28]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[0][6]\,
      I2 => \eng_slv_rdata[28]_i_42_n_0\,
      O => \ENG_RDATA[0]__0\(4)
    );
\eng_slv_rdata[28]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[0][7]\(1),
      I4 => \ENG_RADDR_reg[0][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_42_n_0\
    );
\eng_slv_rdata[29]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[0][6]\,
      I2 => \eng_slv_rdata[29]_i_42_n_0\,
      O => \ENG_RDATA[0]__0\(5)
    );
\eng_slv_rdata[29]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[0][7]\(0),
      I4 => \ENG_RADDR_reg[0][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_42_n_0\
    );
\eng_slv_rdata[30]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[0][6]\,
      I2 => \eng_slv_rdata[30]_i_42_n_0\,
      O => \ENG_RDATA[0]__0\(6)
    );
\eng_slv_rdata[30]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[0][7]\(0),
      I4 => \ENG_RADDR_reg[0][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_42_n_0\
    );
\eng_slv_rdata[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[0][6]\,
      I2 => \eng_slv_rdata[31]_i_56_n_0\,
      O => \ENG_RDATA[0]__0\(7)
    );
\eng_slv_rdata[31]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[0][7]\(0),
      I4 => \ENG_RADDR_reg[0][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_56_n_0\
    );
pattern_lenght_changed_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[0]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4_n_0\,
      I5 => pattern_lenght_changed_i_2_n_0,
      O => pattern_lenght_changed_i_1_n_0
    );
pattern_lenght_changed_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[0]\,
      I1 => Q(1),
      I2 => Q(0),
      O => pattern_lenght_changed_i_2_n_0
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => pattern_lenght_changed_i_1_n_0,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4_n_0\,
      I2 => \ram_addra[0]_i_2_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3_n_0\,
      O => \ram_addra[0]_i_1_n_0\
    );
\ram_addra[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3_n_0\,
      I5 => \ram_addra[0]_i_4_n_0\,
      O => \ram_addra[0]_i_2_n_0\
    );
\ram_addra[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3_n_0\
    );
\ram_addra[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4_n_0\
    );
\ram_addra[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3_n_0\,
      I4 => \ram_addra[7]_i_4_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1_n_0\
    );
\ram_addra[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3_n_0\,
      I3 => \ram_addra[7]_i_4_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1_n_0\
    );
\ram_addra[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2_n_0\
    );
\ram_addra[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3_n_0\,
      I4 => \ram_addra[7]_i_4_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1_n_0\
    );
\ram_addra[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2_n_0\
    );
\ram_addra[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3_n_0\,
      I4 => \ram_addra[7]_i_4_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1_n_0\
    );
\ram_addra[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2_n_0\
    );
\ram_addra[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3_n_0\,
      I4 => \ram_addra[7]_i_4_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1_n_0\
    );
\ram_addra[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2_n_0\
    );
\ram_addra[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3_n_0\,
      I4 => \ram_addra[7]_i_4_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1_n_0\
    );
\ram_addra[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2_n_0\
    );
\ram_addra[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3_n_0\,
      I4 => \ram_addra[7]_i_4_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1_n_0\
    );
\ram_addra[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2_n_0\
    );
\ram_addra[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5_n_0\,
      I5 => \ram_addra[7]_i_6_n_0\,
      O => \ram_addra[7]_i_3_n_0\
    );
\ram_addra[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7_n_0\,
      I5 => \ram_addra[7]_i_8_n_0\,
      O => \ram_addra[7]_i_4_n_0\
    );
\ram_addra[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5_n_0\
    );
\ram_addra[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6_n_0\
    );
\ram_addra[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7_n_0\
    );
\ram_addra[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
src_in_progress_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => src_in_progress_i_1_n_0
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => src_in_progress_i_1_n_0,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[0][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[0][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[0][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[0][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[0][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[0][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[0][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[0][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__16\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[0]\,
      web(0) => '0'
    );
xpm_memory_tdpram_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[0]\,
      I2 => \ENG_RADDR_reg[0][7]\(7),
      I3 => \ENG_REN_reg[0]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
xpm_memory_tdpram_inst_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(6),
      I1 => \ENG_WEN_reg[0]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
xpm_memory_tdpram_inst_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(5),
      I1 => \ENG_WEN_reg[0]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
xpm_memory_tdpram_inst_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(4),
      I1 => \ENG_WEN_reg[0]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
xpm_memory_tdpram_inst_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(3),
      I1 => \ENG_WEN_reg[0]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
xpm_memory_tdpram_inst_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(2),
      I1 => \ENG_WEN_reg[0]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
xpm_memory_tdpram_inst_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(1),
      I1 => \ENG_WEN_reg[0]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
xpm_memory_tdpram_inst_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(0),
      I1 => \ENG_WEN_reg[0]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
xpm_memory_tdpram_inst_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[0]\,
      I2 => \ENG_RADDR_reg[0][7]\(6),
      I3 => \ENG_REN_reg[0]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
xpm_memory_tdpram_inst_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[0]\,
      I2 => \ENG_RADDR_reg[0][7]\(5),
      I3 => \ENG_REN_reg[0]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
xpm_memory_tdpram_inst_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[0]\,
      I2 => \ENG_RADDR_reg[0][7]\(4),
      I3 => \ENG_REN_reg[0]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
xpm_memory_tdpram_inst_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[0]\,
      I2 => \ENG_RADDR_reg[0][7]\(3),
      I3 => \ENG_REN_reg[0]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
xpm_memory_tdpram_inst_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[0]\,
      I2 => \ENG_RADDR_reg[0][7]\(2),
      I3 => \ENG_REN_reg[0]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
xpm_memory_tdpram_inst_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[0]\,
      I2 => \ENG_RADDR_reg[0][7]\(1),
      I3 => \ENG_REN_reg[0]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
xpm_memory_tdpram_inst_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[0]\,
      I2 => \ENG_RADDR_reg[0][7]\(0),
      I3 => \ENG_REN_reg[0]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
xpm_memory_tdpram_inst_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[0][7]\(7),
      I1 => \ENG_WEN_reg[0]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__10\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[9]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[9]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[9][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[9][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[9]\ : in STD_LOGIC;
    \ENG_RADDR_reg[9][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__10\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__10\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__10\ is
  signal \FSM_sequential_sm_state_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__8_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__8_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__8_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__8_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__8_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__8_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__8_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__8_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__8_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__8_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__8_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__8_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__8_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__8_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__8_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__8_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__8_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__8_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__8_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__8_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__8_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__8_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__8_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__8_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__8_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__8_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__8_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__8_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__8_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__8_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__8_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__8_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__8_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__8_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__8_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__8_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__8_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__8_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__8_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__8_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__8_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__8_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__8_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__8_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__8_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__8_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__8_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__8_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__8_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_35_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_35_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_35_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_35_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_35_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_35_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_35_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_42_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__8_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__8_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__8_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__8_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__8_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__8_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__8_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__8_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__8_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__8_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__8_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__8_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__8\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__8\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__8\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__8\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__8\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__8\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__8\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__8\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__8\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__8\ : label is "soft_lutpair130";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__8_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__8_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__8_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__8_n_0\
    );
\PATTERN_FOUNDED_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__8_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__8_n_0\
    );
\PATTERN_FOUNDED_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__8_n_0\
    );
\PATTERN_FOUNDED_i_5__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__8_n_0\
    );
\PATTERN_FOUNDED_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__8_n_0\
    );
\PATTERN_FOUNDED_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__8_n_0\
    );
\PATTERN_FOUNDED_i_8__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__8_n_0\
    );
\PATTERN_FOUNDED_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__8_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__8_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__8_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__8_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__8_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__8_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__8_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__8_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__8_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__8_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__8_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__8_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__8_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__8_n_0\
    );
\_ram_addrb[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__8_n_0\,
      O => \_ram_addrb[0]_i_1__8_n_0\
    );
\_ram_addrb[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__8_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__8_n_0\
    );
\_ram_addrb[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__8_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__8_n_0\
    );
\_ram_addrb[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__8_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__8_n_0\
    );
\_ram_addrb[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__8_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__8_n_0\
    );
\_ram_addrb[5]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__8_n_0\,
      I1 => \_ram_addrb[5]_i_2__8_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__8_n_0\
    );
\_ram_addrb[5]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__8_n_0\
    );
\_ram_addrb[6]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__8_n_0\,
      I1 => \_ram_addrb[7]_i_3__8_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__8_n_0\
    );
\_ram_addrb[7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__8_n_0\,
      I1 => \_ram_addrb[7]_i_3__8_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__8_n_0\
    );
\_ram_addrb[7]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__8_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__8_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__8_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__8_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__8_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__8_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__8_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__8_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__8_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__8_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__8_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__8_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__8_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__8_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__8_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__8_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__8_n_0\
    );
\back_value[7]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__8_n_0\
    );
\back_value[7]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__8_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__8_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__8_n_0\,
      I4 => \back_value[7]_i_6__8_n_0\,
      I5 => \ram_addra[7]_i_3__8_n_0\,
      O => \back_value[7]_i_3__8_n_0\
    );
\back_value[7]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__8_n_0\
    );
\back_value[7]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[9]\,
      I2 => \ENG_RADDR_reg[9][7]\(3),
      I3 => \ENG_WEN_reg[9]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__8_n_0\
    );
\back_value[7]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__8_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__8_n_0\,
      I4 => \back_value[7]_i_9__8_n_0\,
      I5 => \back_value[7]_i_10__8_n_0\,
      O => \back_value[7]_i_6__8_n_0\
    );
\back_value[7]_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__8_n_0\
    );
\back_value[7]_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__8_n_0\
    );
\back_value[7]_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__8_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__8_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__8_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__8_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__8_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__8_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__8_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__8_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__8_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__8_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__8_n_0\,
      I3 => \ENG_WEN_reg[9]\,
      O => \config_reg[0]_i_1__8_n_0\
    );
\config_reg[0]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(0),
      I1 => \ENG_WEN_reg[9]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__8_n_0\,
      I4 => \config_reg[23]_i_6__8_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__8_n_0\
    );
\config_reg[0]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__8_n_0\
    );
\config_reg[10]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(2),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(3),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(4),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__8_n_0\
    );
\config_reg[13]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(5),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(6),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__8_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__8_n_0\,
      O => \config_reg[15]_i_1__8_n_0\
    );
\config_reg[15]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(7),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__8_n_0\,
      I1 => \config_reg[23]_i_8__8_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[9]\,
      O => \config_reg[15]_i_3__8_n_0\
    );
\config_reg[15]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__8_n_0\,
      O => \config_reg[15]_i_4__8_n_0\
    );
\config_reg[16]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[9][7]\(0),
      I2 => \ENG_WEN_reg[9]\,
      I3 => \config_reg[23]_i_6__8_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(1),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(2),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(3),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__8_n_0\,
      I2 => \config_reg[1]_i_2__8_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__8_n_0\,
      I5 => \ENG_WEN_reg[9]\,
      O => \config_reg[1]_i_1__8_n_0\
    );
\config_reg[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__8_n_0\
    );
\config_reg[20]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(4),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(5),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(6),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__8_n_0\
    );
\config_reg[23]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__8_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[9]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__8_n_0\,
      I5 => \config_reg[23]_i_5__8_n_0\,
      O => \config_reg[23]_i_1__8_n_0\
    );
\config_reg[23]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(7),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__8_n_0\,
      I1 => \config_reg[23]_i_9__8_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__8_n_0\
    );
\config_reg[23]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[9]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__8_n_0\
    );
\config_reg[23]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[9]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__8_n_0\
    );
\config_reg[23]_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__8_n_0\
    );
\config_reg[23]_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__8_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__8_n_0\
    );
\config_reg[23]_i_9__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__8_n_0\
    );
\config_reg[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__8_n_0\
    );
\config_reg[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__8_n_0\
    );
\config_reg[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__8_n_0\
    );
\config_reg[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__8_n_0\
    );
\config_reg[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__8_n_0\
    );
\config_reg[7]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__8_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__8_n_0\
    );
\config_reg[7]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__8_n_0\
    );
\config_reg[8]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(0),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(1),
      I1 => \config_reg[23]_i_6__8_n_0\,
      I2 => \ENG_WEN_reg[9]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__8_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__8_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__8_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__8_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__8_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__8_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__8_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__8_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__8_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__8_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__8_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__8_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__8_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__8_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__8_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__8_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__8_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__8_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__8_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__8_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__8_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__8_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__8_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__8_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__8_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__8_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__8_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__8_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__8_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__8_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__8_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__8_n_0\,
      D => \config_reg[2]_i_1__8_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__8_n_0\,
      D => \config_reg[3]_i_1__8_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__8_n_0\,
      D => \config_reg[4]_i_1__8_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__8_n_0\,
      D => \config_reg[5]_i_1__8_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__8_n_0\,
      D => \config_reg[6]_i_1__8_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__8_n_0\,
      D => \config_reg[7]_i_2__8_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__8_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__8_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[9][6]\,
      I2 => \eng_slv_rdata[24]_i_35_n_0\,
      O => \ENG_RDATA[9]\(0)
    );
\eng_slv_rdata[24]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[9][7]\(0),
      I4 => \ENG_RADDR_reg[9][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_35_n_0\
    );
\eng_slv_rdata[25]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[9][6]\,
      I2 => \eng_slv_rdata[25]_i_35_n_0\,
      O => \ENG_RDATA[9]\(1)
    );
\eng_slv_rdata[25]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[9][7]\(0),
      I4 => \ENG_RADDR_reg[9][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_35_n_0\
    );
\eng_slv_rdata[26]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[9][6]\,
      I2 => \eng_slv_rdata[26]_i_35_n_0\,
      O => \ENG_RDATA[9]\(2)
    );
\eng_slv_rdata[26]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[9][7]\(0),
      I4 => \ENG_RADDR_reg[9][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_35_n_0\
    );
\eng_slv_rdata[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[9][6]\,
      I2 => \eng_slv_rdata[27]_i_35_n_0\,
      O => \ENG_RDATA[9]\(3)
    );
\eng_slv_rdata[27]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[9][7]\(0),
      I4 => \ENG_RADDR_reg[9][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_35_n_0\
    );
\eng_slv_rdata[28]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[9][6]\,
      I2 => \eng_slv_rdata[28]_i_35_n_0\,
      O => \ENG_RDATA[9]\(4)
    );
\eng_slv_rdata[28]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[9][7]\(1),
      I4 => \ENG_RADDR_reg[9][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_35_n_0\
    );
\eng_slv_rdata[29]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[9][6]\,
      I2 => \eng_slv_rdata[29]_i_35_n_0\,
      O => \ENG_RDATA[9]\(5)
    );
\eng_slv_rdata[29]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[9][7]\(0),
      I4 => \ENG_RADDR_reg[9][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_35_n_0\
    );
\eng_slv_rdata[30]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[9][6]\,
      I2 => \eng_slv_rdata[30]_i_35_n_0\,
      O => \ENG_RDATA[9]\(6)
    );
\eng_slv_rdata[30]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[9][7]\(0),
      I4 => \ENG_RADDR_reg[9][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_35_n_0\
    );
\eng_slv_rdata[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[9][6]\,
      I2 => \eng_slv_rdata[31]_i_42_n_0\,
      O => \ENG_RDATA[9]\(7)
    );
\eng_slv_rdata[31]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[9][7]\(0),
      I4 => \ENG_RADDR_reg[9][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_42_n_0\
    );
\pattern_lenght_changed_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__8_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[9]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__8_n_0\,
      I5 => \pattern_lenght_changed_i_2__8_n_0\,
      O => \pattern_lenght_changed_i_1__8_n_0\
    );
\pattern_lenght_changed_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[9]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__8_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__8_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__8_n_0\,
      I2 => \ram_addra[0]_i_2__8_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__8_n_0\,
      O => \ram_addra[0]_i_1__8_n_0\
    );
\ram_addra[0]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__8_n_0\,
      I5 => \ram_addra[0]_i_4__8_n_0\,
      O => \ram_addra[0]_i_2__8_n_0\
    );
\ram_addra[0]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__8_n_0\
    );
\ram_addra[0]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__8_n_0\
    );
\ram_addra[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__8_n_0\,
      I4 => \ram_addra[7]_i_4__8_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__8_n_0\
    );
\ram_addra[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__8_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__8_n_0\,
      I3 => \ram_addra[7]_i_4__8_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__8_n_0\
    );
\ram_addra[2]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__8_n_0\
    );
\ram_addra[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__8_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__8_n_0\,
      I4 => \ram_addra[7]_i_4__8_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__8_n_0\
    );
\ram_addra[3]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__8_n_0\
    );
\ram_addra[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__8_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__8_n_0\,
      I4 => \ram_addra[7]_i_4__8_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__8_n_0\
    );
\ram_addra[4]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__8_n_0\
    );
\ram_addra[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__8_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__8_n_0\,
      I4 => \ram_addra[7]_i_4__8_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__8_n_0\
    );
\ram_addra[5]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__8_n_0\
    );
\ram_addra[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__8_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__8_n_0\,
      I4 => \ram_addra[7]_i_4__8_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__8_n_0\
    );
\ram_addra[6]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__8_n_0\
    );
\ram_addra[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__8_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__8_n_0\,
      I4 => \ram_addra[7]_i_4__8_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__8_n_0\
    );
\ram_addra[7]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__8_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__8_n_0\
    );
\ram_addra[7]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__8_n_0\,
      I5 => \ram_addra[7]_i_6__8_n_0\,
      O => \ram_addra[7]_i_3__8_n_0\
    );
\ram_addra[7]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__8_n_0\,
      I5 => \ram_addra[7]_i_8__8_n_0\,
      O => \ram_addra[7]_i_4__8_n_0\
    );
\ram_addra[7]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__8_n_0\
    );
\ram_addra[7]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__8_n_0\
    );
\ram_addra[7]_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__8_n_0\
    );
\ram_addra[7]_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__8_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__8_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__8_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__8_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__8_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__8_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__8_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__8_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__8_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__8_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__8_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__8_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[9][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[9][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[9][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[9][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[9][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[9][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[9][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[9][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__25\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[9]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(6),
      I1 => \ENG_WEN_reg[9]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(5),
      I1 => \ENG_WEN_reg[9]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(4),
      I1 => \ENG_WEN_reg[9]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(3),
      I1 => \ENG_WEN_reg[9]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(2),
      I1 => \ENG_WEN_reg[9]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(1),
      I1 => \ENG_WEN_reg[9]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(0),
      I1 => \ENG_WEN_reg[9]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[9]\,
      I2 => \ENG_RADDR_reg[9][7]\(7),
      I3 => \ENG_REN_reg[9]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[9]\,
      I2 => \ENG_RADDR_reg[9][7]\(6),
      I3 => \ENG_REN_reg[9]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[9]\,
      I2 => \ENG_RADDR_reg[9][7]\(5),
      I3 => \ENG_REN_reg[9]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[9]\,
      I2 => \ENG_RADDR_reg[9][7]\(4),
      I3 => \ENG_REN_reg[9]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[9]\,
      I2 => \ENG_RADDR_reg[9][7]\(3),
      I3 => \ENG_REN_reg[9]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[9]\,
      I2 => \ENG_RADDR_reg[9][7]\(2),
      I3 => \ENG_REN_reg[9]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[9]\,
      I2 => \ENG_RADDR_reg[9][7]\(1),
      I3 => \ENG_REN_reg[9]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[9]\,
      I2 => \ENG_RADDR_reg[9][7]\(0),
      I3 => \ENG_REN_reg[9]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[9][7]\(7),
      I1 => \ENG_WEN_reg[9]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__11\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[10]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[10][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[10][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[10]\ : in STD_LOGIC;
    \ENG_RADDR_reg[10][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__11\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__11\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__11\ is
  signal \FSM_sequential_sm_state_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__9_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__9_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__9_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__9_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__9_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__9_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__9_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__9_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__9_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__9_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__9_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__9_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__9_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__9_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__9_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__9_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__9_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__9_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__9_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__9_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__9_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__9_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__9_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__9_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__9_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__9_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__9_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__9_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__9_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__9_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__9_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__9_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__9_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__9_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__9_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__9_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__9_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__9_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__9_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__9_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__9_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__9_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__9_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__9_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__9_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__9_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__9_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__9_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__9_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_36_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_36_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_36_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_36_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_36_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_36_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_36_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_44_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__9_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__9_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__9_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__9_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__9_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__9_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__9_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__9_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__9_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__9_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__9_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__9_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__9_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__9_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__9\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__9\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__9\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__9\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__9\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__9\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__9\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__9\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__9\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__9\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__9\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__9\ : label is "soft_lutpair46";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__9_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__9_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__9_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__9_n_0\
    );
\PATTERN_FOUNDED_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__9_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__9_n_0\
    );
\PATTERN_FOUNDED_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__9_n_0\
    );
\PATTERN_FOUNDED_i_5__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__9_n_0\
    );
\PATTERN_FOUNDED_i_6__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__9_n_0\
    );
\PATTERN_FOUNDED_i_7__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__9_n_0\
    );
\PATTERN_FOUNDED_i_8__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__9_n_0\
    );
\PATTERN_FOUNDED_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__9_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__9_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__9_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__9_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__9_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__9_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__9_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__9_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__9_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__9_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__9_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__9_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__9_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__9_n_0\
    );
\_ram_addrb[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__9_n_0\,
      O => \_ram_addrb[0]_i_1__9_n_0\
    );
\_ram_addrb[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__9_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__9_n_0\
    );
\_ram_addrb[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__9_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__9_n_0\
    );
\_ram_addrb[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__9_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__9_n_0\
    );
\_ram_addrb[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__9_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__9_n_0\
    );
\_ram_addrb[5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__9_n_0\,
      I1 => \_ram_addrb[5]_i_2__9_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__9_n_0\
    );
\_ram_addrb[5]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__9_n_0\
    );
\_ram_addrb[6]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__9_n_0\,
      I1 => \_ram_addrb[7]_i_3__9_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__9_n_0\
    );
\_ram_addrb[7]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__9_n_0\,
      I1 => \_ram_addrb[7]_i_3__9_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__9_n_0\
    );
\_ram_addrb[7]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__9_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__9_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__9_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__9_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__9_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__9_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__9_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__9_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__9_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__9_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__9_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__9_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__9_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__9_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__9_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__9_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__9_n_0\
    );
\back_value[7]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__9_n_0\
    );
\back_value[7]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__9_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__9_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__9_n_0\,
      I4 => \back_value[7]_i_6__9_n_0\,
      I5 => \ram_addra[7]_i_3__9_n_0\,
      O => \back_value[7]_i_3__9_n_0\
    );
\back_value[7]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__9_n_0\
    );
\back_value[7]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[10]\,
      I2 => \ENG_RADDR_reg[10][7]\(3),
      I3 => \ENG_WEN_reg[10]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__9_n_0\
    );
\back_value[7]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__9_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__9_n_0\,
      I4 => \back_value[7]_i_9__9_n_0\,
      I5 => \back_value[7]_i_10__9_n_0\,
      O => \back_value[7]_i_6__9_n_0\
    );
\back_value[7]_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__9_n_0\
    );
\back_value[7]_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__9_n_0\
    );
\back_value[7]_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__9_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__9_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__9_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__9_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__9_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__9_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__9_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__9_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__9_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__9_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__9_n_0\,
      I3 => \ENG_WEN_reg[10]\,
      O => \config_reg[0]_i_1__9_n_0\
    );
\config_reg[0]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(0),
      I1 => \ENG_WEN_reg[10]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__9_n_0\,
      I4 => \config_reg[23]_i_6__9_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__9_n_0\
    );
\config_reg[0]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__9_n_0\
    );
\config_reg[10]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(2),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(3),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(4),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__9_n_0\
    );
\config_reg[13]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(5),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(6),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__9_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__9_n_0\,
      O => \config_reg[15]_i_1__9_n_0\
    );
\config_reg[15]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(7),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__9_n_0\,
      I1 => \config_reg[23]_i_8__9_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[10]\,
      O => \config_reg[15]_i_3__9_n_0\
    );
\config_reg[15]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__9_n_0\,
      O => \config_reg[15]_i_4__9_n_0\
    );
\config_reg[16]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[10][7]\(0),
      I2 => \ENG_WEN_reg[10]\,
      I3 => \config_reg[23]_i_6__9_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(1),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(2),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(3),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__9_n_0\,
      I2 => \config_reg[1]_i_2__9_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__9_n_0\,
      I5 => \ENG_WEN_reg[10]\,
      O => \config_reg[1]_i_1__9_n_0\
    );
\config_reg[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__9_n_0\
    );
\config_reg[20]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(4),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(5),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(6),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__9_n_0\
    );
\config_reg[23]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__9_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[10]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__9_n_0\,
      I5 => \config_reg[23]_i_5__9_n_0\,
      O => \config_reg[23]_i_1__9_n_0\
    );
\config_reg[23]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(7),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__9_n_0\,
      I1 => \config_reg[23]_i_9__9_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__9_n_0\
    );
\config_reg[23]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[10]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__9_n_0\
    );
\config_reg[23]_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[10]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__9_n_0\
    );
\config_reg[23]_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__9_n_0\
    );
\config_reg[23]_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__9_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__9_n_0\
    );
\config_reg[23]_i_9__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__9_n_0\
    );
\config_reg[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__9_n_0\
    );
\config_reg[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__9_n_0\
    );
\config_reg[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__9_n_0\
    );
\config_reg[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__9_n_0\
    );
\config_reg[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__9_n_0\
    );
\config_reg[7]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__9_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__9_n_0\
    );
\config_reg[7]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__9_n_0\
    );
\config_reg[8]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(0),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(1),
      I1 => \config_reg[23]_i_6__9_n_0\,
      I2 => \ENG_WEN_reg[10]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__9_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__9_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__9_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__9_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__9_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__9_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__9_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__9_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__9_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__9_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__9_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__9_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__9_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__9_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__9_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__9_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__9_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__9_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__9_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__9_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__9_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__9_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__9_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__9_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__9_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__9_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__9_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__9_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__9_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__9_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__9_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__9_n_0\,
      D => \config_reg[2]_i_1__9_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__9_n_0\,
      D => \config_reg[3]_i_1__9_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__9_n_0\,
      D => \config_reg[4]_i_1__9_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__9_n_0\,
      D => \config_reg[5]_i_1__9_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__9_n_0\,
      D => \config_reg[6]_i_1__9_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__9_n_0\,
      D => \config_reg[7]_i_2__9_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__9_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__9_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[10][6]\,
      I2 => \eng_slv_rdata[24]_i_36_n_0\,
      O => \ENG_RDATA[10]\(0)
    );
\eng_slv_rdata[24]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[10][7]\(0),
      I4 => \ENG_RADDR_reg[10][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_36_n_0\
    );
\eng_slv_rdata[25]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[10][6]\,
      I2 => \eng_slv_rdata[25]_i_36_n_0\,
      O => \ENG_RDATA[10]\(1)
    );
\eng_slv_rdata[25]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[10][7]\(0),
      I4 => \ENG_RADDR_reg[10][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_36_n_0\
    );
\eng_slv_rdata[26]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[10][6]\,
      I2 => \eng_slv_rdata[26]_i_36_n_0\,
      O => \ENG_RDATA[10]\(2)
    );
\eng_slv_rdata[26]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[10][7]\(0),
      I4 => \ENG_RADDR_reg[10][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_36_n_0\
    );
\eng_slv_rdata[27]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[10][6]\,
      I2 => \eng_slv_rdata[27]_i_36_n_0\,
      O => \ENG_RDATA[10]\(3)
    );
\eng_slv_rdata[27]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[10][7]\(0),
      I4 => \ENG_RADDR_reg[10][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_36_n_0\
    );
\eng_slv_rdata[28]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[10][6]\,
      I2 => \eng_slv_rdata[28]_i_36_n_0\,
      O => \ENG_RDATA[10]\(4)
    );
\eng_slv_rdata[28]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[10][7]\(1),
      I4 => \ENG_RADDR_reg[10][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_36_n_0\
    );
\eng_slv_rdata[29]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[10][6]\,
      I2 => \eng_slv_rdata[29]_i_36_n_0\,
      O => \ENG_RDATA[10]\(5)
    );
\eng_slv_rdata[29]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[10][7]\(0),
      I4 => \ENG_RADDR_reg[10][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_36_n_0\
    );
\eng_slv_rdata[30]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[10][6]\,
      I2 => \eng_slv_rdata[30]_i_36_n_0\,
      O => \ENG_RDATA[10]\(6)
    );
\eng_slv_rdata[30]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[10][7]\(0),
      I4 => \ENG_RADDR_reg[10][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_36_n_0\
    );
\eng_slv_rdata[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[10][6]\,
      I2 => \eng_slv_rdata[31]_i_44_n_0\,
      O => \ENG_RDATA[10]\(7)
    );
\eng_slv_rdata[31]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[10][7]\(0),
      I4 => \ENG_RADDR_reg[10][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_44_n_0\
    );
\pattern_lenght_changed_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__9_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[10]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__9_n_0\,
      I5 => \pattern_lenght_changed_i_2__9_n_0\,
      O => \pattern_lenght_changed_i_1__9_n_0\
    );
\pattern_lenght_changed_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[10]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__9_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__9_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__9_n_0\,
      I2 => \ram_addra[0]_i_2__9_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__9_n_0\,
      O => \ram_addra[0]_i_1__9_n_0\
    );
\ram_addra[0]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__9_n_0\,
      I5 => \ram_addra[0]_i_4__9_n_0\,
      O => \ram_addra[0]_i_2__9_n_0\
    );
\ram_addra[0]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__9_n_0\
    );
\ram_addra[0]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__9_n_0\
    );
\ram_addra[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__9_n_0\,
      I4 => \ram_addra[7]_i_4__9_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__9_n_0\
    );
\ram_addra[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__9_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__9_n_0\,
      I3 => \ram_addra[7]_i_4__9_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__9_n_0\
    );
\ram_addra[2]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__9_n_0\
    );
\ram_addra[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__9_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__9_n_0\,
      I4 => \ram_addra[7]_i_4__9_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__9_n_0\
    );
\ram_addra[3]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__9_n_0\
    );
\ram_addra[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__9_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__9_n_0\,
      I4 => \ram_addra[7]_i_4__9_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__9_n_0\
    );
\ram_addra[4]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__9_n_0\
    );
\ram_addra[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__9_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__9_n_0\,
      I4 => \ram_addra[7]_i_4__9_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__9_n_0\
    );
\ram_addra[5]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__9_n_0\
    );
\ram_addra[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__9_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__9_n_0\,
      I4 => \ram_addra[7]_i_4__9_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__9_n_0\
    );
\ram_addra[6]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__9_n_0\
    );
\ram_addra[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__9_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__9_n_0\,
      I4 => \ram_addra[7]_i_4__9_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__9_n_0\
    );
\ram_addra[7]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__9_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__9_n_0\
    );
\ram_addra[7]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__9_n_0\,
      I5 => \ram_addra[7]_i_6__9_n_0\,
      O => \ram_addra[7]_i_3__9_n_0\
    );
\ram_addra[7]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__9_n_0\,
      I5 => \ram_addra[7]_i_8__9_n_0\,
      O => \ram_addra[7]_i_4__9_n_0\
    );
\ram_addra[7]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__9_n_0\
    );
\ram_addra[7]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__9_n_0\
    );
\ram_addra[7]_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__9_n_0\
    );
\ram_addra[7]_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__9_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__9_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__9_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__9_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__9_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__9_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__9_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__9_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__9_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__9_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__9_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__9_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[10][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[10][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[10][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[10][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[10][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[10][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[10][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[10][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__26\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[10]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(6),
      I1 => \ENG_WEN_reg[10]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(5),
      I1 => \ENG_WEN_reg[10]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(4),
      I1 => \ENG_WEN_reg[10]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(3),
      I1 => \ENG_WEN_reg[10]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(2),
      I1 => \ENG_WEN_reg[10]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(1),
      I1 => \ENG_WEN_reg[10]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(0),
      I1 => \ENG_WEN_reg[10]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[10]\,
      I2 => \ENG_RADDR_reg[10][7]\(7),
      I3 => \ENG_REN_reg[10]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[10]\,
      I2 => \ENG_RADDR_reg[10][7]\(6),
      I3 => \ENG_REN_reg[10]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[10]\,
      I2 => \ENG_RADDR_reg[10][7]\(5),
      I3 => \ENG_REN_reg[10]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[10]\,
      I2 => \ENG_RADDR_reg[10][7]\(4),
      I3 => \ENG_REN_reg[10]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[10]\,
      I2 => \ENG_RADDR_reg[10][7]\(3),
      I3 => \ENG_REN_reg[10]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[10]\,
      I2 => \ENG_RADDR_reg[10][7]\(2),
      I3 => \ENG_REN_reg[10]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[10]\,
      I2 => \ENG_RADDR_reg[10][7]\(1),
      I3 => \ENG_REN_reg[10]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[10]\,
      I2 => \ENG_RADDR_reg[10][7]\(0),
      I3 => \ENG_REN_reg[10]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[10][7]\(7),
      I1 => \ENG_WEN_reg[10]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__12\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[11]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[11][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[11][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[11]\ : in STD_LOGIC;
    \ENG_RADDR_reg[11][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__12\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__12\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__12\ is
  signal \FSM_sequential_sm_state_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__10_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__10_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__10_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__10_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__10_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__10_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__10_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__10_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__10_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__10_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__10_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__10_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__10_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__10_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__10_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__10_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__10_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__10_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__10_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__10_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__10_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__10_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__10_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__10_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__10_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__10_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__10_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__10_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__10_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__10_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__10_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__10_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__10_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__10_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__10_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__10_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__10_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__10_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__10_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__10_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__10_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__10_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__10_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__10_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__10_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__10_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__10_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__10_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__10_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_37_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_37_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_37_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_37_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_37_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_37_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_37_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_46_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__10_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__10_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__10_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__10_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__10_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__10_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__10_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__10_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__10_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__10_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__10_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__10_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__10_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__10_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__10\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__10\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__10\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__10\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__10\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__10\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__10\ : label is "soft_lutpair52";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__10_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__10_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__10_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__10_n_0\
    );
\PATTERN_FOUNDED_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__10_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__10_n_0\
    );
\PATTERN_FOUNDED_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__10_n_0\
    );
\PATTERN_FOUNDED_i_5__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__10_n_0\
    );
\PATTERN_FOUNDED_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__10_n_0\
    );
\PATTERN_FOUNDED_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__10_n_0\
    );
\PATTERN_FOUNDED_i_8__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__10_n_0\
    );
\PATTERN_FOUNDED_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__10_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__10_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__10_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__10_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__10_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__10_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__10_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__10_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__10_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__10_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__10_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__10_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__10_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__10_n_0\
    );
\_ram_addrb[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__10_n_0\,
      O => \_ram_addrb[0]_i_1__10_n_0\
    );
\_ram_addrb[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__10_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__10_n_0\
    );
\_ram_addrb[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__10_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__10_n_0\
    );
\_ram_addrb[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__10_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__10_n_0\
    );
\_ram_addrb[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__10_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__10_n_0\
    );
\_ram_addrb[5]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__10_n_0\,
      I1 => \_ram_addrb[5]_i_2__10_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__10_n_0\
    );
\_ram_addrb[5]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__10_n_0\
    );
\_ram_addrb[6]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__10_n_0\,
      I1 => \_ram_addrb[7]_i_3__10_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__10_n_0\
    );
\_ram_addrb[7]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__10_n_0\,
      I1 => \_ram_addrb[7]_i_3__10_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__10_n_0\
    );
\_ram_addrb[7]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__10_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__10_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__10_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__10_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__10_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__10_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__10_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__10_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__10_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__10_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__10_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__10_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__10_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__10_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__10_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__10_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__10_n_0\
    );
\back_value[7]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__10_n_0\
    );
\back_value[7]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__10_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__10_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__10_n_0\,
      I4 => \back_value[7]_i_6__10_n_0\,
      I5 => \ram_addra[7]_i_3__10_n_0\,
      O => \back_value[7]_i_3__10_n_0\
    );
\back_value[7]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__10_n_0\
    );
\back_value[7]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[11]\,
      I2 => \ENG_RADDR_reg[11][7]\(3),
      I3 => \ENG_WEN_reg[11]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__10_n_0\
    );
\back_value[7]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__10_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__10_n_0\,
      I4 => \back_value[7]_i_9__10_n_0\,
      I5 => \back_value[7]_i_10__10_n_0\,
      O => \back_value[7]_i_6__10_n_0\
    );
\back_value[7]_i_7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__10_n_0\
    );
\back_value[7]_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__10_n_0\
    );
\back_value[7]_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__10_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__10_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__10_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__10_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__10_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__10_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__10_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__10_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__10_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__10_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__10_n_0\,
      I3 => \ENG_WEN_reg[11]\,
      O => \config_reg[0]_i_1__10_n_0\
    );
\config_reg[0]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(0),
      I1 => \ENG_WEN_reg[11]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__10_n_0\,
      I4 => \config_reg[23]_i_6__10_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__10_n_0\
    );
\config_reg[0]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__10_n_0\
    );
\config_reg[10]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(2),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(3),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(4),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__10_n_0\
    );
\config_reg[13]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(5),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(6),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__10_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__10_n_0\,
      O => \config_reg[15]_i_1__10_n_0\
    );
\config_reg[15]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(7),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__10_n_0\,
      I1 => \config_reg[23]_i_8__10_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[11]\,
      O => \config_reg[15]_i_3__10_n_0\
    );
\config_reg[15]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__10_n_0\,
      O => \config_reg[15]_i_4__10_n_0\
    );
\config_reg[16]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[11][7]\(0),
      I2 => \ENG_WEN_reg[11]\,
      I3 => \config_reg[23]_i_6__10_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(1),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(2),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(3),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__10_n_0\,
      I2 => \config_reg[1]_i_2__10_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__10_n_0\,
      I5 => \ENG_WEN_reg[11]\,
      O => \config_reg[1]_i_1__10_n_0\
    );
\config_reg[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__10_n_0\
    );
\config_reg[20]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(4),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(5),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(6),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__10_n_0\
    );
\config_reg[23]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__10_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[11]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__10_n_0\,
      I5 => \config_reg[23]_i_5__10_n_0\,
      O => \config_reg[23]_i_1__10_n_0\
    );
\config_reg[23]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(7),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__10_n_0\,
      I1 => \config_reg[23]_i_9__10_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__10_n_0\
    );
\config_reg[23]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[11]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__10_n_0\
    );
\config_reg[23]_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[11]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__10_n_0\
    );
\config_reg[23]_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__10_n_0\
    );
\config_reg[23]_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__10_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__10_n_0\
    );
\config_reg[23]_i_9__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__10_n_0\
    );
\config_reg[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__10_n_0\
    );
\config_reg[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__10_n_0\
    );
\config_reg[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__10_n_0\
    );
\config_reg[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__10_n_0\
    );
\config_reg[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__10_n_0\
    );
\config_reg[7]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__10_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__10_n_0\
    );
\config_reg[7]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__10_n_0\
    );
\config_reg[8]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(0),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(1),
      I1 => \config_reg[23]_i_6__10_n_0\,
      I2 => \ENG_WEN_reg[11]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__10_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__10_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__10_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__10_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__10_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__10_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__10_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__10_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__10_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__10_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__10_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__10_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__10_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__10_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__10_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__10_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__10_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__10_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__10_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__10_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__10_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__10_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__10_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__10_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__10_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__10_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__10_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__10_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__10_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__10_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__10_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__10_n_0\,
      D => \config_reg[2]_i_1__10_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__10_n_0\,
      D => \config_reg[3]_i_1__10_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__10_n_0\,
      D => \config_reg[4]_i_1__10_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__10_n_0\,
      D => \config_reg[5]_i_1__10_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__10_n_0\,
      D => \config_reg[6]_i_1__10_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__10_n_0\,
      D => \config_reg[7]_i_2__10_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__10_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__10_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[11][6]\,
      I2 => \eng_slv_rdata[24]_i_37_n_0\,
      O => \ENG_RDATA[11]\(0)
    );
\eng_slv_rdata[24]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[11][7]\(0),
      I4 => \ENG_RADDR_reg[11][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_37_n_0\
    );
\eng_slv_rdata[25]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[11][6]\,
      I2 => \eng_slv_rdata[25]_i_37_n_0\,
      O => \ENG_RDATA[11]\(1)
    );
\eng_slv_rdata[25]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[11][7]\(0),
      I4 => \ENG_RADDR_reg[11][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_37_n_0\
    );
\eng_slv_rdata[26]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[11][6]\,
      I2 => \eng_slv_rdata[26]_i_37_n_0\,
      O => \ENG_RDATA[11]\(2)
    );
\eng_slv_rdata[26]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[11][7]\(0),
      I4 => \ENG_RADDR_reg[11][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_37_n_0\
    );
\eng_slv_rdata[27]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[11][6]\,
      I2 => \eng_slv_rdata[27]_i_37_n_0\,
      O => \ENG_RDATA[11]\(3)
    );
\eng_slv_rdata[27]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[11][7]\(0),
      I4 => \ENG_RADDR_reg[11][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_37_n_0\
    );
\eng_slv_rdata[28]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[11][6]\,
      I2 => \eng_slv_rdata[28]_i_37_n_0\,
      O => \ENG_RDATA[11]\(4)
    );
\eng_slv_rdata[28]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[11][7]\(1),
      I4 => \ENG_RADDR_reg[11][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_37_n_0\
    );
\eng_slv_rdata[29]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[11][6]\,
      I2 => \eng_slv_rdata[29]_i_37_n_0\,
      O => \ENG_RDATA[11]\(5)
    );
\eng_slv_rdata[29]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[11][7]\(0),
      I4 => \ENG_RADDR_reg[11][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_37_n_0\
    );
\eng_slv_rdata[30]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[11][6]\,
      I2 => \eng_slv_rdata[30]_i_37_n_0\,
      O => \ENG_RDATA[11]\(6)
    );
\eng_slv_rdata[30]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[11][7]\(0),
      I4 => \ENG_RADDR_reg[11][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_37_n_0\
    );
\eng_slv_rdata[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[11][6]\,
      I2 => \eng_slv_rdata[31]_i_46_n_0\,
      O => \ENG_RDATA[11]\(7)
    );
\eng_slv_rdata[31]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[11][7]\(0),
      I4 => \ENG_RADDR_reg[11][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_46_n_0\
    );
\pattern_lenght_changed_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__10_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[11]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__10_n_0\,
      I5 => \pattern_lenght_changed_i_2__10_n_0\,
      O => \pattern_lenght_changed_i_1__10_n_0\
    );
\pattern_lenght_changed_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[11]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__10_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__10_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__10_n_0\,
      I2 => \ram_addra[0]_i_2__10_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__10_n_0\,
      O => \ram_addra[0]_i_1__10_n_0\
    );
\ram_addra[0]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__10_n_0\,
      I5 => \ram_addra[0]_i_4__10_n_0\,
      O => \ram_addra[0]_i_2__10_n_0\
    );
\ram_addra[0]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__10_n_0\
    );
\ram_addra[0]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__10_n_0\
    );
\ram_addra[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__10_n_0\,
      I4 => \ram_addra[7]_i_4__10_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__10_n_0\
    );
\ram_addra[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__10_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__10_n_0\,
      I3 => \ram_addra[7]_i_4__10_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__10_n_0\
    );
\ram_addra[2]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__10_n_0\
    );
\ram_addra[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__10_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__10_n_0\,
      I4 => \ram_addra[7]_i_4__10_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__10_n_0\
    );
\ram_addra[3]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__10_n_0\
    );
\ram_addra[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__10_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__10_n_0\,
      I4 => \ram_addra[7]_i_4__10_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__10_n_0\
    );
\ram_addra[4]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__10_n_0\
    );
\ram_addra[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__10_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__10_n_0\,
      I4 => \ram_addra[7]_i_4__10_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__10_n_0\
    );
\ram_addra[5]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__10_n_0\
    );
\ram_addra[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__10_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__10_n_0\,
      I4 => \ram_addra[7]_i_4__10_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__10_n_0\
    );
\ram_addra[6]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__10_n_0\
    );
\ram_addra[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__10_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__10_n_0\,
      I4 => \ram_addra[7]_i_4__10_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__10_n_0\
    );
\ram_addra[7]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__10_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__10_n_0\
    );
\ram_addra[7]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__10_n_0\,
      I5 => \ram_addra[7]_i_6__10_n_0\,
      O => \ram_addra[7]_i_3__10_n_0\
    );
\ram_addra[7]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__10_n_0\,
      I5 => \ram_addra[7]_i_8__10_n_0\,
      O => \ram_addra[7]_i_4__10_n_0\
    );
\ram_addra[7]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__10_n_0\
    );
\ram_addra[7]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__10_n_0\
    );
\ram_addra[7]_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__10_n_0\
    );
\ram_addra[7]_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__10_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__10_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__10_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__10_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__10_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__10_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__10_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__10_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__10_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__10_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__10_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__10_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[11][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[11][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[11][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[11][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[11][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[11][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[11][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[11][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__27\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[11]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(6),
      I1 => \ENG_WEN_reg[11]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(5),
      I1 => \ENG_WEN_reg[11]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(4),
      I1 => \ENG_WEN_reg[11]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(3),
      I1 => \ENG_WEN_reg[11]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(2),
      I1 => \ENG_WEN_reg[11]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(1),
      I1 => \ENG_WEN_reg[11]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(0),
      I1 => \ENG_WEN_reg[11]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[11]\,
      I2 => \ENG_RADDR_reg[11][7]\(7),
      I3 => \ENG_REN_reg[11]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[11]\,
      I2 => \ENG_RADDR_reg[11][7]\(6),
      I3 => \ENG_REN_reg[11]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[11]\,
      I2 => \ENG_RADDR_reg[11][7]\(5),
      I3 => \ENG_REN_reg[11]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[11]\,
      I2 => \ENG_RADDR_reg[11][7]\(4),
      I3 => \ENG_REN_reg[11]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[11]\,
      I2 => \ENG_RADDR_reg[11][7]\(3),
      I3 => \ENG_REN_reg[11]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[11]\,
      I2 => \ENG_RADDR_reg[11][7]\(2),
      I3 => \ENG_REN_reg[11]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[11]\,
      I2 => \ENG_RADDR_reg[11][7]\(1),
      I3 => \ENG_REN_reg[11]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[11]\,
      I2 => \ENG_RADDR_reg[11][7]\(0),
      I3 => \ENG_REN_reg[11]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[11][7]\(7),
      I1 => \ENG_WEN_reg[11]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__13\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[12]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[12]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[12][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[12][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[12]\ : in STD_LOGIC;
    \ENG_RADDR_reg[12][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__13\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__13\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__13\ is
  signal \FSM_sequential_sm_state_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__11_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__11_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__11_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__11_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__11_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__11_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__11_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__11_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__11_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__11_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__11_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__11_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__11_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__11_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__11_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__11_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__11_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__11_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__11_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__11_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__11_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__11_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__11_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__11_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__11_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__11_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__11_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__11_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__11_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__11_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__11_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__11_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__11_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__11_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__11_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__11_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__11_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__11_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__11_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__11_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__11_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__11_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__11_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__11_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__11_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__11_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__11_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__11_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__11_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__11_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__11_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_30_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_30_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_30_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_30_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_30_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_30_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_30_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_32_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__11_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__11_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__11_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__11_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__11_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__11_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__11_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__11_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__11_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__11_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__11_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__11_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__11_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__11_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__11_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__11\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__11\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__11\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__11\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__11\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__11\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__11\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__11\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__11\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__11\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__11\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__11\ : label is "soft_lutpair58";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__11_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__11_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__11_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__11_n_0\
    );
\PATTERN_FOUNDED_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__11_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__11_n_0\
    );
\PATTERN_FOUNDED_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__11_n_0\
    );
\PATTERN_FOUNDED_i_5__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__11_n_0\
    );
\PATTERN_FOUNDED_i_6__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__11_n_0\
    );
\PATTERN_FOUNDED_i_7__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__11_n_0\
    );
\PATTERN_FOUNDED_i_8__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__11_n_0\
    );
\PATTERN_FOUNDED_i_9__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__11_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__11_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__11_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__11_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__11_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__11_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__11_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__11_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__11_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__11_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__11_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__11_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__11_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__11_n_0\
    );
\_ram_addrb[0]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__11_n_0\,
      O => \_ram_addrb[0]_i_1__11_n_0\
    );
\_ram_addrb[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__11_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__11_n_0\
    );
\_ram_addrb[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__11_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__11_n_0\
    );
\_ram_addrb[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__11_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__11_n_0\
    );
\_ram_addrb[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__11_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__11_n_0\
    );
\_ram_addrb[5]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__11_n_0\,
      I1 => \_ram_addrb[5]_i_2__11_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__11_n_0\
    );
\_ram_addrb[5]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__11_n_0\
    );
\_ram_addrb[6]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__11_n_0\,
      I1 => \_ram_addrb[7]_i_3__11_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__11_n_0\
    );
\_ram_addrb[7]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__11_n_0\,
      I1 => \_ram_addrb[7]_i_3__11_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__11_n_0\
    );
\_ram_addrb[7]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__11_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__11_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__11_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__11_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__11_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__11_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__11_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__11_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__11_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__11_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__11_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__11_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__11_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__11_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__11_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__11_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__11_n_0\
    );
\back_value[7]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__11_n_0\
    );
\back_value[7]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__11_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__11_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__11_n_0\,
      I4 => \back_value[7]_i_6__11_n_0\,
      I5 => \ram_addra[7]_i_3__11_n_0\,
      O => \back_value[7]_i_3__11_n_0\
    );
\back_value[7]_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__11_n_0\
    );
\back_value[7]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[12]\,
      I2 => \ENG_RADDR_reg[12][7]\(3),
      I3 => \ENG_WEN_reg[12]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__11_n_0\
    );
\back_value[7]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__11_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__11_n_0\,
      I4 => \back_value[7]_i_9__11_n_0\,
      I5 => \back_value[7]_i_10__11_n_0\,
      O => \back_value[7]_i_6__11_n_0\
    );
\back_value[7]_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__11_n_0\
    );
\back_value[7]_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__11_n_0\
    );
\back_value[7]_i_9__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__11_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__11_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__11_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__11_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__11_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__11_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__11_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__11_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__11_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__11_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__11_n_0\,
      I3 => \ENG_WEN_reg[12]\,
      O => \config_reg[0]_i_1__11_n_0\
    );
\config_reg[0]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(0),
      I1 => \ENG_WEN_reg[12]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__11_n_0\,
      I4 => \config_reg[23]_i_6__11_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__11_n_0\
    );
\config_reg[0]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__11_n_0\
    );
\config_reg[10]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(2),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(3),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(4),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__11_n_0\
    );
\config_reg[13]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(5),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(6),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__11_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__11_n_0\,
      O => \config_reg[15]_i_1__11_n_0\
    );
\config_reg[15]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(7),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__11_n_0\,
      I1 => \config_reg[23]_i_8__11_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[12]\,
      O => \config_reg[15]_i_3__11_n_0\
    );
\config_reg[15]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__11_n_0\,
      O => \config_reg[15]_i_4__11_n_0\
    );
\config_reg[16]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[12][7]\(0),
      I2 => \ENG_WEN_reg[12]\,
      I3 => \config_reg[23]_i_6__11_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(1),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(2),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(3),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__11_n_0\,
      I2 => \config_reg[1]_i_2__11_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__11_n_0\,
      I5 => \ENG_WEN_reg[12]\,
      O => \config_reg[1]_i_1__11_n_0\
    );
\config_reg[1]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__11_n_0\
    );
\config_reg[20]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(4),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(5),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(6),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__11_n_0\
    );
\config_reg[23]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__11_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[12]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__11_n_0\,
      I5 => \config_reg[23]_i_5__11_n_0\,
      O => \config_reg[23]_i_1__11_n_0\
    );
\config_reg[23]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(7),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__11_n_0\,
      I1 => \config_reg[23]_i_9__11_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__11_n_0\
    );
\config_reg[23]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[12]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__11_n_0\
    );
\config_reg[23]_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[12]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__11_n_0\
    );
\config_reg[23]_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__11_n_0\
    );
\config_reg[23]_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__11_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__11_n_0\
    );
\config_reg[23]_i_9__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__11_n_0\
    );
\config_reg[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__11_n_0\
    );
\config_reg[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__11_n_0\
    );
\config_reg[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__11_n_0\
    );
\config_reg[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__11_n_0\
    );
\config_reg[6]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__11_n_0\
    );
\config_reg[7]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__11_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__11_n_0\
    );
\config_reg[7]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__11_n_0\
    );
\config_reg[8]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(0),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(1),
      I1 => \config_reg[23]_i_6__11_n_0\,
      I2 => \ENG_WEN_reg[12]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__11_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__11_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__11_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__11_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__11_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__11_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__11_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__11_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__11_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__11_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__11_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__11_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__11_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__11_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__11_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__11_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__11_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__11_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__11_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__11_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__11_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__11_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__11_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__11_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__11_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__11_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__11_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__11_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__11_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__11_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__11_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__11_n_0\,
      D => \config_reg[2]_i_1__11_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__11_n_0\,
      D => \config_reg[3]_i_1__11_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__11_n_0\,
      D => \config_reg[4]_i_1__11_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__11_n_0\,
      D => \config_reg[5]_i_1__11_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__11_n_0\,
      D => \config_reg[6]_i_1__11_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__11_n_0\,
      D => \config_reg[7]_i_2__11_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__11_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__11_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[12][6]\,
      I2 => \eng_slv_rdata[24]_i_30_n_0\,
      O => \ENG_RDATA[12]\(0)
    );
\eng_slv_rdata[24]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[12][7]\(0),
      I4 => \ENG_RADDR_reg[12][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_30_n_0\
    );
\eng_slv_rdata[25]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[12][6]\,
      I2 => \eng_slv_rdata[25]_i_30_n_0\,
      O => \ENG_RDATA[12]\(1)
    );
\eng_slv_rdata[25]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[12][7]\(0),
      I4 => \ENG_RADDR_reg[12][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_30_n_0\
    );
\eng_slv_rdata[26]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[12][6]\,
      I2 => \eng_slv_rdata[26]_i_30_n_0\,
      O => \ENG_RDATA[12]\(2)
    );
\eng_slv_rdata[26]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[12][7]\(0),
      I4 => \ENG_RADDR_reg[12][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_30_n_0\
    );
\eng_slv_rdata[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[12][6]\,
      I2 => \eng_slv_rdata[27]_i_30_n_0\,
      O => \ENG_RDATA[12]\(3)
    );
\eng_slv_rdata[27]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[12][7]\(0),
      I4 => \ENG_RADDR_reg[12][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_30_n_0\
    );
\eng_slv_rdata[28]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[12][6]\,
      I2 => \eng_slv_rdata[28]_i_30_n_0\,
      O => \ENG_RDATA[12]\(4)
    );
\eng_slv_rdata[28]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[12][7]\(1),
      I4 => \ENG_RADDR_reg[12][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_30_n_0\
    );
\eng_slv_rdata[29]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[12][6]\,
      I2 => \eng_slv_rdata[29]_i_30_n_0\,
      O => \ENG_RDATA[12]\(5)
    );
\eng_slv_rdata[29]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[12][7]\(0),
      I4 => \ENG_RADDR_reg[12][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_30_n_0\
    );
\eng_slv_rdata[30]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[12][6]\,
      I2 => \eng_slv_rdata[30]_i_30_n_0\,
      O => \ENG_RDATA[12]\(6)
    );
\eng_slv_rdata[30]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[12][7]\(0),
      I4 => \ENG_RADDR_reg[12][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_30_n_0\
    );
\eng_slv_rdata[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[12][6]\,
      I2 => \eng_slv_rdata[31]_i_32_n_0\,
      O => \ENG_RDATA[12]\(7)
    );
\eng_slv_rdata[31]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[12][7]\(0),
      I4 => \ENG_RADDR_reg[12][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_32_n_0\
    );
\pattern_lenght_changed_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__11_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[12]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__11_n_0\,
      I5 => \pattern_lenght_changed_i_2__11_n_0\,
      O => \pattern_lenght_changed_i_1__11_n_0\
    );
\pattern_lenght_changed_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[12]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__11_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__11_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__11_n_0\,
      I2 => \ram_addra[0]_i_2__11_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__11_n_0\,
      O => \ram_addra[0]_i_1__11_n_0\
    );
\ram_addra[0]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__11_n_0\,
      I5 => \ram_addra[0]_i_4__11_n_0\,
      O => \ram_addra[0]_i_2__11_n_0\
    );
\ram_addra[0]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__11_n_0\
    );
\ram_addra[0]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__11_n_0\
    );
\ram_addra[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__11_n_0\,
      I4 => \ram_addra[7]_i_4__11_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__11_n_0\
    );
\ram_addra[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__11_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__11_n_0\,
      I3 => \ram_addra[7]_i_4__11_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__11_n_0\
    );
\ram_addra[2]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__11_n_0\
    );
\ram_addra[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__11_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__11_n_0\,
      I4 => \ram_addra[7]_i_4__11_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__11_n_0\
    );
\ram_addra[3]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__11_n_0\
    );
\ram_addra[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__11_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__11_n_0\,
      I4 => \ram_addra[7]_i_4__11_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__11_n_0\
    );
\ram_addra[4]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__11_n_0\
    );
\ram_addra[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__11_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__11_n_0\,
      I4 => \ram_addra[7]_i_4__11_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__11_n_0\
    );
\ram_addra[5]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__11_n_0\
    );
\ram_addra[6]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__11_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__11_n_0\,
      I4 => \ram_addra[7]_i_4__11_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__11_n_0\
    );
\ram_addra[6]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__11_n_0\
    );
\ram_addra[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__11_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__11_n_0\,
      I4 => \ram_addra[7]_i_4__11_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__11_n_0\
    );
\ram_addra[7]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__11_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__11_n_0\
    );
\ram_addra[7]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__11_n_0\,
      I5 => \ram_addra[7]_i_6__11_n_0\,
      O => \ram_addra[7]_i_3__11_n_0\
    );
\ram_addra[7]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__11_n_0\,
      I5 => \ram_addra[7]_i_8__11_n_0\,
      O => \ram_addra[7]_i_4__11_n_0\
    );
\ram_addra[7]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__11_n_0\
    );
\ram_addra[7]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__11_n_0\
    );
\ram_addra[7]_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__11_n_0\
    );
\ram_addra[7]_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__11_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__11_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__11_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__11_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__11_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__11_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__11_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__11_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__11_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__11_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__11_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__11_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[12][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[12][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[12][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[12][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[12][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[12][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[12][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[12][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__28\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[12]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(6),
      I1 => \ENG_WEN_reg[12]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(5),
      I1 => \ENG_WEN_reg[12]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(4),
      I1 => \ENG_WEN_reg[12]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(3),
      I1 => \ENG_WEN_reg[12]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(2),
      I1 => \ENG_WEN_reg[12]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(1),
      I1 => \ENG_WEN_reg[12]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(0),
      I1 => \ENG_WEN_reg[12]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[12]\,
      I2 => \ENG_RADDR_reg[12][7]\(7),
      I3 => \ENG_REN_reg[12]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[12]\,
      I2 => \ENG_RADDR_reg[12][7]\(6),
      I3 => \ENG_REN_reg[12]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[12]\,
      I2 => \ENG_RADDR_reg[12][7]\(5),
      I3 => \ENG_REN_reg[12]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[12]\,
      I2 => \ENG_RADDR_reg[12][7]\(4),
      I3 => \ENG_REN_reg[12]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[12]\,
      I2 => \ENG_RADDR_reg[12][7]\(3),
      I3 => \ENG_REN_reg[12]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[12]\,
      I2 => \ENG_RADDR_reg[12][7]\(2),
      I3 => \ENG_REN_reg[12]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[12]\,
      I2 => \ENG_RADDR_reg[12][7]\(1),
      I3 => \ENG_REN_reg[12]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[12]\,
      I2 => \ENG_RADDR_reg[12][7]\(0),
      I3 => \ENG_REN_reg[12]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[12][7]\(7),
      I1 => \ENG_WEN_reg[12]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__14\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[13]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[13][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[13][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[13]\ : in STD_LOGIC;
    \ENG_RADDR_reg[13][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__14\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__14\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__14\ is
  signal \FSM_sequential_sm_state_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__12_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__12_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__12_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__12_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__12_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__12_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__12_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__12_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__12_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__12_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__12_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__12_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__12_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__12_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__12_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__12_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__12_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__12_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__12_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__12_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__12_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__12_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__12_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__12_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__12_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__12_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__12_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__12_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__12_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__12_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__12_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__12_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__12_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__12_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__12_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__12_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__12_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__12_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__12_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__12_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__12_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__12_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__12_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__12_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__12_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__12_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__12_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__12_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__12_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__12_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__12_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__12_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__12_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__12_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_31_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_31_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_31_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_31_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_31_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_31_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_31_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_34_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__12_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__12_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__12_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__12_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__12_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__12_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__12_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__12_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__12_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__12_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__12_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__12_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__12_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__12_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__12_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__12_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__12\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__12\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__12\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__12\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__12\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__12\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__12\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__12\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__12\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__12\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__12\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__12\ : label is "soft_lutpair64";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__12_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__12_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__12_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__12_n_0\
    );
\PATTERN_FOUNDED_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__12_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__12_n_0\
    );
\PATTERN_FOUNDED_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__12_n_0\
    );
\PATTERN_FOUNDED_i_5__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__12_n_0\
    );
\PATTERN_FOUNDED_i_6__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__12_n_0\
    );
\PATTERN_FOUNDED_i_7__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__12_n_0\
    );
\PATTERN_FOUNDED_i_8__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__12_n_0\
    );
\PATTERN_FOUNDED_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__12_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__12_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__12_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__12_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__12_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__12_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__12_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__12_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__12_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__12_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__12_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__12_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__12_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__12_n_0\
    );
\_ram_addrb[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__12_n_0\,
      O => \_ram_addrb[0]_i_1__12_n_0\
    );
\_ram_addrb[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__12_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__12_n_0\
    );
\_ram_addrb[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__12_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__12_n_0\
    );
\_ram_addrb[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__12_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__12_n_0\
    );
\_ram_addrb[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__12_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__12_n_0\
    );
\_ram_addrb[5]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__12_n_0\,
      I1 => \_ram_addrb[5]_i_2__12_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__12_n_0\
    );
\_ram_addrb[5]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__12_n_0\
    );
\_ram_addrb[6]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__12_n_0\,
      I1 => \_ram_addrb[7]_i_3__12_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__12_n_0\
    );
\_ram_addrb[7]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__12_n_0\,
      I1 => \_ram_addrb[7]_i_3__12_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__12_n_0\
    );
\_ram_addrb[7]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__12_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__12_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__12_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__12_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__12_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__12_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__12_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__12_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__12_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__12_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__12_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__12_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__12_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__12_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__12_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__12_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__12_n_0\
    );
\back_value[7]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__12_n_0\
    );
\back_value[7]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__12_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__12_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__12_n_0\,
      I4 => \back_value[7]_i_6__12_n_0\,
      I5 => \ram_addra[7]_i_3__12_n_0\,
      O => \back_value[7]_i_3__12_n_0\
    );
\back_value[7]_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__12_n_0\
    );
\back_value[7]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[13]\,
      I2 => \ENG_RADDR_reg[13][7]\(3),
      I3 => \ENG_WEN_reg[13]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__12_n_0\
    );
\back_value[7]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__12_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__12_n_0\,
      I4 => \back_value[7]_i_9__12_n_0\,
      I5 => \back_value[7]_i_10__12_n_0\,
      O => \back_value[7]_i_6__12_n_0\
    );
\back_value[7]_i_7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__12_n_0\
    );
\back_value[7]_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__12_n_0\
    );
\back_value[7]_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__12_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__12_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__12_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__12_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__12_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__12_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__12_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__12_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__12_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__12_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__12_n_0\,
      I3 => \ENG_WEN_reg[13]\,
      O => \config_reg[0]_i_1__12_n_0\
    );
\config_reg[0]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(0),
      I1 => \ENG_WEN_reg[13]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__12_n_0\,
      I4 => \config_reg[23]_i_6__12_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__12_n_0\
    );
\config_reg[0]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__12_n_0\
    );
\config_reg[10]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(2),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(3),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(4),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__12_n_0\
    );
\config_reg[13]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(5),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(6),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__12_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__12_n_0\,
      O => \config_reg[15]_i_1__12_n_0\
    );
\config_reg[15]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(7),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__12_n_0\,
      I1 => \config_reg[23]_i_8__12_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[13]\,
      O => \config_reg[15]_i_3__12_n_0\
    );
\config_reg[15]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__12_n_0\,
      O => \config_reg[15]_i_4__12_n_0\
    );
\config_reg[16]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[13][7]\(0),
      I2 => \ENG_WEN_reg[13]\,
      I3 => \config_reg[23]_i_6__12_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(1),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(2),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(3),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__12_n_0\,
      I2 => \config_reg[1]_i_2__12_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__12_n_0\,
      I5 => \ENG_WEN_reg[13]\,
      O => \config_reg[1]_i_1__12_n_0\
    );
\config_reg[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__12_n_0\
    );
\config_reg[20]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(4),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(5),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(6),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__12_n_0\
    );
\config_reg[23]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__12_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[13]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__12_n_0\,
      I5 => \config_reg[23]_i_5__12_n_0\,
      O => \config_reg[23]_i_1__12_n_0\
    );
\config_reg[23]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(7),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__12_n_0\,
      I1 => \config_reg[23]_i_9__12_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__12_n_0\
    );
\config_reg[23]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[13]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__12_n_0\
    );
\config_reg[23]_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[13]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__12_n_0\
    );
\config_reg[23]_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__12_n_0\
    );
\config_reg[23]_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__12_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__12_n_0\
    );
\config_reg[23]_i_9__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__12_n_0\
    );
\config_reg[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__12_n_0\
    );
\config_reg[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__12_n_0\
    );
\config_reg[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__12_n_0\
    );
\config_reg[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__12_n_0\
    );
\config_reg[6]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__12_n_0\
    );
\config_reg[7]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__12_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__12_n_0\
    );
\config_reg[7]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__12_n_0\
    );
\config_reg[8]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(0),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(1),
      I1 => \config_reg[23]_i_6__12_n_0\,
      I2 => \ENG_WEN_reg[13]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__12_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__12_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__12_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__12_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__12_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__12_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__12_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__12_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__12_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__12_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__12_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__12_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__12_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__12_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__12_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__12_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__12_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__12_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__12_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__12_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__12_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__12_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__12_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__12_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__12_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__12_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__12_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__12_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__12_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__12_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__12_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__12_n_0\,
      D => \config_reg[2]_i_1__12_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__12_n_0\,
      D => \config_reg[3]_i_1__12_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__12_n_0\,
      D => \config_reg[4]_i_1__12_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__12_n_0\,
      D => \config_reg[5]_i_1__12_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__12_n_0\,
      D => \config_reg[6]_i_1__12_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__12_n_0\,
      D => \config_reg[7]_i_2__12_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__12_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__12_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[13][6]\,
      I2 => \eng_slv_rdata[24]_i_31_n_0\,
      O => \ENG_RDATA[13]\(0)
    );
\eng_slv_rdata[24]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[13][7]\(0),
      I4 => \ENG_RADDR_reg[13][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_31_n_0\
    );
\eng_slv_rdata[25]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[13][6]\,
      I2 => \eng_slv_rdata[25]_i_31_n_0\,
      O => \ENG_RDATA[13]\(1)
    );
\eng_slv_rdata[25]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[13][7]\(0),
      I4 => \ENG_RADDR_reg[13][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_31_n_0\
    );
\eng_slv_rdata[26]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[13][6]\,
      I2 => \eng_slv_rdata[26]_i_31_n_0\,
      O => \ENG_RDATA[13]\(2)
    );
\eng_slv_rdata[26]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[13][7]\(0),
      I4 => \ENG_RADDR_reg[13][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_31_n_0\
    );
\eng_slv_rdata[27]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[13][6]\,
      I2 => \eng_slv_rdata[27]_i_31_n_0\,
      O => \ENG_RDATA[13]\(3)
    );
\eng_slv_rdata[27]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[13][7]\(0),
      I4 => \ENG_RADDR_reg[13][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_31_n_0\
    );
\eng_slv_rdata[28]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[13][6]\,
      I2 => \eng_slv_rdata[28]_i_31_n_0\,
      O => \ENG_RDATA[13]\(4)
    );
\eng_slv_rdata[28]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[13][7]\(1),
      I4 => \ENG_RADDR_reg[13][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_31_n_0\
    );
\eng_slv_rdata[29]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[13][6]\,
      I2 => \eng_slv_rdata[29]_i_31_n_0\,
      O => \ENG_RDATA[13]\(5)
    );
\eng_slv_rdata[29]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[13][7]\(0),
      I4 => \ENG_RADDR_reg[13][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_31_n_0\
    );
\eng_slv_rdata[30]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[13][6]\,
      I2 => \eng_slv_rdata[30]_i_31_n_0\,
      O => \ENG_RDATA[13]\(6)
    );
\eng_slv_rdata[30]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[13][7]\(0),
      I4 => \ENG_RADDR_reg[13][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_31_n_0\
    );
\eng_slv_rdata[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[13][6]\,
      I2 => \eng_slv_rdata[31]_i_34_n_0\,
      O => \ENG_RDATA[13]\(7)
    );
\eng_slv_rdata[31]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[13][7]\(0),
      I4 => \ENG_RADDR_reg[13][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_34_n_0\
    );
\pattern_lenght_changed_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__12_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[13]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__12_n_0\,
      I5 => \pattern_lenght_changed_i_2__12_n_0\,
      O => \pattern_lenght_changed_i_1__12_n_0\
    );
\pattern_lenght_changed_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[13]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__12_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__12_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__12_n_0\,
      I2 => \ram_addra[0]_i_2__12_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__12_n_0\,
      O => \ram_addra[0]_i_1__12_n_0\
    );
\ram_addra[0]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__12_n_0\,
      I5 => \ram_addra[0]_i_4__12_n_0\,
      O => \ram_addra[0]_i_2__12_n_0\
    );
\ram_addra[0]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__12_n_0\
    );
\ram_addra[0]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__12_n_0\
    );
\ram_addra[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__12_n_0\,
      I4 => \ram_addra[7]_i_4__12_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__12_n_0\
    );
\ram_addra[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__12_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__12_n_0\,
      I3 => \ram_addra[7]_i_4__12_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__12_n_0\
    );
\ram_addra[2]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__12_n_0\
    );
\ram_addra[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__12_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__12_n_0\,
      I4 => \ram_addra[7]_i_4__12_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__12_n_0\
    );
\ram_addra[3]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__12_n_0\
    );
\ram_addra[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__12_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__12_n_0\,
      I4 => \ram_addra[7]_i_4__12_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__12_n_0\
    );
\ram_addra[4]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__12_n_0\
    );
\ram_addra[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__12_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__12_n_0\,
      I4 => \ram_addra[7]_i_4__12_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__12_n_0\
    );
\ram_addra[5]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__12_n_0\
    );
\ram_addra[6]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__12_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__12_n_0\,
      I4 => \ram_addra[7]_i_4__12_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__12_n_0\
    );
\ram_addra[6]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__12_n_0\
    );
\ram_addra[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__12_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__12_n_0\,
      I4 => \ram_addra[7]_i_4__12_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__12_n_0\
    );
\ram_addra[7]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__12_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__12_n_0\
    );
\ram_addra[7]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__12_n_0\,
      I5 => \ram_addra[7]_i_6__12_n_0\,
      O => \ram_addra[7]_i_3__12_n_0\
    );
\ram_addra[7]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__12_n_0\,
      I5 => \ram_addra[7]_i_8__12_n_0\,
      O => \ram_addra[7]_i_4__12_n_0\
    );
\ram_addra[7]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__12_n_0\
    );
\ram_addra[7]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__12_n_0\
    );
\ram_addra[7]_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__12_n_0\
    );
\ram_addra[7]_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__12_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__12_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__12_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__12_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__12_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__12_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__12_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__12_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__12_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__12_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__12_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__12_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[13][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[13][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[13][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[13][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[13][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[13][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[13][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[13][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__29\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[13]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(6),
      I1 => \ENG_WEN_reg[13]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(5),
      I1 => \ENG_WEN_reg[13]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(4),
      I1 => \ENG_WEN_reg[13]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(3),
      I1 => \ENG_WEN_reg[13]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(2),
      I1 => \ENG_WEN_reg[13]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(1),
      I1 => \ENG_WEN_reg[13]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(0),
      I1 => \ENG_WEN_reg[13]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[13]\,
      I2 => \ENG_RADDR_reg[13][7]\(7),
      I3 => \ENG_REN_reg[13]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[13]\,
      I2 => \ENG_RADDR_reg[13][7]\(6),
      I3 => \ENG_REN_reg[13]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[13]\,
      I2 => \ENG_RADDR_reg[13][7]\(5),
      I3 => \ENG_REN_reg[13]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[13]\,
      I2 => \ENG_RADDR_reg[13][7]\(4),
      I3 => \ENG_REN_reg[13]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[13]\,
      I2 => \ENG_RADDR_reg[13][7]\(3),
      I3 => \ENG_REN_reg[13]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[13]\,
      I2 => \ENG_RADDR_reg[13][7]\(2),
      I3 => \ENG_REN_reg[13]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[13]\,
      I2 => \ENG_RADDR_reg[13][7]\(1),
      I3 => \ENG_REN_reg[13]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[13]\,
      I2 => \ENG_RADDR_reg[13][7]\(0),
      I3 => \ENG_REN_reg[13]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[13][7]\(7),
      I1 => \ENG_WEN_reg[13]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__15\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drop_packet_reg : out STD_LOGIC;
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[14]\ : in STD_LOGIC;
    engine_aresetn : in STD_LOGIC;
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_WDATA_reg[14][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[14][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[14]\ : in STD_LOGIC;
    \ENG_RADDR_reg[14][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC;
    PATTERN_FOUNDED_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__15\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__15\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__15\ is
  signal \FSM_sequential_sm_state_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__13_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__13_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__13_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__13_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__13_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__13_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__13_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__13_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__13_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__13_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__13_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__13_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__13_n_3\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__13_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__13_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__13_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__13_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__13_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__13_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__13_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__13_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__13_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__13_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__13_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__13_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__13_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__13_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__13_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__13_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__13_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__13_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__13_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__13_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__13_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__13_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__13_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__13_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__13_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__13_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__13_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__13_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__13_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__13_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__13_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__13_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__13_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__13_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__13_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__13_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__13_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__13_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__13_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__13_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__13_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_32_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_32_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_32_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_32_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_32_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_32_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_32_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_36_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__13_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__13_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__13_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__13_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__13_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__13_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__13_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__13_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__13_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__13_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__13_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__13_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__13_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__13_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__13_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__13_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__13_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__13\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__13\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__13\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__13\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__13\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__13\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__13\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__13\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__13\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__13\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__13\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__13\ : label is "soft_lutpair70";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  SR(0) <= \^sr\(0);
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__13_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__13_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__13_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => \^sr\(0)
    );
\PATTERN_FOUNDED_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__13_n_0\
    );
\PATTERN_FOUNDED_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__13_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__13_n_0\
    );
\PATTERN_FOUNDED_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__13_n_0\
    );
\PATTERN_FOUNDED_i_5__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__13_n_0\
    );
\PATTERN_FOUNDED_i_6__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__13_n_0\
    );
\PATTERN_FOUNDED_i_7__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__13_n_0\
    );
\PATTERN_FOUNDED_i_8__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__13_n_0\
    );
\PATTERN_FOUNDED_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__13_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__13_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__13_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__13_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__13_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__13_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__13_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__13_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__13_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__13_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__13_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__13_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__13_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__13_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__13_n_0\
    );
\_ram_addrb[0]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__13_n_0\,
      O => \_ram_addrb[0]_i_1__13_n_0\
    );
\_ram_addrb[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__13_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__13_n_0\
    );
\_ram_addrb[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__13_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__13_n_0\
    );
\_ram_addrb[3]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__13_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__13_n_0\
    );
\_ram_addrb[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__13_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__13_n_0\
    );
\_ram_addrb[5]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__13_n_0\,
      I1 => \_ram_addrb[5]_i_2__13_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__13_n_0\
    );
\_ram_addrb[5]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__13_n_0\
    );
\_ram_addrb[6]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__13_n_0\,
      I1 => \_ram_addrb[7]_i_3__13_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__13_n_0\
    );
\_ram_addrb[7]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__13_n_0\,
      I1 => \_ram_addrb[7]_i_3__13_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__13_n_0\
    );
\_ram_addrb[7]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__13_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__13_n_0\,
      Q => \_ram_addrb\(0),
      S => \^sr\(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__13_n_0\,
      Q => \_ram_addrb\(1),
      R => \^sr\(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__13_n_0\,
      Q => \_ram_addrb\(2),
      S => \^sr\(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__13_n_0\,
      Q => \_ram_addrb\(3),
      R => \^sr\(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__13_n_0\,
      Q => \_ram_addrb\(4),
      R => \^sr\(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__13_n_0\,
      Q => \_ram_addrb\(5),
      R => \^sr\(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__13_n_0\,
      Q => \_ram_addrb\(6),
      R => \^sr\(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__13_n_0\,
      Q => \_ram_addrb\(7),
      R => \^sr\(0)
    );
\back_value[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__13_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__13_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__13_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__13_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__13_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__13_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__13_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__13_n_0\
    );
\back_value[7]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__13_n_0\
    );
\back_value[7]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__13_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__13_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__13_n_0\,
      I4 => \back_value[7]_i_6__13_n_0\,
      I5 => \ram_addra[7]_i_3__13_n_0\,
      O => \back_value[7]_i_3__13_n_0\
    );
\back_value[7]_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__13_n_0\
    );
\back_value[7]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[14]\,
      I2 => \ENG_RADDR_reg[14][7]\(3),
      I3 => \ENG_WEN_reg[14]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__13_n_0\
    );
\back_value[7]_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__13_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__13_n_0\,
      I4 => \back_value[7]_i_9__13_n_0\,
      I5 => \back_value[7]_i_10__13_n_0\,
      O => \back_value[7]_i_6__13_n_0\
    );
\back_value[7]_i_7__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__13_n_0\
    );
\back_value[7]_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__13_n_0\
    );
\back_value[7]_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__13_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__13_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__13_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__13_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__13_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__13_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__13_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__13_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__13_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__13_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__13_n_0\,
      I3 => \ENG_WEN_reg[14]\,
      O => \config_reg[0]_i_1__13_n_0\
    );
\config_reg[0]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(0),
      I1 => \ENG_WEN_reg[14]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__13_n_0\,
      I4 => \config_reg[23]_i_6__13_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__13_n_0\
    );
\config_reg[0]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__13_n_0\
    );
\config_reg[10]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(2),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(3),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(4),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__13_n_0\
    );
\config_reg[13]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(5),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(6),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__13_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__13_n_0\,
      O => \config_reg[15]_i_1__13_n_0\
    );
\config_reg[15]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(7),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__13_n_0\,
      I1 => \config_reg[23]_i_8__13_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[14]\,
      O => \config_reg[15]_i_3__13_n_0\
    );
\config_reg[15]_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__13_n_0\,
      O => \config_reg[15]_i_4__13_n_0\
    );
\config_reg[16]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[14][7]\(0),
      I2 => \ENG_WEN_reg[14]\,
      I3 => \config_reg[23]_i_6__13_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(1),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(2),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(3),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__13_n_0\,
      I2 => \config_reg[1]_i_2__13_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__13_n_0\,
      I5 => \ENG_WEN_reg[14]\,
      O => \config_reg[1]_i_1__13_n_0\
    );
\config_reg[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__13_n_0\
    );
\config_reg[20]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(4),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(5),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(6),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__13_n_0\
    );
\config_reg[23]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__13_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[14]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__13_n_0\,
      I5 => \config_reg[23]_i_5__13_n_0\,
      O => \config_reg[23]_i_1__13_n_0\
    );
\config_reg[23]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(7),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__13_n_0\,
      I1 => \config_reg[23]_i_9__13_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__13_n_0\
    );
\config_reg[23]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[14]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__13_n_0\
    );
\config_reg[23]_i_5__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[14]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__13_n_0\
    );
\config_reg[23]_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__13_n_0\
    );
\config_reg[23]_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__13_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__13_n_0\
    );
\config_reg[23]_i_9__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__13_n_0\
    );
\config_reg[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__13_n_0\
    );
\config_reg[3]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__13_n_0\
    );
\config_reg[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__13_n_0\
    );
\config_reg[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__13_n_0\
    );
\config_reg[6]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__13_n_0\
    );
\config_reg[7]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__13_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__13_n_0\
    );
\config_reg[7]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__13_n_0\
    );
\config_reg[8]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(0),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(1),
      I1 => \config_reg[23]_i_6__13_n_0\,
      I2 => \ENG_WEN_reg[14]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__13_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__13_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => \^sr\(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__13_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => \^sr\(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__13_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => \^sr\(0)
    );
\config_reg_reg[12]_i_2__13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__13_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__13_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__13_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__13_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__13_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => \^sr\(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__13_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => \^sr\(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__13_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => \^sr\(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__13_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => \^sr\(0)
    );
\config_reg_reg[16]_i_2__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__13_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__13_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__13_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__13_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__13_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => \^sr\(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__13_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => \^sr\(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__13_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => \^sr\(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__13_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__13_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => \^sr\(0)
    );
\config_reg_reg[20]_i_2__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__13_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__13_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__13_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__13_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__13_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => \^sr\(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__13_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => \^sr\(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__13_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => \^sr\(0)
    );
\config_reg_reg[23]_i_7__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__13_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__13_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__13_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__13_n_0\,
      D => \config_reg[2]_i_1__13_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__13_n_0\,
      D => \config_reg[3]_i_1__13_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__13_n_0\,
      D => \config_reg[4]_i_1__13_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__13_n_0\,
      D => \config_reg[5]_i_1__13_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__13_n_0\,
      D => \config_reg[6]_i_1__13_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__13_n_0\,
      D => \config_reg[7]_i_2__13_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__13_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => \^sr\(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__13_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => \^sr\(0)
    );
drop_packet_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^debug_engine_match\(0),
      I1 => PATTERN_FOUNDED_reg_0(4),
      I2 => PATTERN_FOUNDED_reg_0(2),
      I3 => PATTERN_FOUNDED_reg_0(3),
      I4 => PATTERN_FOUNDED_reg_0(1),
      I5 => PATTERN_FOUNDED_reg_0(0),
      O => drop_packet_reg
    );
eng_search_ready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => engine_aresetn,
      O => \^sr\(0)
    );
\eng_slv_rdata[24]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[14][6]\,
      I2 => \eng_slv_rdata[24]_i_32_n_0\,
      O => \ENG_RDATA[14]\(0)
    );
\eng_slv_rdata[24]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[14][7]\(0),
      I4 => \ENG_RADDR_reg[14][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_32_n_0\
    );
\eng_slv_rdata[25]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[14][6]\,
      I2 => \eng_slv_rdata[25]_i_32_n_0\,
      O => \ENG_RDATA[14]\(1)
    );
\eng_slv_rdata[25]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[14][7]\(0),
      I4 => \ENG_RADDR_reg[14][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_32_n_0\
    );
\eng_slv_rdata[26]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[14][6]\,
      I2 => \eng_slv_rdata[26]_i_32_n_0\,
      O => \ENG_RDATA[14]\(2)
    );
\eng_slv_rdata[26]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[14][7]\(0),
      I4 => \ENG_RADDR_reg[14][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_32_n_0\
    );
\eng_slv_rdata[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[14][6]\,
      I2 => \eng_slv_rdata[27]_i_32_n_0\,
      O => \ENG_RDATA[14]\(3)
    );
\eng_slv_rdata[27]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[14][7]\(0),
      I4 => \ENG_RADDR_reg[14][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_32_n_0\
    );
\eng_slv_rdata[28]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[14][6]\,
      I2 => \eng_slv_rdata[28]_i_32_n_0\,
      O => \ENG_RDATA[14]\(4)
    );
\eng_slv_rdata[28]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[14][7]\(1),
      I4 => \ENG_RADDR_reg[14][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_32_n_0\
    );
\eng_slv_rdata[29]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[14][6]\,
      I2 => \eng_slv_rdata[29]_i_32_n_0\,
      O => \ENG_RDATA[14]\(5)
    );
\eng_slv_rdata[29]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[14][7]\(0),
      I4 => \ENG_RADDR_reg[14][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_32_n_0\
    );
\eng_slv_rdata[30]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[14][6]\,
      I2 => \eng_slv_rdata[30]_i_32_n_0\,
      O => \ENG_RDATA[14]\(6)
    );
\eng_slv_rdata[30]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[14][7]\(0),
      I4 => \ENG_RADDR_reg[14][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_32_n_0\
    );
\eng_slv_rdata[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[14][6]\,
      I2 => \eng_slv_rdata[31]_i_36_n_0\,
      O => \ENG_RDATA[14]\(7)
    );
\eng_slv_rdata[31]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[14][7]\(0),
      I4 => \ENG_RADDR_reg[14][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_36_n_0\
    );
\pattern_lenght_changed_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__13_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[14]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__13_n_0\,
      I5 => \pattern_lenght_changed_i_2__13_n_0\,
      O => \pattern_lenght_changed_i_1__13_n_0\
    );
\pattern_lenght_changed_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[14]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__13_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__13_n_0\,
      Q => pattern_lenght_changed,
      R => \^sr\(0)
    );
\ram_addra[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__13_n_0\,
      I2 => \ram_addra[0]_i_2__13_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__13_n_0\,
      O => \ram_addra[0]_i_1__13_n_0\
    );
\ram_addra[0]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__13_n_0\,
      I5 => \ram_addra[0]_i_4__13_n_0\,
      O => \ram_addra[0]_i_2__13_n_0\
    );
\ram_addra[0]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__13_n_0\
    );
\ram_addra[0]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__13_n_0\
    );
\ram_addra[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__13_n_0\,
      I4 => \ram_addra[7]_i_4__13_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__13_n_0\
    );
\ram_addra[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__13_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__13_n_0\,
      I3 => \ram_addra[7]_i_4__13_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__13_n_0\
    );
\ram_addra[2]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__13_n_0\
    );
\ram_addra[3]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__13_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__13_n_0\,
      I4 => \ram_addra[7]_i_4__13_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__13_n_0\
    );
\ram_addra[3]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__13_n_0\
    );
\ram_addra[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__13_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__13_n_0\,
      I4 => \ram_addra[7]_i_4__13_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__13_n_0\
    );
\ram_addra[4]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__13_n_0\
    );
\ram_addra[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__13_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__13_n_0\,
      I4 => \ram_addra[7]_i_4__13_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__13_n_0\
    );
\ram_addra[5]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__13_n_0\
    );
\ram_addra[6]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__13_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__13_n_0\,
      I4 => \ram_addra[7]_i_4__13_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__13_n_0\
    );
\ram_addra[6]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__13_n_0\
    );
\ram_addra[7]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__13_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__13_n_0\,
      I4 => \ram_addra[7]_i_4__13_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__13_n_0\
    );
\ram_addra[7]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__13_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__13_n_0\
    );
\ram_addra[7]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__13_n_0\,
      I5 => \ram_addra[7]_i_6__13_n_0\,
      O => \ram_addra[7]_i_3__13_n_0\
    );
\ram_addra[7]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__13_n_0\,
      I5 => \ram_addra[7]_i_8__13_n_0\,
      O => \ram_addra[7]_i_4__13_n_0\
    );
\ram_addra[7]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__13_n_0\
    );
\ram_addra[7]_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__13_n_0\
    );
\ram_addra[7]_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__13_n_0\
    );
\ram_addra[7]_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__13_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__13_n_0\,
      Q => ram_addra(0),
      R => \^sr\(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__13_n_0\,
      Q => ram_addra(1),
      R => \^sr\(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__13_n_0\,
      Q => ram_addra(2),
      S => \^sr\(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__13_n_0\,
      Q => ram_addra(3),
      R => \^sr\(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__13_n_0\,
      Q => ram_addra(4),
      R => \^sr\(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__13_n_0\,
      Q => ram_addra(5),
      R => \^sr\(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__13_n_0\,
      Q => ram_addra(6),
      R => \^sr\(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__13_n_0\,
      Q => ram_addra(7),
      R => \^sr\(0)
    );
\src_in_progress_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__13_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__13_n_0\,
      Q => src_in_progress_reg_n_0,
      R => \^sr\(0)
    );
\start_value[7]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__13_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[14][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[14][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[14][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[14][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[14][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[14][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[14][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[14][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__30\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[14]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(6),
      I1 => \ENG_WEN_reg[14]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(5),
      I1 => \ENG_WEN_reg[14]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(4),
      I1 => \ENG_WEN_reg[14]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(3),
      I1 => \ENG_WEN_reg[14]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(2),
      I1 => \ENG_WEN_reg[14]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(1),
      I1 => \ENG_WEN_reg[14]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(0),
      I1 => \ENG_WEN_reg[14]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[14]\,
      I2 => \ENG_RADDR_reg[14][7]\(7),
      I3 => \ENG_REN_reg[14]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[14]\,
      I2 => \ENG_RADDR_reg[14][7]\(6),
      I3 => \ENG_REN_reg[14]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[14]\,
      I2 => \ENG_RADDR_reg[14][7]\(5),
      I3 => \ENG_REN_reg[14]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[14]\,
      I2 => \ENG_RADDR_reg[14][7]\(4),
      I3 => \ENG_REN_reg[14]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[14]\,
      I2 => \ENG_RADDR_reg[14][7]\(3),
      I3 => \ENG_REN_reg[14]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[14]\,
      I2 => \ENG_RADDR_reg[14][7]\(2),
      I3 => \ENG_REN_reg[14]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[14]\,
      I2 => \ENG_RADDR_reg[14][7]\(1),
      I3 => \ENG_REN_reg[14]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[14]\,
      I2 => \ENG_RADDR_reg[14][7]\(0),
      I3 => \ENG_REN_reg[14]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[14][7]\(7),
      I1 => \ENG_WEN_reg[14]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__2\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[1]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[1]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[1]\ : in STD_LOGIC;
    \ENG_RADDR_reg[1][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__2\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__2\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__2\ is
  signal \FSM_sequential_sm_state_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__0_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__0_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__0_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__0_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__0_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__0_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__0_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__0_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__0_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__0_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__0_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__0_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_43_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_43_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_43_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_43_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_43_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_43_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_43_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_58_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__0_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__0_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__0_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__0_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__0\ : label is "soft_lutpair82";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__0_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__0_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__0_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__0_n_0\
    );
\PATTERN_FOUNDED_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__0_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__0_n_0\
    );
\PATTERN_FOUNDED_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__0_n_0\
    );
\PATTERN_FOUNDED_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__0_n_0\
    );
\PATTERN_FOUNDED_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__0_n_0\
    );
\PATTERN_FOUNDED_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__0_n_0\
    );
\PATTERN_FOUNDED_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__0_n_0\
    );
\PATTERN_FOUNDED_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__0_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__0_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__0_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__0_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__0_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__0_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__0_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__0_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__0_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__0_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__0_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__0_n_0\
    );
\_ram_addrb[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__0_n_0\,
      O => \_ram_addrb[0]_i_1__0_n_0\
    );
\_ram_addrb[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__0_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__0_n_0\
    );
\_ram_addrb[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__0_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__0_n_0\
    );
\_ram_addrb[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__0_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__0_n_0\
    );
\_ram_addrb[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__0_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__0_n_0\
    );
\_ram_addrb[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__0_n_0\,
      I1 => \_ram_addrb[5]_i_2__0_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__0_n_0\
    );
\_ram_addrb[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__0_n_0\
    );
\_ram_addrb[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__0_n_0\,
      I1 => \_ram_addrb[7]_i_3__0_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__0_n_0\
    );
\_ram_addrb[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__0_n_0\,
      I1 => \_ram_addrb[7]_i_3__0_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__0_n_0\
    );
\_ram_addrb[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__0_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__0_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__0_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__0_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__0_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__0_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__0_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__0_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__0_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__0_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__0_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__0_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__0_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__0_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__0_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__0_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__0_n_0\
    );
\back_value[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__0_n_0\
    );
\back_value[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__0_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__0_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__0_n_0\,
      I4 => \back_value[7]_i_6__0_n_0\,
      I5 => \ram_addra[7]_i_3__0_n_0\,
      O => \back_value[7]_i_3__0_n_0\
    );
\back_value[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__0_n_0\
    );
\back_value[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[1]\,
      I2 => \ENG_RADDR_reg[1][7]\(3),
      I3 => \ENG_WEN_reg[1]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__0_n_0\
    );
\back_value[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__0_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__0_n_0\,
      I4 => \back_value[7]_i_9__0_n_0\,
      I5 => \back_value[7]_i_10__0_n_0\,
      O => \back_value[7]_i_6__0_n_0\
    );
\back_value[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__0_n_0\
    );
\back_value[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__0_n_0\
    );
\back_value[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__0_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__0_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__0_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__0_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__0_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__0_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__0_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__0_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__0_n_0\,
      I3 => \ENG_WEN_reg[1]\,
      O => \config_reg[0]_i_1__0_n_0\
    );
\config_reg[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(0),
      I1 => \ENG_WEN_reg[1]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__0_n_0\,
      I4 => \config_reg[23]_i_6__0_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__0_n_0\
    );
\config_reg[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__0_n_0\
    );
\config_reg[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(2),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(3),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(4),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__0_n_0\
    );
\config_reg[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(5),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(6),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__0_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__0_n_0\,
      O => \config_reg[15]_i_1__0_n_0\
    );
\config_reg[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(7),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__0_n_0\,
      I1 => \config_reg[23]_i_8__0_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[1]\,
      O => \config_reg[15]_i_3__0_n_0\
    );
\config_reg[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__0_n_0\,
      O => \config_reg[15]_i_4__0_n_0\
    );
\config_reg[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[1][7]\(0),
      I2 => \ENG_WEN_reg[1]\,
      I3 => \config_reg[23]_i_6__0_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(1),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(2),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(3),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__0_n_0\,
      I2 => \config_reg[1]_i_2__0_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__0_n_0\,
      I5 => \ENG_WEN_reg[1]\,
      O => \config_reg[1]_i_1__0_n_0\
    );
\config_reg[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__0_n_0\
    );
\config_reg[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(4),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(5),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(6),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__0_n_0\
    );
\config_reg[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__0_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[1]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__0_n_0\,
      I5 => \config_reg[23]_i_5__0_n_0\,
      O => \config_reg[23]_i_1__0_n_0\
    );
\config_reg[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(7),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__0_n_0\,
      I1 => \config_reg[23]_i_9__0_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__0_n_0\
    );
\config_reg[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[1]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__0_n_0\
    );
\config_reg[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[1]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__0_n_0\
    );
\config_reg[23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__0_n_0\
    );
\config_reg[23]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__0_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__0_n_0\
    );
\config_reg[23]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__0_n_0\
    );
\config_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__0_n_0\
    );
\config_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__0_n_0\
    );
\config_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__0_n_0\
    );
\config_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__0_n_0\
    );
\config_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__0_n_0\
    );
\config_reg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__0_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__0_n_0\
    );
\config_reg[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__0_n_0\
    );
\config_reg[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(0),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(1),
      I1 => \config_reg[23]_i_6__0_n_0\,
      I2 => \ENG_WEN_reg[1]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__0_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__0_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__0_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__0_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__0_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__0_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__0_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__0_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__0_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__0_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__0_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__0_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__0_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__0_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__0_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__0_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__0_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__0_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__0_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__0_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__0_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__0_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__0_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__0_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__0_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__0_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__0_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__0_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__0_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__0_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__0_n_0\,
      D => \config_reg[2]_i_1__0_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__0_n_0\,
      D => \config_reg[3]_i_1__0_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__0_n_0\,
      D => \config_reg[4]_i_1__0_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__0_n_0\,
      D => \config_reg[5]_i_1__0_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__0_n_0\,
      D => \config_reg[6]_i_1__0_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__0_n_0\,
      D => \config_reg[7]_i_2__0_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__0_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__0_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[1][6]\,
      I2 => \eng_slv_rdata[24]_i_43_n_0\,
      O => \ENG_RDATA[1]__0\(0)
    );
\eng_slv_rdata[24]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[1][7]\(0),
      I4 => \ENG_RADDR_reg[1][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_43_n_0\
    );
\eng_slv_rdata[25]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[1][6]\,
      I2 => \eng_slv_rdata[25]_i_43_n_0\,
      O => \ENG_RDATA[1]__0\(1)
    );
\eng_slv_rdata[25]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[1][7]\(0),
      I4 => \ENG_RADDR_reg[1][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_43_n_0\
    );
\eng_slv_rdata[26]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[1][6]\,
      I2 => \eng_slv_rdata[26]_i_43_n_0\,
      O => \ENG_RDATA[1]__0\(2)
    );
\eng_slv_rdata[26]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[1][7]\(0),
      I4 => \ENG_RADDR_reg[1][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_43_n_0\
    );
\eng_slv_rdata[27]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[1][6]\,
      I2 => \eng_slv_rdata[27]_i_43_n_0\,
      O => \ENG_RDATA[1]__0\(3)
    );
\eng_slv_rdata[27]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[1][7]\(0),
      I4 => \ENG_RADDR_reg[1][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_43_n_0\
    );
\eng_slv_rdata[28]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[1][6]\,
      I2 => \eng_slv_rdata[28]_i_43_n_0\,
      O => \ENG_RDATA[1]__0\(4)
    );
\eng_slv_rdata[28]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[1][7]\(1),
      I4 => \ENG_RADDR_reg[1][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_43_n_0\
    );
\eng_slv_rdata[29]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[1][6]\,
      I2 => \eng_slv_rdata[29]_i_43_n_0\,
      O => \ENG_RDATA[1]__0\(5)
    );
\eng_slv_rdata[29]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[1][7]\(0),
      I4 => \ENG_RADDR_reg[1][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_43_n_0\
    );
\eng_slv_rdata[30]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[1][6]\,
      I2 => \eng_slv_rdata[30]_i_43_n_0\,
      O => \ENG_RDATA[1]__0\(6)
    );
\eng_slv_rdata[30]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[1][7]\(0),
      I4 => \ENG_RADDR_reg[1][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_43_n_0\
    );
\eng_slv_rdata[31]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[1][6]\,
      I2 => \eng_slv_rdata[31]_i_58_n_0\,
      O => \ENG_RDATA[1]__0\(7)
    );
\eng_slv_rdata[31]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[1][7]\(0),
      I4 => \ENG_RADDR_reg[1][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_58_n_0\
    );
\pattern_lenght_changed_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__0_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[1]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__0_n_0\,
      I5 => \pattern_lenght_changed_i_2__0_n_0\,
      O => \pattern_lenght_changed_i_1__0_n_0\
    );
\pattern_lenght_changed_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__0_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__0_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__0_n_0\,
      I2 => \ram_addra[0]_i_2__0_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__0_n_0\,
      O => \ram_addra[0]_i_1__0_n_0\
    );
\ram_addra[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__0_n_0\,
      I5 => \ram_addra[0]_i_4__0_n_0\,
      O => \ram_addra[0]_i_2__0_n_0\
    );
\ram_addra[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__0_n_0\
    );
\ram_addra[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__0_n_0\
    );
\ram_addra[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__0_n_0\,
      I4 => \ram_addra[7]_i_4__0_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__0_n_0\
    );
\ram_addra[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__0_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__0_n_0\,
      I3 => \ram_addra[7]_i_4__0_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__0_n_0\
    );
\ram_addra[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__0_n_0\
    );
\ram_addra[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__0_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__0_n_0\,
      I4 => \ram_addra[7]_i_4__0_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__0_n_0\
    );
\ram_addra[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__0_n_0\
    );
\ram_addra[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__0_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__0_n_0\,
      I4 => \ram_addra[7]_i_4__0_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__0_n_0\
    );
\ram_addra[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__0_n_0\
    );
\ram_addra[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__0_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__0_n_0\,
      I4 => \ram_addra[7]_i_4__0_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__0_n_0\
    );
\ram_addra[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__0_n_0\
    );
\ram_addra[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__0_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__0_n_0\,
      I4 => \ram_addra[7]_i_4__0_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__0_n_0\
    );
\ram_addra[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__0_n_0\
    );
\ram_addra[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__0_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__0_n_0\,
      I4 => \ram_addra[7]_i_4__0_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__0_n_0\
    );
\ram_addra[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__0_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__0_n_0\
    );
\ram_addra[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__0_n_0\,
      I5 => \ram_addra[7]_i_6__0_n_0\,
      O => \ram_addra[7]_i_3__0_n_0\
    );
\ram_addra[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__0_n_0\,
      I5 => \ram_addra[7]_i_8__0_n_0\,
      O => \ram_addra[7]_i_4__0_n_0\
    );
\ram_addra[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__0_n_0\
    );
\ram_addra[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__0_n_0\
    );
\ram_addra[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__0_n_0\
    );
\ram_addra[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__0_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__0_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__0_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__0_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__0_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__0_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__0_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__0_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__0_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__0_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__0_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__0_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[1][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[1][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[1][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[1][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[1][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[1][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[1][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[1][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__17\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[1]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(6),
      I1 => \ENG_WEN_reg[1]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(5),
      I1 => \ENG_WEN_reg[1]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(4),
      I1 => \ENG_WEN_reg[1]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(3),
      I1 => \ENG_WEN_reg[1]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(2),
      I1 => \ENG_WEN_reg[1]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(1),
      I1 => \ENG_WEN_reg[1]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(0),
      I1 => \ENG_WEN_reg[1]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[1]\,
      I2 => \ENG_RADDR_reg[1][7]\(7),
      I3 => \ENG_REN_reg[1]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[1]\,
      I2 => \ENG_RADDR_reg[1][7]\(6),
      I3 => \ENG_REN_reg[1]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[1]\,
      I2 => \ENG_RADDR_reg[1][7]\(5),
      I3 => \ENG_REN_reg[1]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[1]\,
      I2 => \ENG_RADDR_reg[1][7]\(4),
      I3 => \ENG_REN_reg[1]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[1]\,
      I2 => \ENG_RADDR_reg[1][7]\(3),
      I3 => \ENG_REN_reg[1]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[1]\,
      I2 => \ENG_RADDR_reg[1][7]\(2),
      I3 => \ENG_REN_reg[1]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[1]\,
      I2 => \ENG_RADDR_reg[1][7]\(1),
      I3 => \ENG_REN_reg[1]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[1]\,
      I2 => \ENG_RADDR_reg[1][7]\(0),
      I3 => \ENG_REN_reg[1]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[1][7]\(7),
      I1 => \ENG_WEN_reg[1]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__3\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[2]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drop_packet_reg : out STD_LOGIC;
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[2]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[2][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[2][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[2]\ : in STD_LOGIC;
    \ENG_RADDR_reg[2][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC;
    PATTERN_FOUNDED_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PATTERN_FOUNDED_reg_1 : in STD_LOGIC;
    PATTERN_FOUNDED_reg_2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    drop_packet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__3\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__3\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__3\ is
  signal \FSM_sequential_sm_state_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__1_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__1_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__1_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__1_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__1_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__1_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__1_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__1_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__1_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__1_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__1_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__1_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__1_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__1_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__1_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__1_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__1_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__1_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__1_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drop_packet_i_2_n_0 : STD_LOGIC;
  signal \eng_slv_rdata[24]_i_44_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_44_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_44_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_44_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_44_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_44_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_44_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_60_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__1_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__1_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__1_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__1_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__1\ : label is "soft_lutpair89";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__1_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__1_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__1_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__1_n_0\
    );
\PATTERN_FOUNDED_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__1_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__1_n_0\
    );
\PATTERN_FOUNDED_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__1_n_0\
    );
\PATTERN_FOUNDED_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__1_n_0\
    );
\PATTERN_FOUNDED_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__1_n_0\
    );
\PATTERN_FOUNDED_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__1_n_0\
    );
\PATTERN_FOUNDED_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__1_n_0\
    );
\PATTERN_FOUNDED_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__1_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__1_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__1_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__1_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__1_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__1_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__1_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__1_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__1_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__1_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__1_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__1_n_0\
    );
\_ram_addrb[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__1_n_0\,
      O => \_ram_addrb[0]_i_1__1_n_0\
    );
\_ram_addrb[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__1_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__1_n_0\
    );
\_ram_addrb[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__1_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__1_n_0\
    );
\_ram_addrb[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__1_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__1_n_0\
    );
\_ram_addrb[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__1_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__1_n_0\
    );
\_ram_addrb[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__1_n_0\,
      I1 => \_ram_addrb[5]_i_2__1_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__1_n_0\
    );
\_ram_addrb[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__1_n_0\
    );
\_ram_addrb[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__1_n_0\,
      I1 => \_ram_addrb[7]_i_3__1_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__1_n_0\
    );
\_ram_addrb[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__1_n_0\,
      I1 => \_ram_addrb[7]_i_3__1_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__1_n_0\
    );
\_ram_addrb[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__1_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__1_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__1_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__1_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__1_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__1_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__1_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__1_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__1_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__1_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__1_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__1_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__1_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__1_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__1_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__1_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__1_n_0\
    );
\back_value[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__1_n_0\
    );
\back_value[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__1_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__1_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__1_n_0\,
      I4 => \back_value[7]_i_6__1_n_0\,
      I5 => \ram_addra[7]_i_3__1_n_0\,
      O => \back_value[7]_i_3__1_n_0\
    );
\back_value[7]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__1_n_0\
    );
\back_value[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[2]\,
      I2 => \ENG_RADDR_reg[2][7]\(3),
      I3 => \ENG_WEN_reg[2]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__1_n_0\
    );
\back_value[7]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__1_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__1_n_0\,
      I4 => \back_value[7]_i_9__1_n_0\,
      I5 => \back_value[7]_i_10__1_n_0\,
      O => \back_value[7]_i_6__1_n_0\
    );
\back_value[7]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__1_n_0\
    );
\back_value[7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__1_n_0\
    );
\back_value[7]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__1_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__1_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__1_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__1_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__1_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__1_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__1_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__1_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__1_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__1_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__1_n_0\,
      I3 => \ENG_WEN_reg[2]\,
      O => \config_reg[0]_i_1__1_n_0\
    );
\config_reg[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(0),
      I1 => \ENG_WEN_reg[2]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__1_n_0\,
      I4 => \config_reg[23]_i_6__1_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__1_n_0\
    );
\config_reg[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__1_n_0\
    );
\config_reg[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(2),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(3),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(4),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__1_n_0\
    );
\config_reg[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(5),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(6),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__1_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__1_n_0\,
      O => \config_reg[15]_i_1__1_n_0\
    );
\config_reg[15]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(7),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__1_n_0\,
      I1 => \config_reg[23]_i_8__1_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[2]\,
      O => \config_reg[15]_i_3__1_n_0\
    );
\config_reg[15]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__1_n_0\,
      O => \config_reg[15]_i_4__1_n_0\
    );
\config_reg[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[2][7]\(0),
      I2 => \ENG_WEN_reg[2]\,
      I3 => \config_reg[23]_i_6__1_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(1),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(2),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(3),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__1_n_0\,
      I2 => \config_reg[1]_i_2__1_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__1_n_0\,
      I5 => \ENG_WEN_reg[2]\,
      O => \config_reg[1]_i_1__1_n_0\
    );
\config_reg[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__1_n_0\
    );
\config_reg[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(4),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(5),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(6),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__1_n_0\
    );
\config_reg[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__1_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[2]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__1_n_0\,
      I5 => \config_reg[23]_i_5__1_n_0\,
      O => \config_reg[23]_i_1__1_n_0\
    );
\config_reg[23]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(7),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__1_n_0\,
      I1 => \config_reg[23]_i_9__1_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__1_n_0\
    );
\config_reg[23]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[2]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__1_n_0\
    );
\config_reg[23]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__1_n_0\
    );
\config_reg[23]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__1_n_0\
    );
\config_reg[23]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__1_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__1_n_0\
    );
\config_reg[23]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__1_n_0\
    );
\config_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__1_n_0\
    );
\config_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__1_n_0\
    );
\config_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__1_n_0\
    );
\config_reg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__1_n_0\
    );
\config_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__1_n_0\
    );
\config_reg[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__1_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__1_n_0\
    );
\config_reg[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__1_n_0\
    );
\config_reg[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(0),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(1),
      I1 => \config_reg[23]_i_6__1_n_0\,
      I2 => \ENG_WEN_reg[2]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__1_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__1_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__1_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__1_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__1_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__1_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__1_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__1_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__1_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__1_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__1_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__1_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__1_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__1_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__1_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__1_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__1_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__1_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__1_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__1_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__1_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__1_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__1_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__1_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__1_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__1_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__1_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__1_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__1_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__1_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__1_n_0\,
      D => \config_reg[2]_i_1__1_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__1_n_0\,
      D => \config_reg[3]_i_1__1_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__1_n_0\,
      D => \config_reg[4]_i_1__1_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__1_n_0\,
      D => \config_reg[5]_i_1__1_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__1_n_0\,
      D => \config_reg[6]_i_1__1_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__1_n_0\,
      D => \config_reg[7]_i_2__1_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__1_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__1_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
drop_packet_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => drop_packet_i_2_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \syncstages_ff_reg[1]\,
      I4 => drop_packet,
      O => drop_packet_reg
    );
drop_packet_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^debug_engine_match\(0),
      I1 => PATTERN_FOUNDED_reg_0(2),
      I2 => PATTERN_FOUNDED_reg_0(0),
      I3 => PATTERN_FOUNDED_reg_0(1),
      I4 => PATTERN_FOUNDED_reg_1,
      I5 => PATTERN_FOUNDED_reg_2,
      O => drop_packet_i_2_n_0
    );
\eng_slv_rdata[24]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[2][6]\,
      I2 => \eng_slv_rdata[24]_i_44_n_0\,
      O => \ENG_RDATA[2]__0\(0)
    );
\eng_slv_rdata[24]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[2][7]\(0),
      I4 => \ENG_RADDR_reg[2][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_44_n_0\
    );
\eng_slv_rdata[25]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[2][6]\,
      I2 => \eng_slv_rdata[25]_i_44_n_0\,
      O => \ENG_RDATA[2]__0\(1)
    );
\eng_slv_rdata[25]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[2][7]\(0),
      I4 => \ENG_RADDR_reg[2][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_44_n_0\
    );
\eng_slv_rdata[26]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[2][6]\,
      I2 => \eng_slv_rdata[26]_i_44_n_0\,
      O => \ENG_RDATA[2]__0\(2)
    );
\eng_slv_rdata[26]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[2][7]\(0),
      I4 => \ENG_RADDR_reg[2][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_44_n_0\
    );
\eng_slv_rdata[27]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[2][6]\,
      I2 => \eng_slv_rdata[27]_i_44_n_0\,
      O => \ENG_RDATA[2]__0\(3)
    );
\eng_slv_rdata[27]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[2][7]\(0),
      I4 => \ENG_RADDR_reg[2][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_44_n_0\
    );
\eng_slv_rdata[28]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[2][6]\,
      I2 => \eng_slv_rdata[28]_i_44_n_0\,
      O => \ENG_RDATA[2]__0\(4)
    );
\eng_slv_rdata[28]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[2][7]\(1),
      I4 => \ENG_RADDR_reg[2][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_44_n_0\
    );
\eng_slv_rdata[29]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[2][6]\,
      I2 => \eng_slv_rdata[29]_i_44_n_0\,
      O => \ENG_RDATA[2]__0\(5)
    );
\eng_slv_rdata[29]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[2][7]\(0),
      I4 => \ENG_RADDR_reg[2][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_44_n_0\
    );
\eng_slv_rdata[30]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[2][6]\,
      I2 => \eng_slv_rdata[30]_i_44_n_0\,
      O => \ENG_RDATA[2]__0\(6)
    );
\eng_slv_rdata[30]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[2][7]\(0),
      I4 => \ENG_RADDR_reg[2][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_44_n_0\
    );
\eng_slv_rdata[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[2][6]\,
      I2 => \eng_slv_rdata[31]_i_60_n_0\,
      O => \ENG_RDATA[2]__0\(7)
    );
\eng_slv_rdata[31]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[2][7]\(0),
      I4 => \ENG_RADDR_reg[2][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_60_n_0\
    );
\pattern_lenght_changed_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__1_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[2]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__1_n_0\,
      I5 => \pattern_lenght_changed_i_2__1_n_0\,
      O => \pattern_lenght_changed_i_1__1_n_0\
    );
\pattern_lenght_changed_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[2]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__1_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__1_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__1_n_0\,
      I2 => \ram_addra[0]_i_2__1_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__1_n_0\,
      O => \ram_addra[0]_i_1__1_n_0\
    );
\ram_addra[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__1_n_0\,
      I5 => \ram_addra[0]_i_4__1_n_0\,
      O => \ram_addra[0]_i_2__1_n_0\
    );
\ram_addra[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__1_n_0\
    );
\ram_addra[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__1_n_0\
    );
\ram_addra[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__1_n_0\,
      I4 => \ram_addra[7]_i_4__1_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__1_n_0\
    );
\ram_addra[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__1_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__1_n_0\,
      I3 => \ram_addra[7]_i_4__1_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__1_n_0\
    );
\ram_addra[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__1_n_0\
    );
\ram_addra[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__1_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__1_n_0\,
      I4 => \ram_addra[7]_i_4__1_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__1_n_0\
    );
\ram_addra[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__1_n_0\
    );
\ram_addra[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__1_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__1_n_0\,
      I4 => \ram_addra[7]_i_4__1_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__1_n_0\
    );
\ram_addra[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__1_n_0\
    );
\ram_addra[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__1_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__1_n_0\,
      I4 => \ram_addra[7]_i_4__1_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__1_n_0\
    );
\ram_addra[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__1_n_0\
    );
\ram_addra[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__1_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__1_n_0\,
      I4 => \ram_addra[7]_i_4__1_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__1_n_0\
    );
\ram_addra[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__1_n_0\
    );
\ram_addra[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__1_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__1_n_0\,
      I4 => \ram_addra[7]_i_4__1_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__1_n_0\
    );
\ram_addra[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__1_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__1_n_0\
    );
\ram_addra[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__1_n_0\,
      I5 => \ram_addra[7]_i_6__1_n_0\,
      O => \ram_addra[7]_i_3__1_n_0\
    );
\ram_addra[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__1_n_0\,
      I5 => \ram_addra[7]_i_8__1_n_0\,
      O => \ram_addra[7]_i_4__1_n_0\
    );
\ram_addra[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__1_n_0\
    );
\ram_addra[7]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__1_n_0\
    );
\ram_addra[7]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__1_n_0\
    );
\ram_addra[7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__1_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__1_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__1_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__1_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__1_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__1_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__1_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__1_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__1_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__1_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__1_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__1_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[2][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[2][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[2][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[2][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[2][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[2][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[2][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[2][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__18\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[2]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(6),
      I1 => \ENG_WEN_reg[2]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(5),
      I1 => \ENG_WEN_reg[2]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(4),
      I1 => \ENG_WEN_reg[2]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(3),
      I1 => \ENG_WEN_reg[2]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(2),
      I1 => \ENG_WEN_reg[2]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(1),
      I1 => \ENG_WEN_reg[2]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(0),
      I1 => \ENG_WEN_reg[2]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[2]\,
      I2 => \ENG_RADDR_reg[2][7]\(7),
      I3 => \ENG_REN_reg[2]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[2]\,
      I2 => \ENG_RADDR_reg[2][7]\(6),
      I3 => \ENG_REN_reg[2]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[2]\,
      I2 => \ENG_RADDR_reg[2][7]\(5),
      I3 => \ENG_REN_reg[2]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[2]\,
      I2 => \ENG_RADDR_reg[2][7]\(4),
      I3 => \ENG_REN_reg[2]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[2]\,
      I2 => \ENG_RADDR_reg[2][7]\(3),
      I3 => \ENG_REN_reg[2]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[2]\,
      I2 => \ENG_RADDR_reg[2][7]\(2),
      I3 => \ENG_REN_reg[2]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[2]\,
      I2 => \ENG_RADDR_reg[2][7]\(1),
      I3 => \ENG_REN_reg[2]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[2]\,
      I2 => \ENG_RADDR_reg[2][7]\(0),
      I3 => \ENG_REN_reg[2]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[2][7]\(7),
      I1 => \ENG_WEN_reg[2]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__4\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[3]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[3]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[3][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[3][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[3]\ : in STD_LOGIC;
    \ENG_RADDR_reg[3][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__4\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__4\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__4\ is
  signal \FSM_sequential_sm_state_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__2_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__2_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__2_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__2_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__2_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__2_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__2_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__2_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__2_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__2_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__2_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__2_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__2_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__2_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__2_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__2_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__2_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__2_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__2_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__2_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__2_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__2_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__2_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__2_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__2_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__2_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__2_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_45_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_45_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_45_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_45_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_45_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_45_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_45_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_62_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__2_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__2_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__2_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__2_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__2\ : label is "soft_lutpair94";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__2_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__2_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__2_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__2_n_0\
    );
\PATTERN_FOUNDED_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__2_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__2_n_0\
    );
\PATTERN_FOUNDED_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__2_n_0\
    );
\PATTERN_FOUNDED_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__2_n_0\
    );
\PATTERN_FOUNDED_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__2_n_0\
    );
\PATTERN_FOUNDED_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__2_n_0\
    );
\PATTERN_FOUNDED_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__2_n_0\
    );
\PATTERN_FOUNDED_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__2_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__2_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__2_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__2_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__2_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__2_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__2_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__2_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__2_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__2_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__2_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__2_n_0\
    );
\_ram_addrb[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__2_n_0\,
      O => \_ram_addrb[0]_i_1__2_n_0\
    );
\_ram_addrb[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__2_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__2_n_0\
    );
\_ram_addrb[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__2_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__2_n_0\
    );
\_ram_addrb[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__2_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__2_n_0\
    );
\_ram_addrb[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__2_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__2_n_0\
    );
\_ram_addrb[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__2_n_0\,
      I1 => \_ram_addrb[5]_i_2__2_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__2_n_0\
    );
\_ram_addrb[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__2_n_0\
    );
\_ram_addrb[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__2_n_0\,
      I1 => \_ram_addrb[7]_i_3__2_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__2_n_0\
    );
\_ram_addrb[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__2_n_0\,
      I1 => \_ram_addrb[7]_i_3__2_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__2_n_0\
    );
\_ram_addrb[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__2_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__2_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__2_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__2_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__2_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__2_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__2_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__2_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__2_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__2_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__2_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__2_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__2_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__2_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__2_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__2_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__2_n_0\
    );
\back_value[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__2_n_0\
    );
\back_value[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__2_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__2_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__2_n_0\,
      I4 => \back_value[7]_i_6__2_n_0\,
      I5 => \ram_addra[7]_i_3__2_n_0\,
      O => \back_value[7]_i_3__2_n_0\
    );
\back_value[7]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__2_n_0\
    );
\back_value[7]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[3]\,
      I2 => \ENG_RADDR_reg[3][7]\(3),
      I3 => \ENG_WEN_reg[3]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__2_n_0\
    );
\back_value[7]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__2_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__2_n_0\,
      I4 => \back_value[7]_i_9__2_n_0\,
      I5 => \back_value[7]_i_10__2_n_0\,
      O => \back_value[7]_i_6__2_n_0\
    );
\back_value[7]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__2_n_0\
    );
\back_value[7]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__2_n_0\
    );
\back_value[7]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__2_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__2_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__2_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__2_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__2_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__2_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__2_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__2_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__2_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__2_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__2_n_0\,
      I3 => \ENG_WEN_reg[3]\,
      O => \config_reg[0]_i_1__2_n_0\
    );
\config_reg[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(0),
      I1 => \ENG_WEN_reg[3]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__2_n_0\,
      I4 => \config_reg[23]_i_6__2_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__2_n_0\
    );
\config_reg[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__2_n_0\
    );
\config_reg[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(2),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(3),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(4),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__2_n_0\
    );
\config_reg[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(5),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(6),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__2_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__2_n_0\,
      O => \config_reg[15]_i_1__2_n_0\
    );
\config_reg[15]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(7),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__2_n_0\,
      I1 => \config_reg[23]_i_8__2_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[3]\,
      O => \config_reg[15]_i_3__2_n_0\
    );
\config_reg[15]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__2_n_0\,
      O => \config_reg[15]_i_4__2_n_0\
    );
\config_reg[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[3][7]\(0),
      I2 => \ENG_WEN_reg[3]\,
      I3 => \config_reg[23]_i_6__2_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(1),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(2),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(3),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__2_n_0\,
      I2 => \config_reg[1]_i_2__2_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__2_n_0\,
      I5 => \ENG_WEN_reg[3]\,
      O => \config_reg[1]_i_1__2_n_0\
    );
\config_reg[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__2_n_0\
    );
\config_reg[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(4),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(5),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(6),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__2_n_0\
    );
\config_reg[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__2_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[3]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__2_n_0\,
      I5 => \config_reg[23]_i_5__2_n_0\,
      O => \config_reg[23]_i_1__2_n_0\
    );
\config_reg[23]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(7),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__2_n_0\,
      I1 => \config_reg[23]_i_9__2_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__2_n_0\
    );
\config_reg[23]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[3]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__2_n_0\
    );
\config_reg[23]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[3]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__2_n_0\
    );
\config_reg[23]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__2_n_0\
    );
\config_reg[23]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__2_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__2_n_0\
    );
\config_reg[23]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__2_n_0\
    );
\config_reg[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__2_n_0\
    );
\config_reg[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__2_n_0\
    );
\config_reg[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__2_n_0\
    );
\config_reg[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__2_n_0\
    );
\config_reg[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__2_n_0\
    );
\config_reg[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__2_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__2_n_0\
    );
\config_reg[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__2_n_0\
    );
\config_reg[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(0),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(1),
      I1 => \config_reg[23]_i_6__2_n_0\,
      I2 => \ENG_WEN_reg[3]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__2_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__2_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__2_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__2_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__2_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__2_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__2_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__2_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__2_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__2_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__2_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__2_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__2_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__2_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__2_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__2_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__2_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__2_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__2_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__2_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__2_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__2_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__2_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__2_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__2_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__2_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__2_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__2_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__2_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__2_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__2_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__2_n_0\,
      D => \config_reg[2]_i_1__2_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__2_n_0\,
      D => \config_reg[3]_i_1__2_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__2_n_0\,
      D => \config_reg[4]_i_1__2_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__2_n_0\,
      D => \config_reg[5]_i_1__2_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__2_n_0\,
      D => \config_reg[6]_i_1__2_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__2_n_0\,
      D => \config_reg[7]_i_2__2_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__2_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__2_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[3][6]\,
      I2 => \eng_slv_rdata[24]_i_45_n_0\,
      O => \ENG_RDATA[3]__0\(0)
    );
\eng_slv_rdata[24]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[3][7]\(0),
      I4 => \ENG_RADDR_reg[3][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_45_n_0\
    );
\eng_slv_rdata[25]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[3][6]\,
      I2 => \eng_slv_rdata[25]_i_45_n_0\,
      O => \ENG_RDATA[3]__0\(1)
    );
\eng_slv_rdata[25]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[3][7]\(0),
      I4 => \ENG_RADDR_reg[3][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_45_n_0\
    );
\eng_slv_rdata[26]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[3][6]\,
      I2 => \eng_slv_rdata[26]_i_45_n_0\,
      O => \ENG_RDATA[3]__0\(2)
    );
\eng_slv_rdata[26]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[3][7]\(0),
      I4 => \ENG_RADDR_reg[3][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_45_n_0\
    );
\eng_slv_rdata[27]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[3][6]\,
      I2 => \eng_slv_rdata[27]_i_45_n_0\,
      O => \ENG_RDATA[3]__0\(3)
    );
\eng_slv_rdata[27]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[3][7]\(0),
      I4 => \ENG_RADDR_reg[3][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_45_n_0\
    );
\eng_slv_rdata[28]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[3][6]\,
      I2 => \eng_slv_rdata[28]_i_45_n_0\,
      O => \ENG_RDATA[3]__0\(4)
    );
\eng_slv_rdata[28]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[3][7]\(1),
      I4 => \ENG_RADDR_reg[3][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_45_n_0\
    );
\eng_slv_rdata[29]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[3][6]\,
      I2 => \eng_slv_rdata[29]_i_45_n_0\,
      O => \ENG_RDATA[3]__0\(5)
    );
\eng_slv_rdata[29]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[3][7]\(0),
      I4 => \ENG_RADDR_reg[3][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_45_n_0\
    );
\eng_slv_rdata[30]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[3][6]\,
      I2 => \eng_slv_rdata[30]_i_45_n_0\,
      O => \ENG_RDATA[3]__0\(6)
    );
\eng_slv_rdata[30]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[3][7]\(0),
      I4 => \ENG_RADDR_reg[3][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_45_n_0\
    );
\eng_slv_rdata[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[3][6]\,
      I2 => \eng_slv_rdata[31]_i_62_n_0\,
      O => \ENG_RDATA[3]__0\(7)
    );
\eng_slv_rdata[31]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[3][7]\(0),
      I4 => \ENG_RADDR_reg[3][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_62_n_0\
    );
\pattern_lenght_changed_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__2_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[3]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__2_n_0\,
      I5 => \pattern_lenght_changed_i_2__2_n_0\,
      O => \pattern_lenght_changed_i_1__2_n_0\
    );
\pattern_lenght_changed_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[3]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__2_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__2_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__2_n_0\,
      I2 => \ram_addra[0]_i_2__2_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__2_n_0\,
      O => \ram_addra[0]_i_1__2_n_0\
    );
\ram_addra[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__2_n_0\,
      I5 => \ram_addra[0]_i_4__2_n_0\,
      O => \ram_addra[0]_i_2__2_n_0\
    );
\ram_addra[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__2_n_0\
    );
\ram_addra[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__2_n_0\
    );
\ram_addra[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__2_n_0\,
      I4 => \ram_addra[7]_i_4__2_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__2_n_0\
    );
\ram_addra[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__2_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__2_n_0\,
      I3 => \ram_addra[7]_i_4__2_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__2_n_0\
    );
\ram_addra[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__2_n_0\
    );
\ram_addra[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__2_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__2_n_0\,
      I4 => \ram_addra[7]_i_4__2_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__2_n_0\
    );
\ram_addra[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__2_n_0\
    );
\ram_addra[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__2_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__2_n_0\,
      I4 => \ram_addra[7]_i_4__2_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__2_n_0\
    );
\ram_addra[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__2_n_0\
    );
\ram_addra[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__2_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__2_n_0\,
      I4 => \ram_addra[7]_i_4__2_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__2_n_0\
    );
\ram_addra[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__2_n_0\
    );
\ram_addra[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__2_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__2_n_0\,
      I4 => \ram_addra[7]_i_4__2_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__2_n_0\
    );
\ram_addra[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__2_n_0\
    );
\ram_addra[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__2_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__2_n_0\,
      I4 => \ram_addra[7]_i_4__2_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__2_n_0\
    );
\ram_addra[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__2_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__2_n_0\
    );
\ram_addra[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__2_n_0\,
      I5 => \ram_addra[7]_i_6__2_n_0\,
      O => \ram_addra[7]_i_3__2_n_0\
    );
\ram_addra[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__2_n_0\,
      I5 => \ram_addra[7]_i_8__2_n_0\,
      O => \ram_addra[7]_i_4__2_n_0\
    );
\ram_addra[7]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__2_n_0\
    );
\ram_addra[7]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__2_n_0\
    );
\ram_addra[7]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__2_n_0\
    );
\ram_addra[7]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__2_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__2_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__2_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__2_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__2_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__2_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__2_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__2_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__2_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__2_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__2_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__2_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[3][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[3][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[3][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[3][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[3][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[3][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[3][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[3][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__19\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[3]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(6),
      I1 => \ENG_WEN_reg[3]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(5),
      I1 => \ENG_WEN_reg[3]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(4),
      I1 => \ENG_WEN_reg[3]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(3),
      I1 => \ENG_WEN_reg[3]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(2),
      I1 => \ENG_WEN_reg[3]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(1),
      I1 => \ENG_WEN_reg[3]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(0),
      I1 => \ENG_WEN_reg[3]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[3]\,
      I2 => \ENG_RADDR_reg[3][7]\(7),
      I3 => \ENG_REN_reg[3]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[3]\,
      I2 => \ENG_RADDR_reg[3][7]\(6),
      I3 => \ENG_REN_reg[3]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[3]\,
      I2 => \ENG_RADDR_reg[3][7]\(5),
      I3 => \ENG_REN_reg[3]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[3]\,
      I2 => \ENG_RADDR_reg[3][7]\(4),
      I3 => \ENG_REN_reg[3]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[3]\,
      I2 => \ENG_RADDR_reg[3][7]\(3),
      I3 => \ENG_REN_reg[3]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[3]\,
      I2 => \ENG_RADDR_reg[3][7]\(2),
      I3 => \ENG_REN_reg[3]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[3]\,
      I2 => \ENG_RADDR_reg[3][7]\(1),
      I3 => \ENG_REN_reg[3]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[3]\,
      I2 => \ENG_RADDR_reg[3][7]\(0),
      I3 => \ENG_REN_reg[3]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[3][7]\(7),
      I1 => \ENG_WEN_reg[3]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__5\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[4]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[4]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[4][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[4][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[4]\ : in STD_LOGIC;
    \ENG_RADDR_reg[4][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__5\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__5\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__5\ is
  signal \FSM_sequential_sm_state_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__3_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__3_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__3_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__3_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__3_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__3_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__3_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__3_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__3_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__3_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__3_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__3_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__3_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__3_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__3_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__3_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__3_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__3_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__3_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__3_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__3_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__3_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__3_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__3_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__3_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__3_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__3_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__3_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__3_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__3_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__3_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__3_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__3_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__3_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__3_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__3_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_38_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_38_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_38_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_38_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_38_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_38_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_38_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_48_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__3_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__3_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__3_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__3_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__3_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__3_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__3\ : label is "soft_lutpair100";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__3_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__3_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__3_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__3_n_0\
    );
\PATTERN_FOUNDED_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__3_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__3_n_0\
    );
\PATTERN_FOUNDED_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__3_n_0\
    );
\PATTERN_FOUNDED_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__3_n_0\
    );
\PATTERN_FOUNDED_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__3_n_0\
    );
\PATTERN_FOUNDED_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__3_n_0\
    );
\PATTERN_FOUNDED_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__3_n_0\
    );
\PATTERN_FOUNDED_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__3_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__3_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__3_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__3_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__3_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__3_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__3_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__3_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__3_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__3_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__3_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__3_n_0\
    );
\_ram_addrb[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__3_n_0\,
      O => \_ram_addrb[0]_i_1__3_n_0\
    );
\_ram_addrb[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__3_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__3_n_0\
    );
\_ram_addrb[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__3_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__3_n_0\
    );
\_ram_addrb[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__3_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__3_n_0\
    );
\_ram_addrb[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__3_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__3_n_0\
    );
\_ram_addrb[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__3_n_0\,
      I1 => \_ram_addrb[5]_i_2__3_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__3_n_0\
    );
\_ram_addrb[5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__3_n_0\
    );
\_ram_addrb[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__3_n_0\,
      I1 => \_ram_addrb[7]_i_3__3_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__3_n_0\
    );
\_ram_addrb[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__3_n_0\,
      I1 => \_ram_addrb[7]_i_3__3_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__3_n_0\
    );
\_ram_addrb[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__3_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__3_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__3_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__3_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__3_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__3_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__3_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__3_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__3_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__3_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__3_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__3_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__3_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__3_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__3_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__3_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__3_n_0\
    );
\back_value[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__3_n_0\
    );
\back_value[7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__3_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__3_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__3_n_0\,
      I4 => \back_value[7]_i_6__3_n_0\,
      I5 => \ram_addra[7]_i_3__3_n_0\,
      O => \back_value[7]_i_3__3_n_0\
    );
\back_value[7]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__3_n_0\
    );
\back_value[7]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[4]\,
      I2 => \ENG_RADDR_reg[4][7]\(3),
      I3 => \ENG_WEN_reg[4]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__3_n_0\
    );
\back_value[7]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__3_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__3_n_0\,
      I4 => \back_value[7]_i_9__3_n_0\,
      I5 => \back_value[7]_i_10__3_n_0\,
      O => \back_value[7]_i_6__3_n_0\
    );
\back_value[7]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__3_n_0\
    );
\back_value[7]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__3_n_0\
    );
\back_value[7]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__3_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__3_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__3_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__3_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__3_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__3_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__3_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__3_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__3_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__3_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__3_n_0\,
      I3 => \ENG_WEN_reg[4]\,
      O => \config_reg[0]_i_1__3_n_0\
    );
\config_reg[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(0),
      I1 => \ENG_WEN_reg[4]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__3_n_0\,
      I4 => \config_reg[23]_i_6__3_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__3_n_0\
    );
\config_reg[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__3_n_0\
    );
\config_reg[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(2),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(3),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(4),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__3_n_0\
    );
\config_reg[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(5),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(6),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__3_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__3_n_0\,
      O => \config_reg[15]_i_1__3_n_0\
    );
\config_reg[15]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(7),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__3_n_0\,
      I1 => \config_reg[23]_i_8__3_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[4]\,
      O => \config_reg[15]_i_3__3_n_0\
    );
\config_reg[15]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__3_n_0\,
      O => \config_reg[15]_i_4__3_n_0\
    );
\config_reg[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[4][7]\(0),
      I2 => \ENG_WEN_reg[4]\,
      I3 => \config_reg[23]_i_6__3_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(1),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(2),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(3),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__3_n_0\,
      I2 => \config_reg[1]_i_2__3_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__3_n_0\,
      I5 => \ENG_WEN_reg[4]\,
      O => \config_reg[1]_i_1__3_n_0\
    );
\config_reg[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__3_n_0\
    );
\config_reg[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(4),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(5),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(6),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__3_n_0\
    );
\config_reg[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__3_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[4]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__3_n_0\,
      I5 => \config_reg[23]_i_5__3_n_0\,
      O => \config_reg[23]_i_1__3_n_0\
    );
\config_reg[23]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(7),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__3_n_0\,
      I1 => \config_reg[23]_i_9__3_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__3_n_0\
    );
\config_reg[23]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[4]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__3_n_0\
    );
\config_reg[23]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[4]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__3_n_0\
    );
\config_reg[23]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__3_n_0\
    );
\config_reg[23]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__3_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__3_n_0\
    );
\config_reg[23]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__3_n_0\
    );
\config_reg[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__3_n_0\
    );
\config_reg[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__3_n_0\
    );
\config_reg[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__3_n_0\
    );
\config_reg[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__3_n_0\
    );
\config_reg[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__3_n_0\
    );
\config_reg[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__3_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__3_n_0\
    );
\config_reg[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__3_n_0\
    );
\config_reg[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(0),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(1),
      I1 => \config_reg[23]_i_6__3_n_0\,
      I2 => \ENG_WEN_reg[4]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__3_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__3_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__3_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__3_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__3_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__3_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__3_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__3_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__3_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__3_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__3_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__3_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__3_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__3_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__3_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__3_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__3_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__3_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__3_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__3_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__3_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__3_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__3_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__3_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__3_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__3_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__3_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__3_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__3_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__3_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__3_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__3_n_0\,
      D => \config_reg[2]_i_1__3_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__3_n_0\,
      D => \config_reg[3]_i_1__3_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__3_n_0\,
      D => \config_reg[4]_i_1__3_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__3_n_0\,
      D => \config_reg[5]_i_1__3_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__3_n_0\,
      D => \config_reg[6]_i_1__3_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__3_n_0\,
      D => \config_reg[7]_i_2__3_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__3_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__3_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[4][6]\,
      I2 => \eng_slv_rdata[24]_i_38_n_0\,
      O => \ENG_RDATA[4]__0\(0)
    );
\eng_slv_rdata[24]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[4][7]\(0),
      I4 => \ENG_RADDR_reg[4][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_38_n_0\
    );
\eng_slv_rdata[25]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[4][6]\,
      I2 => \eng_slv_rdata[25]_i_38_n_0\,
      O => \ENG_RDATA[4]__0\(1)
    );
\eng_slv_rdata[25]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[4][7]\(0),
      I4 => \ENG_RADDR_reg[4][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_38_n_0\
    );
\eng_slv_rdata[26]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[4][6]\,
      I2 => \eng_slv_rdata[26]_i_38_n_0\,
      O => \ENG_RDATA[4]__0\(2)
    );
\eng_slv_rdata[26]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[4][7]\(0),
      I4 => \ENG_RADDR_reg[4][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_38_n_0\
    );
\eng_slv_rdata[27]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[4][6]\,
      I2 => \eng_slv_rdata[27]_i_38_n_0\,
      O => \ENG_RDATA[4]__0\(3)
    );
\eng_slv_rdata[27]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[4][7]\(0),
      I4 => \ENG_RADDR_reg[4][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_38_n_0\
    );
\eng_slv_rdata[28]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[4][6]\,
      I2 => \eng_slv_rdata[28]_i_38_n_0\,
      O => \ENG_RDATA[4]__0\(4)
    );
\eng_slv_rdata[28]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[4][7]\(1),
      I4 => \ENG_RADDR_reg[4][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_38_n_0\
    );
\eng_slv_rdata[29]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[4][6]\,
      I2 => \eng_slv_rdata[29]_i_38_n_0\,
      O => \ENG_RDATA[4]__0\(5)
    );
\eng_slv_rdata[29]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[4][7]\(0),
      I4 => \ENG_RADDR_reg[4][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_38_n_0\
    );
\eng_slv_rdata[30]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[4][6]\,
      I2 => \eng_slv_rdata[30]_i_38_n_0\,
      O => \ENG_RDATA[4]__0\(6)
    );
\eng_slv_rdata[30]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[4][7]\(0),
      I4 => \ENG_RADDR_reg[4][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_38_n_0\
    );
\eng_slv_rdata[31]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[4][6]\,
      I2 => \eng_slv_rdata[31]_i_48_n_0\,
      O => \ENG_RDATA[4]__0\(7)
    );
\eng_slv_rdata[31]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[4][7]\(0),
      I4 => \ENG_RADDR_reg[4][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_48_n_0\
    );
\pattern_lenght_changed_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__3_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[4]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__3_n_0\,
      I5 => \pattern_lenght_changed_i_2__3_n_0\,
      O => \pattern_lenght_changed_i_1__3_n_0\
    );
\pattern_lenght_changed_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[4]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__3_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__3_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__3_n_0\,
      I2 => \ram_addra[0]_i_2__3_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__3_n_0\,
      O => \ram_addra[0]_i_1__3_n_0\
    );
\ram_addra[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__3_n_0\,
      I5 => \ram_addra[0]_i_4__3_n_0\,
      O => \ram_addra[0]_i_2__3_n_0\
    );
\ram_addra[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__3_n_0\
    );
\ram_addra[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__3_n_0\
    );
\ram_addra[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__3_n_0\,
      I4 => \ram_addra[7]_i_4__3_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__3_n_0\
    );
\ram_addra[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__3_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__3_n_0\,
      I3 => \ram_addra[7]_i_4__3_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__3_n_0\
    );
\ram_addra[2]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__3_n_0\
    );
\ram_addra[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__3_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__3_n_0\,
      I4 => \ram_addra[7]_i_4__3_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__3_n_0\
    );
\ram_addra[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__3_n_0\
    );
\ram_addra[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__3_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__3_n_0\,
      I4 => \ram_addra[7]_i_4__3_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__3_n_0\
    );
\ram_addra[4]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__3_n_0\
    );
\ram_addra[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__3_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__3_n_0\,
      I4 => \ram_addra[7]_i_4__3_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__3_n_0\
    );
\ram_addra[5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__3_n_0\
    );
\ram_addra[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__3_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__3_n_0\,
      I4 => \ram_addra[7]_i_4__3_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__3_n_0\
    );
\ram_addra[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__3_n_0\
    );
\ram_addra[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__3_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__3_n_0\,
      I4 => \ram_addra[7]_i_4__3_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__3_n_0\
    );
\ram_addra[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__3_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__3_n_0\
    );
\ram_addra[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__3_n_0\,
      I5 => \ram_addra[7]_i_6__3_n_0\,
      O => \ram_addra[7]_i_3__3_n_0\
    );
\ram_addra[7]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__3_n_0\,
      I5 => \ram_addra[7]_i_8__3_n_0\,
      O => \ram_addra[7]_i_4__3_n_0\
    );
\ram_addra[7]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__3_n_0\
    );
\ram_addra[7]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__3_n_0\
    );
\ram_addra[7]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__3_n_0\
    );
\ram_addra[7]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__3_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__3_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__3_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__3_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__3_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__3_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__3_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__3_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__3_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__3_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__3_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__3_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[4][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[4][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[4][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[4][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[4][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[4][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[4][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[4][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__20\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[4]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(6),
      I1 => \ENG_WEN_reg[4]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(5),
      I1 => \ENG_WEN_reg[4]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(4),
      I1 => \ENG_WEN_reg[4]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(3),
      I1 => \ENG_WEN_reg[4]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(2),
      I1 => \ENG_WEN_reg[4]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(1),
      I1 => \ENG_WEN_reg[4]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(0),
      I1 => \ENG_WEN_reg[4]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[4]\,
      I2 => \ENG_RADDR_reg[4][7]\(7),
      I3 => \ENG_REN_reg[4]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[4]\,
      I2 => \ENG_RADDR_reg[4][7]\(6),
      I3 => \ENG_REN_reg[4]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[4]\,
      I2 => \ENG_RADDR_reg[4][7]\(5),
      I3 => \ENG_REN_reg[4]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[4]\,
      I2 => \ENG_RADDR_reg[4][7]\(4),
      I3 => \ENG_REN_reg[4]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[4]\,
      I2 => \ENG_RADDR_reg[4][7]\(3),
      I3 => \ENG_REN_reg[4]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[4]\,
      I2 => \ENG_RADDR_reg[4][7]\(2),
      I3 => \ENG_REN_reg[4]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[4]\,
      I2 => \ENG_RADDR_reg[4][7]\(1),
      I3 => \ENG_REN_reg[4]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[4]\,
      I2 => \ENG_RADDR_reg[4][7]\(0),
      I3 => \ENG_REN_reg[4]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[4][7]\(7),
      I1 => \ENG_WEN_reg[4]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__6\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[5]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[5]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[5][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[5][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[5]\ : in STD_LOGIC;
    \ENG_RADDR_reg[5][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__6\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__6\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__6\ is
  signal \FSM_sequential_sm_state_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__4_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__4_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__4_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__4_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__4_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__4_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__4_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__4_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__4_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__4_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__4_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__4_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__4_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__4_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__4_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__4_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__4_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__4_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__4_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__4_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__4_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__4_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__4_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__4_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__4_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__4_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__4_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__4_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__4_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__4_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__4_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__4_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__4_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__4_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__4_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__4_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__4_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__4_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__4_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_39_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_39_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_39_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_39_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_39_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_39_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_39_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_50_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__4_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__4_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__4_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__4_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__4_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__4_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__4_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__4\ : label is "soft_lutpair106";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__4_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__4_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__4_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__4_n_0\
    );
\PATTERN_FOUNDED_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__4_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__4_n_0\
    );
\PATTERN_FOUNDED_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__4_n_0\
    );
\PATTERN_FOUNDED_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__4_n_0\
    );
\PATTERN_FOUNDED_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__4_n_0\
    );
\PATTERN_FOUNDED_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__4_n_0\
    );
\PATTERN_FOUNDED_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__4_n_0\
    );
\PATTERN_FOUNDED_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__4_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__4_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__4_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__4_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__4_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__4_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__4_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__4_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__4_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__4_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__4_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__4_n_0\
    );
\_ram_addrb[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__4_n_0\,
      O => \_ram_addrb[0]_i_1__4_n_0\
    );
\_ram_addrb[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__4_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__4_n_0\
    );
\_ram_addrb[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__4_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__4_n_0\
    );
\_ram_addrb[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__4_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__4_n_0\
    );
\_ram_addrb[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__4_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__4_n_0\
    );
\_ram_addrb[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__4_n_0\,
      I1 => \_ram_addrb[5]_i_2__4_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__4_n_0\
    );
\_ram_addrb[5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__4_n_0\
    );
\_ram_addrb[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__4_n_0\,
      I1 => \_ram_addrb[7]_i_3__4_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__4_n_0\
    );
\_ram_addrb[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__4_n_0\,
      I1 => \_ram_addrb[7]_i_3__4_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__4_n_0\
    );
\_ram_addrb[7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__4_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__4_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__4_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__4_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__4_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__4_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__4_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__4_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__4_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__4_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__4_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__4_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__4_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__4_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__4_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__4_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__4_n_0\
    );
\back_value[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__4_n_0\
    );
\back_value[7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__4_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__4_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__4_n_0\,
      I4 => \back_value[7]_i_6__4_n_0\,
      I5 => \ram_addra[7]_i_3__4_n_0\,
      O => \back_value[7]_i_3__4_n_0\
    );
\back_value[7]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__4_n_0\
    );
\back_value[7]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[5]\,
      I2 => \ENG_RADDR_reg[5][7]\(3),
      I3 => \ENG_WEN_reg[5]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__4_n_0\
    );
\back_value[7]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__4_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__4_n_0\,
      I4 => \back_value[7]_i_9__4_n_0\,
      I5 => \back_value[7]_i_10__4_n_0\,
      O => \back_value[7]_i_6__4_n_0\
    );
\back_value[7]_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__4_n_0\
    );
\back_value[7]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__4_n_0\
    );
\back_value[7]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__4_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__4_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__4_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__4_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__4_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__4_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__4_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__4_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__4_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__4_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__4_n_0\,
      I3 => \ENG_WEN_reg[5]\,
      O => \config_reg[0]_i_1__4_n_0\
    );
\config_reg[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(0),
      I1 => \ENG_WEN_reg[5]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__4_n_0\,
      I4 => \config_reg[23]_i_6__4_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__4_n_0\
    );
\config_reg[0]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__4_n_0\
    );
\config_reg[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(2),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(3),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(4),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__4_n_0\
    );
\config_reg[13]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(5),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(6),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__4_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__4_n_0\,
      O => \config_reg[15]_i_1__4_n_0\
    );
\config_reg[15]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(7),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__4_n_0\,
      I1 => \config_reg[23]_i_8__4_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[5]\,
      O => \config_reg[15]_i_3__4_n_0\
    );
\config_reg[15]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__4_n_0\,
      O => \config_reg[15]_i_4__4_n_0\
    );
\config_reg[16]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[5][7]\(0),
      I2 => \ENG_WEN_reg[5]\,
      I3 => \config_reg[23]_i_6__4_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(1),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(2),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(3),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__4_n_0\,
      I2 => \config_reg[1]_i_2__4_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__4_n_0\,
      I5 => \ENG_WEN_reg[5]\,
      O => \config_reg[1]_i_1__4_n_0\
    );
\config_reg[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__4_n_0\
    );
\config_reg[20]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(4),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(5),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(6),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__4_n_0\
    );
\config_reg[23]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__4_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[5]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__4_n_0\,
      I5 => \config_reg[23]_i_5__4_n_0\,
      O => \config_reg[23]_i_1__4_n_0\
    );
\config_reg[23]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(7),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__4_n_0\,
      I1 => \config_reg[23]_i_9__4_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__4_n_0\
    );
\config_reg[23]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[5]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__4_n_0\
    );
\config_reg[23]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[5]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__4_n_0\
    );
\config_reg[23]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__4_n_0\
    );
\config_reg[23]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__4_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__4_n_0\
    );
\config_reg[23]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__4_n_0\
    );
\config_reg[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__4_n_0\
    );
\config_reg[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__4_n_0\
    );
\config_reg[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__4_n_0\
    );
\config_reg[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__4_n_0\
    );
\config_reg[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__4_n_0\
    );
\config_reg[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__4_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__4_n_0\
    );
\config_reg[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__4_n_0\
    );
\config_reg[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(0),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(1),
      I1 => \config_reg[23]_i_6__4_n_0\,
      I2 => \ENG_WEN_reg[5]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__4_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__4_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__4_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__4_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__4_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__4_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__4_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__4_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__4_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__4_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__4_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__4_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__4_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__4_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__4_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__4_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__4_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__4_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__4_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__4_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__4_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__4_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__4_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__4_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__4_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__4_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__4_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__4_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__4_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__4_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__4_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__4_n_0\,
      D => \config_reg[2]_i_1__4_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__4_n_0\,
      D => \config_reg[3]_i_1__4_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__4_n_0\,
      D => \config_reg[4]_i_1__4_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__4_n_0\,
      D => \config_reg[5]_i_1__4_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__4_n_0\,
      D => \config_reg[6]_i_1__4_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__4_n_0\,
      D => \config_reg[7]_i_2__4_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__4_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__4_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[5][6]\,
      I2 => \eng_slv_rdata[24]_i_39_n_0\,
      O => \ENG_RDATA[5]__0\(0)
    );
\eng_slv_rdata[24]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[5][7]\(0),
      I4 => \ENG_RADDR_reg[5][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_39_n_0\
    );
\eng_slv_rdata[25]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[5][6]\,
      I2 => \eng_slv_rdata[25]_i_39_n_0\,
      O => \ENG_RDATA[5]__0\(1)
    );
\eng_slv_rdata[25]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[5][7]\(0),
      I4 => \ENG_RADDR_reg[5][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_39_n_0\
    );
\eng_slv_rdata[26]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[5][6]\,
      I2 => \eng_slv_rdata[26]_i_39_n_0\,
      O => \ENG_RDATA[5]__0\(2)
    );
\eng_slv_rdata[26]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[5][7]\(0),
      I4 => \ENG_RADDR_reg[5][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_39_n_0\
    );
\eng_slv_rdata[27]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[5][6]\,
      I2 => \eng_slv_rdata[27]_i_39_n_0\,
      O => \ENG_RDATA[5]__0\(3)
    );
\eng_slv_rdata[27]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[5][7]\(0),
      I4 => \ENG_RADDR_reg[5][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_39_n_0\
    );
\eng_slv_rdata[28]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[5][6]\,
      I2 => \eng_slv_rdata[28]_i_39_n_0\,
      O => \ENG_RDATA[5]__0\(4)
    );
\eng_slv_rdata[28]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[5][7]\(1),
      I4 => \ENG_RADDR_reg[5][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_39_n_0\
    );
\eng_slv_rdata[29]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[5][6]\,
      I2 => \eng_slv_rdata[29]_i_39_n_0\,
      O => \ENG_RDATA[5]__0\(5)
    );
\eng_slv_rdata[29]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[5][7]\(0),
      I4 => \ENG_RADDR_reg[5][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_39_n_0\
    );
\eng_slv_rdata[30]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[5][6]\,
      I2 => \eng_slv_rdata[30]_i_39_n_0\,
      O => \ENG_RDATA[5]__0\(6)
    );
\eng_slv_rdata[30]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[5][7]\(0),
      I4 => \ENG_RADDR_reg[5][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_39_n_0\
    );
\eng_slv_rdata[31]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[5][6]\,
      I2 => \eng_slv_rdata[31]_i_50_n_0\,
      O => \ENG_RDATA[5]__0\(7)
    );
\eng_slv_rdata[31]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[5][7]\(0),
      I4 => \ENG_RADDR_reg[5][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_50_n_0\
    );
\pattern_lenght_changed_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__4_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[5]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__4_n_0\,
      I5 => \pattern_lenght_changed_i_2__4_n_0\,
      O => \pattern_lenght_changed_i_1__4_n_0\
    );
\pattern_lenght_changed_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[5]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__4_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__4_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__4_n_0\,
      I2 => \ram_addra[0]_i_2__4_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__4_n_0\,
      O => \ram_addra[0]_i_1__4_n_0\
    );
\ram_addra[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__4_n_0\,
      I5 => \ram_addra[0]_i_4__4_n_0\,
      O => \ram_addra[0]_i_2__4_n_0\
    );
\ram_addra[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__4_n_0\
    );
\ram_addra[0]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__4_n_0\
    );
\ram_addra[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__4_n_0\,
      I4 => \ram_addra[7]_i_4__4_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__4_n_0\
    );
\ram_addra[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__4_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__4_n_0\,
      I3 => \ram_addra[7]_i_4__4_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__4_n_0\
    );
\ram_addra[2]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__4_n_0\
    );
\ram_addra[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__4_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__4_n_0\,
      I4 => \ram_addra[7]_i_4__4_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__4_n_0\
    );
\ram_addra[3]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__4_n_0\
    );
\ram_addra[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__4_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__4_n_0\,
      I4 => \ram_addra[7]_i_4__4_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__4_n_0\
    );
\ram_addra[4]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__4_n_0\
    );
\ram_addra[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__4_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__4_n_0\,
      I4 => \ram_addra[7]_i_4__4_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__4_n_0\
    );
\ram_addra[5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__4_n_0\
    );
\ram_addra[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__4_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__4_n_0\,
      I4 => \ram_addra[7]_i_4__4_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__4_n_0\
    );
\ram_addra[6]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__4_n_0\
    );
\ram_addra[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__4_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__4_n_0\,
      I4 => \ram_addra[7]_i_4__4_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__4_n_0\
    );
\ram_addra[7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__4_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__4_n_0\
    );
\ram_addra[7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__4_n_0\,
      I5 => \ram_addra[7]_i_6__4_n_0\,
      O => \ram_addra[7]_i_3__4_n_0\
    );
\ram_addra[7]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__4_n_0\,
      I5 => \ram_addra[7]_i_8__4_n_0\,
      O => \ram_addra[7]_i_4__4_n_0\
    );
\ram_addra[7]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__4_n_0\
    );
\ram_addra[7]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__4_n_0\
    );
\ram_addra[7]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__4_n_0\
    );
\ram_addra[7]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__4_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__4_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__4_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__4_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__4_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__4_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__4_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__4_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__4_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__4_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__4_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__4_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[5][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[5][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[5][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[5][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[5][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[5][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[5][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[5][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__21\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[5]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(6),
      I1 => \ENG_WEN_reg[5]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(5),
      I1 => \ENG_WEN_reg[5]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(4),
      I1 => \ENG_WEN_reg[5]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(3),
      I1 => \ENG_WEN_reg[5]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(2),
      I1 => \ENG_WEN_reg[5]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(1),
      I1 => \ENG_WEN_reg[5]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(0),
      I1 => \ENG_WEN_reg[5]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[5]\,
      I2 => \ENG_RADDR_reg[5][7]\(7),
      I3 => \ENG_REN_reg[5]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[5]\,
      I2 => \ENG_RADDR_reg[5][7]\(6),
      I3 => \ENG_REN_reg[5]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[5]\,
      I2 => \ENG_RADDR_reg[5][7]\(5),
      I3 => \ENG_REN_reg[5]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[5]\,
      I2 => \ENG_RADDR_reg[5][7]\(4),
      I3 => \ENG_REN_reg[5]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[5]\,
      I2 => \ENG_RADDR_reg[5][7]\(3),
      I3 => \ENG_REN_reg[5]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[5]\,
      I2 => \ENG_RADDR_reg[5][7]\(2),
      I3 => \ENG_REN_reg[5]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[5]\,
      I2 => \ENG_RADDR_reg[5][7]\(1),
      I3 => \ENG_REN_reg[5]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[5]\,
      I2 => \ENG_RADDR_reg[5][7]\(0),
      I3 => \ENG_REN_reg[5]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[5][7]\(7),
      I1 => \ENG_WEN_reg[5]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__7\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[6]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[6][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[6][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[6]\ : in STD_LOGIC;
    \ENG_RADDR_reg[6][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__7\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__7\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__7\ is
  signal \FSM_sequential_sm_state_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__5_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__5_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__5_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__5_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__5_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__5_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__5_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__5_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__5_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__5_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__5_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__5_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__5_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__5_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__5_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__5_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__5_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__5_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__5_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__5_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__5_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__5_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__5_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__5_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__5_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__5_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__5_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__5_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__5_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__5_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__5_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__5_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__5_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__5_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__5_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__5_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__5_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__5_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__5_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__5_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_40_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_40_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_40_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_40_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_40_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_40_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_40_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_52_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__5_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__5_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__5_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__5_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__5_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__5_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__5_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__5_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__5\ : label is "soft_lutpair112";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__5_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__5_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__5_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__5_n_0\
    );
\PATTERN_FOUNDED_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__5_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__5_n_0\
    );
\PATTERN_FOUNDED_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__5_n_0\
    );
\PATTERN_FOUNDED_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__5_n_0\
    );
\PATTERN_FOUNDED_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__5_n_0\
    );
\PATTERN_FOUNDED_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__5_n_0\
    );
\PATTERN_FOUNDED_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__5_n_0\
    );
\PATTERN_FOUNDED_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__5_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__5_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__5_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__5_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__5_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__5_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__5_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__5_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__5_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__5_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__5_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__5_n_0\
    );
\_ram_addrb[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__5_n_0\,
      O => \_ram_addrb[0]_i_1__5_n_0\
    );
\_ram_addrb[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__5_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__5_n_0\
    );
\_ram_addrb[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__5_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__5_n_0\
    );
\_ram_addrb[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__5_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__5_n_0\
    );
\_ram_addrb[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__5_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__5_n_0\
    );
\_ram_addrb[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__5_n_0\,
      I1 => \_ram_addrb[5]_i_2__5_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__5_n_0\
    );
\_ram_addrb[5]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__5_n_0\
    );
\_ram_addrb[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__5_n_0\,
      I1 => \_ram_addrb[7]_i_3__5_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__5_n_0\
    );
\_ram_addrb[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__5_n_0\,
      I1 => \_ram_addrb[7]_i_3__5_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__5_n_0\
    );
\_ram_addrb[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__5_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__5_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__5_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__5_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__5_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__5_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__5_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__5_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__5_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__5_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__5_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__5_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__5_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__5_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__5_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__5_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__5_n_0\
    );
\back_value[7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__5_n_0\
    );
\back_value[7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__5_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__5_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__5_n_0\,
      I4 => \back_value[7]_i_6__5_n_0\,
      I5 => \ram_addra[7]_i_3__5_n_0\,
      O => \back_value[7]_i_3__5_n_0\
    );
\back_value[7]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__5_n_0\
    );
\back_value[7]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[6]\,
      I2 => \ENG_RADDR_reg[6][7]\(3),
      I3 => \ENG_WEN_reg[6]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__5_n_0\
    );
\back_value[7]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__5_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__5_n_0\,
      I4 => \back_value[7]_i_9__5_n_0\,
      I5 => \back_value[7]_i_10__5_n_0\,
      O => \back_value[7]_i_6__5_n_0\
    );
\back_value[7]_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__5_n_0\
    );
\back_value[7]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__5_n_0\
    );
\back_value[7]_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__5_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__5_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__5_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__5_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__5_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__5_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__5_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__5_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__5_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__5_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__5_n_0\,
      I3 => \ENG_WEN_reg[6]\,
      O => \config_reg[0]_i_1__5_n_0\
    );
\config_reg[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(0),
      I1 => \ENG_WEN_reg[6]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__5_n_0\,
      I4 => \config_reg[23]_i_6__5_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__5_n_0\
    );
\config_reg[0]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__5_n_0\
    );
\config_reg[10]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(2),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(3),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(4),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__5_n_0\
    );
\config_reg[13]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(5),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(6),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__5_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__5_n_0\,
      O => \config_reg[15]_i_1__5_n_0\
    );
\config_reg[15]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(7),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__5_n_0\,
      I1 => \config_reg[23]_i_8__5_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[6]\,
      O => \config_reg[15]_i_3__5_n_0\
    );
\config_reg[15]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__5_n_0\,
      O => \config_reg[15]_i_4__5_n_0\
    );
\config_reg[16]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[6][7]\(0),
      I2 => \ENG_WEN_reg[6]\,
      I3 => \config_reg[23]_i_6__5_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(1),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(2),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(3),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__5_n_0\,
      I2 => \config_reg[1]_i_2__5_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__5_n_0\,
      I5 => \ENG_WEN_reg[6]\,
      O => \config_reg[1]_i_1__5_n_0\
    );
\config_reg[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__5_n_0\
    );
\config_reg[20]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(4),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(5),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(6),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__5_n_0\
    );
\config_reg[23]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__5_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[6]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__5_n_0\,
      I5 => \config_reg[23]_i_5__5_n_0\,
      O => \config_reg[23]_i_1__5_n_0\
    );
\config_reg[23]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(7),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__5_n_0\,
      I1 => \config_reg[23]_i_9__5_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__5_n_0\
    );
\config_reg[23]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[6]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__5_n_0\
    );
\config_reg[23]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[6]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__5_n_0\
    );
\config_reg[23]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__5_n_0\
    );
\config_reg[23]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__5_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__5_n_0\
    );
\config_reg[23]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__5_n_0\
    );
\config_reg[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__5_n_0\
    );
\config_reg[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__5_n_0\
    );
\config_reg[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__5_n_0\
    );
\config_reg[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__5_n_0\
    );
\config_reg[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__5_n_0\
    );
\config_reg[7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__5_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__5_n_0\
    );
\config_reg[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__5_n_0\
    );
\config_reg[8]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(0),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(1),
      I1 => \config_reg[23]_i_6__5_n_0\,
      I2 => \ENG_WEN_reg[6]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__5_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__5_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__5_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__5_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__5_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__5_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__5_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__5_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__5_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__5_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__5_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__5_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__5_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__5_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__5_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__5_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__5_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__5_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__5_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__5_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__5_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__5_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__5_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__5_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__5_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__5_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__5_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__5_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__5_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__5_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__5_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__5_n_0\,
      D => \config_reg[2]_i_1__5_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__5_n_0\,
      D => \config_reg[3]_i_1__5_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__5_n_0\,
      D => \config_reg[4]_i_1__5_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__5_n_0\,
      D => \config_reg[5]_i_1__5_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__5_n_0\,
      D => \config_reg[6]_i_1__5_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__5_n_0\,
      D => \config_reg[7]_i_2__5_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__5_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__5_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[6][6]\,
      I2 => \eng_slv_rdata[24]_i_40_n_0\,
      O => \ENG_RDATA[6]__0\(0)
    );
\eng_slv_rdata[24]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[6][7]\(0),
      I4 => \ENG_RADDR_reg[6][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_40_n_0\
    );
\eng_slv_rdata[25]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[6][6]\,
      I2 => \eng_slv_rdata[25]_i_40_n_0\,
      O => \ENG_RDATA[6]__0\(1)
    );
\eng_slv_rdata[25]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[6][7]\(0),
      I4 => \ENG_RADDR_reg[6][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_40_n_0\
    );
\eng_slv_rdata[26]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[6][6]\,
      I2 => \eng_slv_rdata[26]_i_40_n_0\,
      O => \ENG_RDATA[6]__0\(2)
    );
\eng_slv_rdata[26]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[6][7]\(0),
      I4 => \ENG_RADDR_reg[6][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_40_n_0\
    );
\eng_slv_rdata[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[6][6]\,
      I2 => \eng_slv_rdata[27]_i_40_n_0\,
      O => \ENG_RDATA[6]__0\(3)
    );
\eng_slv_rdata[27]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[6][7]\(0),
      I4 => \ENG_RADDR_reg[6][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_40_n_0\
    );
\eng_slv_rdata[28]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[6][6]\,
      I2 => \eng_slv_rdata[28]_i_40_n_0\,
      O => \ENG_RDATA[6]__0\(4)
    );
\eng_slv_rdata[28]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[6][7]\(1),
      I4 => \ENG_RADDR_reg[6][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_40_n_0\
    );
\eng_slv_rdata[29]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[6][6]\,
      I2 => \eng_slv_rdata[29]_i_40_n_0\,
      O => \ENG_RDATA[6]__0\(5)
    );
\eng_slv_rdata[29]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[6][7]\(0),
      I4 => \ENG_RADDR_reg[6][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_40_n_0\
    );
\eng_slv_rdata[30]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[6][6]\,
      I2 => \eng_slv_rdata[30]_i_40_n_0\,
      O => \ENG_RDATA[6]__0\(6)
    );
\eng_slv_rdata[30]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[6][7]\(0),
      I4 => \ENG_RADDR_reg[6][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_40_n_0\
    );
\eng_slv_rdata[31]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[6][6]\,
      I2 => \eng_slv_rdata[31]_i_52_n_0\,
      O => \ENG_RDATA[6]__0\(7)
    );
\eng_slv_rdata[31]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[6][7]\(0),
      I4 => \ENG_RADDR_reg[6][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_52_n_0\
    );
\pattern_lenght_changed_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__5_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[6]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__5_n_0\,
      I5 => \pattern_lenght_changed_i_2__5_n_0\,
      O => \pattern_lenght_changed_i_1__5_n_0\
    );
\pattern_lenght_changed_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[6]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__5_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__5_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__5_n_0\,
      I2 => \ram_addra[0]_i_2__5_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__5_n_0\,
      O => \ram_addra[0]_i_1__5_n_0\
    );
\ram_addra[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__5_n_0\,
      I5 => \ram_addra[0]_i_4__5_n_0\,
      O => \ram_addra[0]_i_2__5_n_0\
    );
\ram_addra[0]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__5_n_0\
    );
\ram_addra[0]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__5_n_0\
    );
\ram_addra[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__5_n_0\,
      I4 => \ram_addra[7]_i_4__5_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__5_n_0\
    );
\ram_addra[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__5_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__5_n_0\,
      I3 => \ram_addra[7]_i_4__5_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__5_n_0\
    );
\ram_addra[2]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__5_n_0\
    );
\ram_addra[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__5_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__5_n_0\,
      I4 => \ram_addra[7]_i_4__5_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__5_n_0\
    );
\ram_addra[3]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__5_n_0\
    );
\ram_addra[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__5_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__5_n_0\,
      I4 => \ram_addra[7]_i_4__5_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__5_n_0\
    );
\ram_addra[4]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__5_n_0\
    );
\ram_addra[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__5_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__5_n_0\,
      I4 => \ram_addra[7]_i_4__5_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__5_n_0\
    );
\ram_addra[5]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__5_n_0\
    );
\ram_addra[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__5_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__5_n_0\,
      I4 => \ram_addra[7]_i_4__5_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__5_n_0\
    );
\ram_addra[6]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__5_n_0\
    );
\ram_addra[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__5_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__5_n_0\,
      I4 => \ram_addra[7]_i_4__5_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__5_n_0\
    );
\ram_addra[7]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__5_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__5_n_0\
    );
\ram_addra[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__5_n_0\,
      I5 => \ram_addra[7]_i_6__5_n_0\,
      O => \ram_addra[7]_i_3__5_n_0\
    );
\ram_addra[7]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__5_n_0\,
      I5 => \ram_addra[7]_i_8__5_n_0\,
      O => \ram_addra[7]_i_4__5_n_0\
    );
\ram_addra[7]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__5_n_0\
    );
\ram_addra[7]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__5_n_0\
    );
\ram_addra[7]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__5_n_0\
    );
\ram_addra[7]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__5_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__5_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__5_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__5_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__5_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__5_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__5_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__5_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__5_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__5_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__5_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__5_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[6][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[6][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[6][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[6][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[6][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[6][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[6][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[6][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__22\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[6]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(6),
      I1 => \ENG_WEN_reg[6]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(5),
      I1 => \ENG_WEN_reg[6]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(4),
      I1 => \ENG_WEN_reg[6]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(3),
      I1 => \ENG_WEN_reg[6]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(2),
      I1 => \ENG_WEN_reg[6]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(1),
      I1 => \ENG_WEN_reg[6]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(0),
      I1 => \ENG_WEN_reg[6]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[6]\,
      I2 => \ENG_RADDR_reg[6][7]\(7),
      I3 => \ENG_REN_reg[6]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[6]\,
      I2 => \ENG_RADDR_reg[6][7]\(6),
      I3 => \ENG_REN_reg[6]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[6]\,
      I2 => \ENG_RADDR_reg[6][7]\(5),
      I3 => \ENG_REN_reg[6]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[6]\,
      I2 => \ENG_RADDR_reg[6][7]\(4),
      I3 => \ENG_REN_reg[6]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[6]\,
      I2 => \ENG_RADDR_reg[6][7]\(3),
      I3 => \ENG_REN_reg[6]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[6]\,
      I2 => \ENG_RADDR_reg[6][7]\(2),
      I3 => \ENG_REN_reg[6]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[6]\,
      I2 => \ENG_RADDR_reg[6][7]\(1),
      I3 => \ENG_REN_reg[6]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[6]\,
      I2 => \ENG_RADDR_reg[6][7]\(0),
      I3 => \ENG_REN_reg[6]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[6][7]\(7),
      I1 => \ENG_WEN_reg[6]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__8\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[7]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[7]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[7][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[7][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[7]\ : in STD_LOGIC;
    \ENG_RADDR_reg[7][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__8\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__8\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__8\ is
  signal \FSM_sequential_sm_state_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__6_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__6_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__6_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__6_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__6_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__6_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__6_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__6_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__6_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__6_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__6_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__6_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__6_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__6_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__6_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__6_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__6_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__6_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__6_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__6_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__6_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__6_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__6_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__6_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__6_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__6_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__6_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__6_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__6_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__6_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__6_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__6_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__6_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__6_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__6_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__6_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__6_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__6_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__6_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__6_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_41_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_41_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_41_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_41_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_41_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_41_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_41_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_54_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__6_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__6_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__6_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__6_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__6_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__6_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__6_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__6_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__6\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__6\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__6\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__6\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__6\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__6\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__6\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__6\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__6\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__6\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__6\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__6\ : label is "soft_lutpair118";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__6_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__6_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__6_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__6_n_0\
    );
\PATTERN_FOUNDED_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__6_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__6_n_0\
    );
\PATTERN_FOUNDED_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__6_n_0\
    );
\PATTERN_FOUNDED_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__6_n_0\
    );
\PATTERN_FOUNDED_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__6_n_0\
    );
\PATTERN_FOUNDED_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__6_n_0\
    );
\PATTERN_FOUNDED_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__6_n_0\
    );
\PATTERN_FOUNDED_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__6_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__6_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__6_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__6_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__6_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__6_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__6_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__6_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__6_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__6_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__6_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__6_n_0\
    );
\_ram_addrb[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__6_n_0\,
      O => \_ram_addrb[0]_i_1__6_n_0\
    );
\_ram_addrb[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__6_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__6_n_0\
    );
\_ram_addrb[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__6_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__6_n_0\
    );
\_ram_addrb[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__6_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__6_n_0\
    );
\_ram_addrb[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__6_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__6_n_0\
    );
\_ram_addrb[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__6_n_0\,
      I1 => \_ram_addrb[5]_i_2__6_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__6_n_0\
    );
\_ram_addrb[5]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__6_n_0\
    );
\_ram_addrb[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__6_n_0\,
      I1 => \_ram_addrb[7]_i_3__6_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__6_n_0\
    );
\_ram_addrb[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__6_n_0\,
      I1 => \_ram_addrb[7]_i_3__6_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__6_n_0\
    );
\_ram_addrb[7]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__6_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__6_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__6_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__6_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__6_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__6_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__6_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__6_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__6_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__6_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__6_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__6_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__6_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__6_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__6_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__6_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__6_n_0\
    );
\back_value[7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__6_n_0\
    );
\back_value[7]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__6_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__6_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__6_n_0\,
      I4 => \back_value[7]_i_6__6_n_0\,
      I5 => \ram_addra[7]_i_3__6_n_0\,
      O => \back_value[7]_i_3__6_n_0\
    );
\back_value[7]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__6_n_0\
    );
\back_value[7]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[7]\,
      I2 => \ENG_RADDR_reg[7][7]\(3),
      I3 => \ENG_WEN_reg[7]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__6_n_0\
    );
\back_value[7]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__6_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__6_n_0\,
      I4 => \back_value[7]_i_9__6_n_0\,
      I5 => \back_value[7]_i_10__6_n_0\,
      O => \back_value[7]_i_6__6_n_0\
    );
\back_value[7]_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__6_n_0\
    );
\back_value[7]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__6_n_0\
    );
\back_value[7]_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__6_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__6_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__6_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__6_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__6_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__6_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__6_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__6_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__6_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__6_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__6_n_0\,
      I3 => \ENG_WEN_reg[7]\,
      O => \config_reg[0]_i_1__6_n_0\
    );
\config_reg[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(0),
      I1 => \ENG_WEN_reg[7]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__6_n_0\,
      I4 => \config_reg[23]_i_6__6_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__6_n_0\
    );
\config_reg[0]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__6_n_0\
    );
\config_reg[10]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(2),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(3),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(4),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__6_n_0\
    );
\config_reg[13]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(5),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(6),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__6_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__6_n_0\,
      O => \config_reg[15]_i_1__6_n_0\
    );
\config_reg[15]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(7),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__6_n_0\,
      I1 => \config_reg[23]_i_8__6_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[7]\,
      O => \config_reg[15]_i_3__6_n_0\
    );
\config_reg[15]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__6_n_0\,
      O => \config_reg[15]_i_4__6_n_0\
    );
\config_reg[16]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[7][7]\(0),
      I2 => \ENG_WEN_reg[7]\,
      I3 => \config_reg[23]_i_6__6_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(1),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(2),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(3),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__6_n_0\,
      I2 => \config_reg[1]_i_2__6_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__6_n_0\,
      I5 => \ENG_WEN_reg[7]\,
      O => \config_reg[1]_i_1__6_n_0\
    );
\config_reg[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__6_n_0\
    );
\config_reg[20]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(4),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(5),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(6),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__6_n_0\
    );
\config_reg[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__6_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[7]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__6_n_0\,
      I5 => \config_reg[23]_i_5__6_n_0\,
      O => \config_reg[23]_i_1__6_n_0\
    );
\config_reg[23]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(7),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__6_n_0\,
      I1 => \config_reg[23]_i_9__6_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__6_n_0\
    );
\config_reg[23]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[7]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__6_n_0\
    );
\config_reg[23]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[7]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__6_n_0\
    );
\config_reg[23]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__6_n_0\
    );
\config_reg[23]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__6_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__6_n_0\
    );
\config_reg[23]_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__6_n_0\
    );
\config_reg[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__6_n_0\
    );
\config_reg[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__6_n_0\
    );
\config_reg[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__6_n_0\
    );
\config_reg[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__6_n_0\
    );
\config_reg[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__6_n_0\
    );
\config_reg[7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__6_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__6_n_0\
    );
\config_reg[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__6_n_0\
    );
\config_reg[8]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(0),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(1),
      I1 => \config_reg[23]_i_6__6_n_0\,
      I2 => \ENG_WEN_reg[7]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__6_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__6_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__6_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__6_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__6_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__6_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__6_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__6_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__6_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__6_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__6_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__6_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__6_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__6_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__6_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__6_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__6_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__6_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__6_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__6_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__6_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__6_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__6_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__6_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__6_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__6_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__6_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__6_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__6_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__6_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__6_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__6_n_0\,
      D => \config_reg[2]_i_1__6_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__6_n_0\,
      D => \config_reg[3]_i_1__6_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__6_n_0\,
      D => \config_reg[4]_i_1__6_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__6_n_0\,
      D => \config_reg[5]_i_1__6_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__6_n_0\,
      D => \config_reg[6]_i_1__6_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__6_n_0\,
      D => \config_reg[7]_i_2__6_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__6_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__6_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
\eng_slv_rdata[24]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[7][6]\,
      I2 => \eng_slv_rdata[24]_i_41_n_0\,
      O => \ENG_RDATA[7]__0\(0)
    );
\eng_slv_rdata[24]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[7][7]\(0),
      I4 => \ENG_RADDR_reg[7][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_41_n_0\
    );
\eng_slv_rdata[25]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[7][6]\,
      I2 => \eng_slv_rdata[25]_i_41_n_0\,
      O => \ENG_RDATA[7]__0\(1)
    );
\eng_slv_rdata[25]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[7][7]\(0),
      I4 => \ENG_RADDR_reg[7][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_41_n_0\
    );
\eng_slv_rdata[26]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[7][6]\,
      I2 => \eng_slv_rdata[26]_i_41_n_0\,
      O => \ENG_RDATA[7]__0\(2)
    );
\eng_slv_rdata[26]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[7][7]\(0),
      I4 => \ENG_RADDR_reg[7][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_41_n_0\
    );
\eng_slv_rdata[27]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[7][6]\,
      I2 => \eng_slv_rdata[27]_i_41_n_0\,
      O => \ENG_RDATA[7]__0\(3)
    );
\eng_slv_rdata[27]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[7][7]\(0),
      I4 => \ENG_RADDR_reg[7][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_41_n_0\
    );
\eng_slv_rdata[28]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[7][6]\,
      I2 => \eng_slv_rdata[28]_i_41_n_0\,
      O => \ENG_RDATA[7]__0\(4)
    );
\eng_slv_rdata[28]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[7][7]\(1),
      I4 => \ENG_RADDR_reg[7][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_41_n_0\
    );
\eng_slv_rdata[29]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[7][6]\,
      I2 => \eng_slv_rdata[29]_i_41_n_0\,
      O => \ENG_RDATA[7]__0\(5)
    );
\eng_slv_rdata[29]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[7][7]\(0),
      I4 => \ENG_RADDR_reg[7][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_41_n_0\
    );
\eng_slv_rdata[30]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[7][6]\,
      I2 => \eng_slv_rdata[30]_i_41_n_0\,
      O => \ENG_RDATA[7]__0\(6)
    );
\eng_slv_rdata[30]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[7][7]\(0),
      I4 => \ENG_RADDR_reg[7][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_41_n_0\
    );
\eng_slv_rdata[31]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[7][6]\,
      I2 => \eng_slv_rdata[31]_i_54_n_0\,
      O => \ENG_RDATA[7]__0\(7)
    );
\eng_slv_rdata[31]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[7][7]\(0),
      I4 => \ENG_RADDR_reg[7][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_54_n_0\
    );
\pattern_lenght_changed_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__6_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[7]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__6_n_0\,
      I5 => \pattern_lenght_changed_i_2__6_n_0\,
      O => \pattern_lenght_changed_i_1__6_n_0\
    );
\pattern_lenght_changed_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[7]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__6_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__6_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__6_n_0\,
      I2 => \ram_addra[0]_i_2__6_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__6_n_0\,
      O => \ram_addra[0]_i_1__6_n_0\
    );
\ram_addra[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__6_n_0\,
      I5 => \ram_addra[0]_i_4__6_n_0\,
      O => \ram_addra[0]_i_2__6_n_0\
    );
\ram_addra[0]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__6_n_0\
    );
\ram_addra[0]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__6_n_0\
    );
\ram_addra[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__6_n_0\,
      I4 => \ram_addra[7]_i_4__6_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__6_n_0\
    );
\ram_addra[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__6_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__6_n_0\,
      I3 => \ram_addra[7]_i_4__6_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__6_n_0\
    );
\ram_addra[2]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__6_n_0\
    );
\ram_addra[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__6_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__6_n_0\,
      I4 => \ram_addra[7]_i_4__6_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__6_n_0\
    );
\ram_addra[3]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__6_n_0\
    );
\ram_addra[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__6_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__6_n_0\,
      I4 => \ram_addra[7]_i_4__6_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__6_n_0\
    );
\ram_addra[4]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__6_n_0\
    );
\ram_addra[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__6_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__6_n_0\,
      I4 => \ram_addra[7]_i_4__6_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__6_n_0\
    );
\ram_addra[5]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__6_n_0\
    );
\ram_addra[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__6_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__6_n_0\,
      I4 => \ram_addra[7]_i_4__6_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__6_n_0\
    );
\ram_addra[6]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__6_n_0\
    );
\ram_addra[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__6_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__6_n_0\,
      I4 => \ram_addra[7]_i_4__6_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__6_n_0\
    );
\ram_addra[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__6_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__6_n_0\
    );
\ram_addra[7]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__6_n_0\,
      I5 => \ram_addra[7]_i_6__6_n_0\,
      O => \ram_addra[7]_i_3__6_n_0\
    );
\ram_addra[7]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__6_n_0\,
      I5 => \ram_addra[7]_i_8__6_n_0\,
      O => \ram_addra[7]_i_4__6_n_0\
    );
\ram_addra[7]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__6_n_0\
    );
\ram_addra[7]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__6_n_0\
    );
\ram_addra[7]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__6_n_0\
    );
\ram_addra[7]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__6_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__6_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__6_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__6_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__6_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__6_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__6_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__6_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__6_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__6_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__6_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__6_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[7][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[7][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[7][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[7][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[7][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[7][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[7][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[7][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__23\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[7]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(6),
      I1 => \ENG_WEN_reg[7]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(5),
      I1 => \ENG_WEN_reg[7]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(4),
      I1 => \ENG_WEN_reg[7]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(3),
      I1 => \ENG_WEN_reg[7]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(2),
      I1 => \ENG_WEN_reg[7]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(1),
      I1 => \ENG_WEN_reg[7]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(0),
      I1 => \ENG_WEN_reg[7]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[7]\,
      I2 => \ENG_RADDR_reg[7][7]\(7),
      I3 => \ENG_REN_reg[7]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[7]\,
      I2 => \ENG_RADDR_reg[7][7]\(6),
      I3 => \ENG_REN_reg[7]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[7]\,
      I2 => \ENG_RADDR_reg[7][7]\(5),
      I3 => \ENG_REN_reg[7]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[7]\,
      I2 => \ENG_RADDR_reg[7][7]\(4),
      I3 => \ENG_REN_reg[7]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[7]\,
      I2 => \ENG_RADDR_reg[7][7]\(3),
      I3 => \ENG_REN_reg[7]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[7]\,
      I2 => \ENG_RADDR_reg[7][7]\(2),
      I3 => \ENG_REN_reg[7]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[7]\,
      I2 => \ENG_RADDR_reg[7][7]\(1),
      I3 => \ENG_REN_reg[7]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[7]\,
      I2 => \ENG_RADDR_reg[7][7]\(0),
      I3 => \ENG_REN_reg[7]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[7][7]\(7),
      I1 => \ENG_WEN_reg[7]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \main_design_inspection_unit_0_0_engine__xdcDup__9\ is
  port (
    debug_engine_match : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENG_RDATA[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drop_packet_reg : out STD_LOGIC;
    engine_clock : in STD_LOGIC;
    \ENG_WEN_reg[8]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_m_axis_eng_tvalid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    engine_aresetn : in STD_LOGIC;
    \ENG_WDATA_reg[8][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_RADDR_reg[8][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENG_REN_reg[8]\ : in STD_LOGIC;
    \ENG_RADDR_reg[8][6]\ : in STD_LOGIC;
    \_m_axis_eng_tdata\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \_transfer_active\ : in STD_LOGIC;
    PATTERN_FOUNDED_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \main_design_inspection_unit_0_0_engine__xdcDup__9\ : entity is "engine";
end \main_design_inspection_unit_0_0_engine__xdcDup__9\;

architecture STRUCTURE of \main_design_inspection_unit_0_0_engine__xdcDup__9\ is
  signal \FSM_sequential_sm_state_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_sm_state_reg__0\ : signal is "yes";
  signal \PATTERN_FOUNDED_i_10__7_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_1__7_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_3__7_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_5__7_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_6__7_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_7__7_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_8__7_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_i_9__7_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_2__7_n_3\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__7_n_0\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__7_n_1\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__7_n_2\ : STD_LOGIC;
  signal \PATTERN_FOUNDED_reg_i_4__7_n_3\ : STD_LOGIC;
  signal \_ram_addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_addrb[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \_ram_addrb[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \_ram_addrb[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \_ram_addrb[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \_ram_addrb[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \_ram_addrb[5]_i_2__7_n_0\ : STD_LOGIC;
  signal \_ram_addrb[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \_ram_addrb[7]_i_3__7_n_0\ : STD_LOGIC;
  signal \_ram_dina\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_douta\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_ram_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal back_value : STD_LOGIC;
  signal \back_value[7]_i_10__7_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_3__7_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_4__7_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_5__7_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_6__7_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_7__7_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_8__7_n_0\ : STD_LOGIC;
  signal \back_value[7]_i_9__7_n_0\ : STD_LOGIC;
  signal \back_value__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_reg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \config_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \config_reg[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \config_reg[12]_i_3__7_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_3__7_n_0\ : STD_LOGIC;
  signal \config_reg[15]_i_4__7_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \config_reg[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_10__7_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_3__7_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_4__7_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_5__7_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_6__7_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_8__7_n_0\ : STD_LOGIC;
  signal \config_reg[23]_i_9__7_n_0\ : STD_LOGIC;
  signal \config_reg[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \config_reg[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \config_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \config_reg[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \config_reg[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \config_reg[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__7_n_1\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__7_n_2\ : STD_LOGIC;
  signal \config_reg_reg[12]_i_2__7_n_3\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__7_n_0\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__7_n_1\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__7_n_2\ : STD_LOGIC;
  signal \config_reg_reg[16]_i_2__7_n_3\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__7_n_0\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__7_n_1\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__7_n_2\ : STD_LOGIC;
  signal \config_reg_reg[20]_i_2__7_n_3\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__7_n_2\ : STD_LOGIC;
  signal \config_reg_reg[23]_i_7__7_n_3\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \config_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eng_slv_rdata[24]_i_34_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[25]_i_34_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[26]_i_34_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[27]_i_34_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[28]_i_34_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[29]_i_34_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[30]_i_34_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_40_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal pattern_lenght : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pattern_lenght_changed : STD_LOGIC;
  signal \pattern_lenght_changed_i_1__7_n_0\ : STD_LOGIC;
  signal \pattern_lenght_changed_i_2__7_n_0\ : STD_LOGIC;
  signal ram_addra : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_addra[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \ram_addra[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \ram_addra[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_addra[2]_i_2__7_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_addra[3]_i_2__7_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_addra[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_addra[5]_i_2__7_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_addra[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_3__7_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_4__7_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_5__7_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_6__7_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_7__7_n_0\ : STD_LOGIC;
  signal \ram_addra[7]_i_8__7_n_0\ : STD_LOGIC;
  signal src_in_progress2 : STD_LOGIC;
  signal \src_in_progress_i_1__7_n_0\ : STD_LOGIC;
  signal src_in_progress_reg_n_0 : STD_LOGIC;
  signal start_value : STD_LOGIC;
  signal \start_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_PATTERN_FOUNDED_reg_i_2__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PATTERN_FOUNDED_reg_i_2__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PATTERN_FOUNDED_reg_i_4__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_config_reg_reg[23]_i_7__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_config_reg_reg[23]_i_7__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_sm_state_reg : label is "SEARCH_PATTERN:0,WAIT_FIN:1";
  attribute KEEP : string;
  attribute KEEP of FSM_sequential_sm_state_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_ram_addrb[0]_i_1__7\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \_ram_addrb[1]_i_1__7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \_ram_addrb[2]_i_1__7\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \_ram_addrb[3]_i_1__7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \_ram_addrb[6]_i_1__7\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \_ram_addrb[7]_i_2__7\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \config_reg[23]_i_5__7\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \pattern_lenght_changed_i_2__7\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ram_addra[2]_i_2__7\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ram_addra[3]_i_2__7\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ram_addra[4]_i_2__7\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ram_addra[5]_i_2__7\ : label is "soft_lutpair124";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_tdpram_inst : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_tdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_inst : label is 2048;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_inst : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_inst : label is 1;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_tdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_inst : label is 8;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_inst : label is "read_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_inst : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_inst : label is "TRUE";
begin
  debug_engine_match(0) <= \^debug_engine_match\(0);
\FSM_sequential_sm_state_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAAECCC"
    )
        port map (
      I0 => \_transfer_active\,
      I1 => \PATTERN_FOUNDED_i_3__7_n_0\,
      I2 => src_in_progress_reg_n_0,
      I3 => src_in_progress2,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \FSM_sequential_sm_state_reg__0\,
      O => \FSM_sequential_sm_state_i_1__7_n_0\
    );
FSM_sequential_sm_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_sm_state_i_1__7_n_0\,
      Q => \FSM_sequential_sm_state_reg__0\,
      R => SR(0)
    );
\PATTERN_FOUNDED_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_addra(2),
      I1 => pattern_lenght(2),
      I2 => ram_addra(0),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(1),
      I5 => ram_addra(1),
      O => \PATTERN_FOUNDED_i_10__7_n_0\
    );
\PATTERN_FOUNDED_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => src_in_progress2,
      I1 => src_in_progress_reg_n_0,
      I2 => \PATTERN_FOUNDED_i_3__7_n_0\,
      I3 => engine_aresetn,
      I4 => \FSM_sequential_sm_state_reg__0\,
      I5 => \^debug_engine_match\(0),
      O => \PATTERN_FOUNDED_i_1__7_n_0\
    );
\PATTERN_FOUNDED_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \config_reg_reg_n_0_[0]\,
      O => \PATTERN_FOUNDED_i_3__7_n_0\
    );
\PATTERN_FOUNDED_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(15),
      O => \PATTERN_FOUNDED_i_5__7_n_0\
    );
\PATTERN_FOUNDED_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(12),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(14),
      O => \PATTERN_FOUNDED_i_6__7_n_0\
    );
\PATTERN_FOUNDED_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pattern_lenght(10),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(9),
      O => \PATTERN_FOUNDED_i_7__7_n_0\
    );
\PATTERN_FOUNDED_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => ram_addra(6),
      I2 => ram_addra(7),
      I3 => pattern_lenght(7),
      I4 => pattern_lenght(8),
      O => \PATTERN_FOUNDED_i_8__7_n_0\
    );
\PATTERN_FOUNDED_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pattern_lenght(4),
      I1 => ram_addra(4),
      I2 => ram_addra(5),
      I3 => pattern_lenght(5),
      I4 => ram_addra(3),
      I5 => pattern_lenght(3),
      O => \PATTERN_FOUNDED_i_9__7_n_0\
    );
PATTERN_FOUNDED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \PATTERN_FOUNDED_i_1__7_n_0\,
      Q => \^debug_engine_match\(0),
      R => '0'
    );
\PATTERN_FOUNDED_reg_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \PATTERN_FOUNDED_reg_i_4__7_n_0\,
      CO(3 downto 2) => \NLW_PATTERN_FOUNDED_reg_i_2__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => src_in_progress2,
      CO(0) => \PATTERN_FOUNDED_reg_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_2__7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PATTERN_FOUNDED_i_5__7_n_0\,
      S(0) => \PATTERN_FOUNDED_i_6__7_n_0\
    );
\PATTERN_FOUNDED_reg_i_4__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PATTERN_FOUNDED_reg_i_4__7_n_0\,
      CO(2) => \PATTERN_FOUNDED_reg_i_4__7_n_1\,
      CO(1) => \PATTERN_FOUNDED_reg_i_4__7_n_2\,
      CO(0) => \PATTERN_FOUNDED_reg_i_4__7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_PATTERN_FOUNDED_reg_i_4__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \PATTERN_FOUNDED_i_7__7_n_0\,
      S(2) => \PATTERN_FOUNDED_i_8__7_n_0\,
      S(1) => \PATTERN_FOUNDED_i_9__7_n_0\,
      S(0) => \PATTERN_FOUNDED_i_10__7_n_0\
    );
\_ram_addrb[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \back_value[7]_i_3__7_n_0\,
      O => \_ram_addrb[0]_i_1__7_n_0\
    );
\_ram_addrb[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__7_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      O => \_ram_addrb[1]_i_1__7_n_0\
    );
\_ram_addrb[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \back_value[7]_i_3__7_n_0\,
      I1 => \_ram_addrb\(0),
      I2 => \_ram_addrb\(1),
      I3 => \_ram_addrb\(2),
      O => \_ram_addrb[2]_i_1__7_n_0\
    );
\_ram_addrb[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \back_value[7]_i_3__7_n_0\,
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(3),
      O => \_ram_addrb[3]_i_1__7_n_0\
    );
\_ram_addrb[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \back_value[7]_i_3__7_n_0\,
      I1 => \_ram_addrb\(2),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(1),
      I4 => \_ram_addrb\(3),
      I5 => \_ram_addrb\(4),
      O => \_ram_addrb[4]_i_1__7_n_0\
    );
\_ram_addrb[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \back_value[7]_i_3__7_n_0\,
      I1 => \_ram_addrb[5]_i_2__7_n_0\,
      I2 => \_ram_addrb\(5),
      O => \_ram_addrb[5]_i_1__7_n_0\
    );
\_ram_addrb[5]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \_ram_addrb\(3),
      I1 => \_ram_addrb\(1),
      I2 => \_ram_addrb\(0),
      I3 => \_ram_addrb\(2),
      I4 => \_ram_addrb\(4),
      O => \_ram_addrb[5]_i_2__7_n_0\
    );
\_ram_addrb[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \back_value[7]_i_3__7_n_0\,
      I1 => \_ram_addrb[7]_i_3__7_n_0\,
      I2 => \_ram_addrb\(6),
      O => \_ram_addrb[6]_i_1__7_n_0\
    );
\_ram_addrb[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => src_in_progress_reg_n_0,
      I1 => \_m_axis_eng_tvalid\,
      I2 => \FSM_sequential_sm_state_reg__0\,
      O => back_value
    );
\_ram_addrb[7]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \back_value[7]_i_3__7_n_0\,
      I1 => \_ram_addrb[7]_i_3__7_n_0\,
      I2 => \_ram_addrb\(6),
      I3 => \_ram_addrb\(7),
      O => \_ram_addrb[7]_i_2__7_n_0\
    );
\_ram_addrb[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_ram_addrb\(5),
      I1 => \_ram_addrb\(4),
      I2 => \_ram_addrb\(2),
      I3 => \_ram_addrb\(0),
      I4 => \_ram_addrb\(1),
      I5 => \_ram_addrb\(3),
      O => \_ram_addrb[7]_i_3__7_n_0\
    );
\_ram_addrb_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[0]_i_1__7_n_0\,
      Q => \_ram_addrb\(0),
      S => SR(0)
    );
\_ram_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[1]_i_1__7_n_0\,
      Q => \_ram_addrb\(1),
      R => SR(0)
    );
\_ram_addrb_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[2]_i_1__7_n_0\,
      Q => \_ram_addrb\(2),
      S => SR(0)
    );
\_ram_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[3]_i_1__7_n_0\,
      Q => \_ram_addrb\(3),
      R => SR(0)
    );
\_ram_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[4]_i_1__7_n_0\,
      Q => \_ram_addrb\(4),
      R => SR(0)
    );
\_ram_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[5]_i_1__7_n_0\,
      Q => \_ram_addrb\(5),
      R => SR(0)
    );
\_ram_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[6]_i_1__7_n_0\,
      Q => \_ram_addrb\(6),
      R => SR(0)
    );
\_ram_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \_ram_addrb[7]_i_2__7_n_0\,
      Q => \_ram_addrb\(7),
      R => SR(0)
    );
\back_value[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__7_n_0\,
      I3 => \_ram_doutb\(0),
      O => p_1_in(0)
    );
\back_value[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[1]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__7_n_0\,
      I3 => \_ram_doutb\(1),
      O => p_1_in(1)
    );
\back_value[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[2]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__7_n_0\,
      I3 => \_ram_doutb\(2),
      O => p_1_in(2)
    );
\back_value[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__7_n_0\,
      I3 => \_ram_doutb\(3),
      O => p_1_in(3)
    );
\back_value[4]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[4]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__7_n_0\,
      I3 => \_ram_doutb\(4),
      O => p_1_in(4)
    );
\back_value[5]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[5]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__7_n_0\,
      I3 => \_ram_doutb\(5),
      O => p_1_in(5)
    );
\back_value[6]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[6]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__7_n_0\,
      I3 => \_ram_doutb\(6),
      O => p_1_in(6)
    );
\back_value[7]_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \back_value__0\(2),
      I2 => \back_value__0\(6),
      I3 => \_ram_douta\(6),
      I4 => \back_value__0\(0),
      I5 => \_ram_douta\(0),
      O => \back_value[7]_i_10__7_n_0\
    );
\back_value[7]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_m_axis_eng_tvalid\,
      I2 => src_in_progress_reg_n_0,
      I3 => engine_aresetn,
      O => \back_value[7]_i_1__7_n_0\
    );
\back_value[7]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \start_value_reg_n_0_[7]\,
      I1 => engine_aresetn,
      I2 => \back_value[7]_i_3__7_n_0\,
      I3 => \_ram_doutb\(7),
      O => p_1_in(7)
    );
\back_value[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \back_value[7]_i_4__7_n_0\,
      I1 => \_ram_addra\(1),
      I2 => \_ram_addra\(7),
      I3 => \back_value[7]_i_5__7_n_0\,
      I4 => \back_value[7]_i_6__7_n_0\,
      I5 => \ram_addra[7]_i_3__7_n_0\,
      O => \back_value[7]_i_3__7_n_0\
    );
\back_value[7]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \_ram_addra\(5),
      I1 => \_ram_addra\(6),
      I2 => \_ram_addra\(2),
      I3 => \_ram_addra\(4),
      O => \back_value[7]_i_4__7_n_0\
    );
\back_value[7]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => ram_addra(3),
      I1 => \ENG_REN_reg[8]\,
      I2 => \ENG_RADDR_reg[8][7]\(3),
      I3 => \ENG_WEN_reg[8]\,
      I4 => Q(3),
      I5 => \_ram_addra\(0),
      O => \back_value[7]_i_5__7_n_0\
    );
\back_value[7]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \back_value[7]_i_7__7_n_0\,
      I1 => \_ram_douta\(4),
      I2 => \back_value__0\(4),
      I3 => \back_value[7]_i_8__7_n_0\,
      I4 => \back_value[7]_i_9__7_n_0\,
      I5 => \back_value[7]_i_10__7_n_0\,
      O => \back_value[7]_i_6__7_n_0\
    );
\back_value[7]_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \back_value__0\(3),
      I2 => \_ram_douta\(3),
      I3 => \_ram_douta\(1),
      I4 => \back_value__0\(1),
      O => \back_value[7]_i_7__7_n_0\
    );
\back_value[7]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \back_value__0\(7),
      I1 => \_ram_douta\(7),
      I2 => \_ram_douta\(2),
      I3 => \back_value__0\(2),
      I4 => \_ram_douta\(6),
      I5 => \back_value__0\(6),
      O => \back_value[7]_i_8__7_n_0\
    );
\back_value[7]_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \back_value__0\(1),
      I1 => \_ram_douta\(1),
      I2 => \back_value__0\(5),
      I3 => \_ram_douta\(5),
      I4 => \_ram_douta\(0),
      I5 => \back_value__0\(0),
      O => \back_value[7]_i_9__7_n_0\
    );
\back_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__7_n_0\,
      D => p_1_in(0),
      Q => \back_value__0\(0),
      R => '0'
    );
\back_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__7_n_0\,
      D => p_1_in(1),
      Q => \back_value__0\(1),
      R => '0'
    );
\back_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__7_n_0\,
      D => p_1_in(2),
      Q => \back_value__0\(2),
      R => '0'
    );
\back_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__7_n_0\,
      D => p_1_in(3),
      Q => \back_value__0\(3),
      R => '0'
    );
\back_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__7_n_0\,
      D => p_1_in(4),
      Q => \back_value__0\(4),
      R => '0'
    );
\back_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__7_n_0\,
      D => p_1_in(5),
      Q => \back_value__0\(5),
      R => '0'
    );
\back_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__7_n_0\,
      D => p_1_in(6),
      Q => \back_value__0\(6),
      R => '0'
    );
\back_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \back_value[7]_i_1__7_n_0\,
      D => p_1_in(7),
      Q => \back_value__0\(7),
      R => '0'
    );
\config_reg[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \config_reg[0]_i_2__7_n_0\,
      I1 => engine_aresetn,
      I2 => \config_reg[23]_i_3__7_n_0\,
      I3 => \ENG_WEN_reg[8]\,
      O => \config_reg[0]_i_1__7_n_0\
    );
\config_reg[0]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3F333308000000"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(0),
      I1 => \ENG_WEN_reg[8]\,
      I2 => Q(2),
      I3 => \config_reg[0]_i_3__7_n_0\,
      I4 => \config_reg[23]_i_6__7_n_0\,
      I5 => \config_reg_reg_n_0_[0]\,
      O => \config_reg[0]_i_2__7_n_0\
    );
\config_reg[0]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \config_reg[0]_i_3__7_n_0\
    );
\config_reg[10]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(2),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(2),
      O => p_2_in(10)
    );
\config_reg[11]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(3),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(3),
      O => p_2_in(11)
    );
\config_reg[12]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(4),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(4),
      O => p_2_in(12)
    );
\config_reg[12]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pattern_lenght(2),
      O => \config_reg[12]_i_3__7_n_0\
    );
\config_reg[13]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(5),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(5),
      O => p_2_in(13)
    );
\config_reg[14]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(6),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(6),
      O => p_2_in(14)
    );
\config_reg[15]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \config_reg[23]_i_4__7_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \config_reg[15]_i_3__7_n_0\,
      O => \config_reg[15]_i_1__7_n_0\
    );
\config_reg[15]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(7),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(7),
      O => p_2_in(15)
    );
\config_reg[15]_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \config_reg[15]_i_4__7_n_0\,
      I1 => \config_reg[23]_i_8__7_n_0\,
      I2 => pattern_lenght_changed,
      I3 => \ENG_WEN_reg[8]\,
      O => \config_reg[15]_i_3__7_n_0\
    );
\config_reg[15]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => pattern_lenght(6),
      I1 => pattern_lenght(2),
      I2 => pattern_lenght(0),
      I3 => pattern_lenght(1),
      I4 => \config_reg[23]_i_9__7_n_0\,
      O => \config_reg[15]_i_4__7_n_0\
    );
\config_reg[16]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => config_reg0(8),
      I1 => \ENG_WDATA_reg[8][7]\(0),
      I2 => \ENG_WEN_reg[8]\,
      I3 => \config_reg[23]_i_6__7_n_0\,
      O => p_2_in(16)
    );
\config_reg[17]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(1),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(9),
      O => p_2_in(17)
    );
\config_reg[18]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(2),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(10),
      O => p_2_in(18)
    );
\config_reg[19]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(3),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(11),
      O => p_2_in(19)
    );
\config_reg[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => \config_reg_reg_n_0_[1]\,
      I1 => \config_reg[7]_i_1__7_n_0\,
      I2 => \config_reg[1]_i_2__7_n_0\,
      I3 => engine_aresetn,
      I4 => \config_reg[23]_i_3__7_n_0\,
      I5 => \ENG_WEN_reg[8]\,
      O => \config_reg[1]_i_1__7_n_0\
    );
\config_reg[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[1]_i_2__7_n_0\
    );
\config_reg[20]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(4),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(12),
      O => p_2_in(20)
    );
\config_reg[21]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(5),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(13),
      O => p_2_in(21)
    );
\config_reg[22]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(6),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(14),
      O => p_2_in(22)
    );
\config_reg[23]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pattern_lenght(14),
      I1 => pattern_lenght(13),
      I2 => pattern_lenght(12),
      O => \config_reg[23]_i_10__7_n_0\
    );
\config_reg[23]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => \config_reg[23]_i_3__7_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[8]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__7_n_0\,
      I5 => \config_reg[23]_i_5__7_n_0\,
      O => \config_reg[23]_i_1__7_n_0\
    );
\config_reg[23]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(7),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(15),
      O => p_2_in(23)
    );
\config_reg[23]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \config_reg[23]_i_8__7_n_0\,
      I1 => \config_reg[23]_i_9__7_n_0\,
      I2 => pattern_lenght(1),
      I3 => pattern_lenght(0),
      I4 => pattern_lenght(2),
      I5 => pattern_lenght(6),
      O => \config_reg[23]_i_3__7_n_0\
    );
\config_reg[23]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ENG_WEN_reg[8]\,
      I5 => Q(3),
      O => \config_reg[23]_i_4__7_n_0\
    );
\config_reg[23]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ENG_WEN_reg[8]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \config_reg[23]_i_5__7_n_0\
    );
\config_reg[23]_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \config_reg[23]_i_6__7_n_0\
    );
\config_reg[23]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pattern_lenght(9),
      I1 => pattern_lenght(11),
      I2 => pattern_lenght(10),
      I3 => pattern_lenght(8),
      I4 => \config_reg[23]_i_10__7_n_0\,
      I5 => pattern_lenght(15),
      O => \config_reg[23]_i_8__7_n_0\
    );
\config_reg[23]_i_9__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pattern_lenght(7),
      I1 => pattern_lenght(3),
      I2 => pattern_lenght(5),
      I3 => pattern_lenght(4),
      O => \config_reg[23]_i_9__7_n_0\
    );
\config_reg[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[2]_i_1__7_n_0\
    );
\config_reg[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[3]_i_1__7_n_0\
    );
\config_reg[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(4),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[4]_i_1__7_n_0\
    );
\config_reg[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(5),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[5]_i_1__7_n_0\
    );
\config_reg[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[6]_i_1__7_n_0\
    );
\config_reg[7]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \config_reg[23]_i_4__7_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \config_reg[7]_i_1__7_n_0\
    );
\config_reg[7]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(7),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(3),
      O => \config_reg[7]_i_2__7_n_0\
    );
\config_reg[8]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(0),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => pattern_lenght(0),
      O => p_2_in(8)
    );
\config_reg[9]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(1),
      I1 => \config_reg[23]_i_6__7_n_0\,
      I2 => \ENG_WEN_reg[8]\,
      I3 => config_reg0(1),
      O => p_2_in(9)
    );
\config_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[0]_i_1__7_n_0\,
      Q => \config_reg_reg_n_0_[0]\,
      R => '0'
    );
\config_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__7_n_0\,
      D => p_2_in(10),
      Q => pattern_lenght(2),
      R => SR(0)
    );
\config_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__7_n_0\,
      D => p_2_in(11),
      Q => pattern_lenght(3),
      R => SR(0)
    );
\config_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__7_n_0\,
      D => p_2_in(12),
      Q => pattern_lenght(4),
      R => SR(0)
    );
\config_reg_reg[12]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \config_reg_reg[12]_i_2__7_n_0\,
      CO(2) => \config_reg_reg[12]_i_2__7_n_1\,
      CO(1) => \config_reg_reg[12]_i_2__7_n_2\,
      CO(0) => \config_reg_reg[12]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pattern_lenght(2),
      DI(0) => '0',
      O(3 downto 0) => config_reg0(4 downto 1),
      S(3 downto 2) => pattern_lenght(4 downto 3),
      S(1) => \config_reg[12]_i_3__7_n_0\,
      S(0) => pattern_lenght(1)
    );
\config_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__7_n_0\,
      D => p_2_in(13),
      Q => pattern_lenght(5),
      R => SR(0)
    );
\config_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__7_n_0\,
      D => p_2_in(14),
      Q => pattern_lenght(6),
      R => SR(0)
    );
\config_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__7_n_0\,
      D => p_2_in(15),
      Q => pattern_lenght(7),
      R => SR(0)
    );
\config_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__7_n_0\,
      D => p_2_in(16),
      Q => pattern_lenght(8),
      R => SR(0)
    );
\config_reg_reg[16]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[12]_i_2__7_n_0\,
      CO(3) => \config_reg_reg[16]_i_2__7_n_0\,
      CO(2) => \config_reg_reg[16]_i_2__7_n_1\,
      CO(1) => \config_reg_reg[16]_i_2__7_n_2\,
      CO(0) => \config_reg_reg[16]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(8 downto 5),
      S(3 downto 0) => pattern_lenght(8 downto 5)
    );
\config_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__7_n_0\,
      D => p_2_in(17),
      Q => pattern_lenght(9),
      R => SR(0)
    );
\config_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__7_n_0\,
      D => p_2_in(18),
      Q => pattern_lenght(10),
      R => SR(0)
    );
\config_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__7_n_0\,
      D => p_2_in(19),
      Q => pattern_lenght(11),
      R => SR(0)
    );
\config_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \config_reg[1]_i_1__7_n_0\,
      Q => \config_reg_reg_n_0_[1]\,
      R => '0'
    );
\config_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__7_n_0\,
      D => p_2_in(20),
      Q => pattern_lenght(12),
      R => SR(0)
    );
\config_reg_reg[20]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[16]_i_2__7_n_0\,
      CO(3) => \config_reg_reg[20]_i_2__7_n_0\,
      CO(2) => \config_reg_reg[20]_i_2__7_n_1\,
      CO(1) => \config_reg_reg[20]_i_2__7_n_2\,
      CO(0) => \config_reg_reg[20]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => config_reg0(12 downto 9),
      S(3 downto 0) => pattern_lenght(12 downto 9)
    );
\config_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__7_n_0\,
      D => p_2_in(21),
      Q => pattern_lenght(13),
      R => SR(0)
    );
\config_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__7_n_0\,
      D => p_2_in(22),
      Q => pattern_lenght(14),
      R => SR(0)
    );
\config_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[23]_i_1__7_n_0\,
      D => p_2_in(23),
      Q => pattern_lenght(15),
      R => SR(0)
    );
\config_reg_reg[23]_i_7__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \config_reg_reg[20]_i_2__7_n_0\,
      CO(3 downto 2) => \NLW_config_reg_reg[23]_i_7__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \config_reg_reg[23]_i_7__7_n_2\,
      CO(0) => \config_reg_reg[23]_i_7__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_config_reg_reg[23]_i_7__7_O_UNCONNECTED\(3),
      O(2 downto 0) => config_reg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => pattern_lenght(15 downto 13)
    );
\config_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__7_n_0\,
      D => \config_reg[2]_i_1__7_n_0\,
      Q => \config_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\config_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__7_n_0\,
      D => \config_reg[3]_i_1__7_n_0\,
      Q => \config_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\config_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__7_n_0\,
      D => \config_reg[4]_i_1__7_n_0\,
      Q => \config_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\config_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__7_n_0\,
      D => \config_reg[5]_i_1__7_n_0\,
      Q => \config_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\config_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__7_n_0\,
      D => \config_reg[6]_i_1__7_n_0\,
      Q => \config_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\config_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[7]_i_1__7_n_0\,
      D => \config_reg[7]_i_2__7_n_0\,
      Q => \config_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\config_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__7_n_0\,
      D => p_2_in(8),
      Q => pattern_lenght(0),
      R => SR(0)
    );
\config_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \config_reg[15]_i_1__7_n_0\,
      D => p_2_in(9),
      Q => pattern_lenght(1),
      R => SR(0)
    );
drop_packet_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^debug_engine_match\(0),
      I1 => PATTERN_FOUNDED_reg_0(4),
      I2 => PATTERN_FOUNDED_reg_0(2),
      I3 => PATTERN_FOUNDED_reg_0(3),
      I4 => PATTERN_FOUNDED_reg_0(1),
      I5 => PATTERN_FOUNDED_reg_0(0),
      O => drop_packet_reg
    );
\eng_slv_rdata[24]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => \ENG_RADDR_reg[8][6]\,
      I2 => \eng_slv_rdata[24]_i_34_n_0\,
      O => \ENG_RDATA[8]\(0)
    );
\eng_slv_rdata[24]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(0),
      I1 => pattern_lenght(8),
      I2 => \config_reg_reg_n_0_[0]\,
      I3 => \ENG_RADDR_reg[8][7]\(0),
      I4 => \ENG_RADDR_reg[8][7]\(1),
      I5 => pattern_lenght(0),
      O => \eng_slv_rdata[24]_i_34_n_0\
    );
\eng_slv_rdata[25]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => \ENG_RADDR_reg[8][6]\,
      I2 => \eng_slv_rdata[25]_i_34_n_0\,
      O => \ENG_RDATA[8]\(1)
    );
\eng_slv_rdata[25]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(1),
      I1 => pattern_lenght(9),
      I2 => \config_reg_reg_n_0_[1]\,
      I3 => \ENG_RADDR_reg[8][7]\(0),
      I4 => \ENG_RADDR_reg[8][7]\(1),
      I5 => pattern_lenght(1),
      O => \eng_slv_rdata[25]_i_34_n_0\
    );
\eng_slv_rdata[26]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => \ENG_RADDR_reg[8][6]\,
      I2 => \eng_slv_rdata[26]_i_34_n_0\,
      O => \ENG_RDATA[8]\(2)
    );
\eng_slv_rdata[26]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(2),
      I1 => pattern_lenght(10),
      I2 => \config_reg_reg_n_0_[2]\,
      I3 => \ENG_RADDR_reg[8][7]\(0),
      I4 => \ENG_RADDR_reg[8][7]\(1),
      I5 => pattern_lenght(2),
      O => \eng_slv_rdata[26]_i_34_n_0\
    );
\eng_slv_rdata[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => \ENG_RADDR_reg[8][6]\,
      I2 => \eng_slv_rdata[27]_i_34_n_0\,
      O => \ENG_RDATA[8]\(3)
    );
\eng_slv_rdata[27]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(3),
      I1 => pattern_lenght(11),
      I2 => \config_reg_reg_n_0_[3]\,
      I3 => \ENG_RADDR_reg[8][7]\(0),
      I4 => \ENG_RADDR_reg[8][7]\(1),
      I5 => pattern_lenght(3),
      O => \eng_slv_rdata[27]_i_34_n_0\
    );
\eng_slv_rdata[28]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => \ENG_RADDR_reg[8][6]\,
      I2 => \eng_slv_rdata[28]_i_34_n_0\,
      O => \ENG_RDATA[8]\(4)
    );
\eng_slv_rdata[28]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(4),
      I1 => pattern_lenght(12),
      I2 => pattern_lenght(4),
      I3 => \ENG_RADDR_reg[8][7]\(1),
      I4 => \ENG_RADDR_reg[8][7]\(0),
      I5 => \config_reg_reg_n_0_[4]\,
      O => \eng_slv_rdata[28]_i_34_n_0\
    );
\eng_slv_rdata[29]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => \ENG_RADDR_reg[8][6]\,
      I2 => \eng_slv_rdata[29]_i_34_n_0\,
      O => \ENG_RDATA[8]\(5)
    );
\eng_slv_rdata[29]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(5),
      I1 => pattern_lenght(13),
      I2 => \config_reg_reg_n_0_[5]\,
      I3 => \ENG_RADDR_reg[8][7]\(0),
      I4 => \ENG_RADDR_reg[8][7]\(1),
      I5 => pattern_lenght(5),
      O => \eng_slv_rdata[29]_i_34_n_0\
    );
\eng_slv_rdata[30]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \ENG_RADDR_reg[8][6]\,
      I2 => \eng_slv_rdata[30]_i_34_n_0\,
      O => \ENG_RDATA[8]\(6)
    );
\eng_slv_rdata[30]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => pattern_lenght(14),
      I2 => \config_reg_reg_n_0_[6]\,
      I3 => \ENG_RADDR_reg[8][7]\(0),
      I4 => \ENG_RADDR_reg[8][7]\(1),
      I5 => pattern_lenght(6),
      O => \eng_slv_rdata[30]_i_34_n_0\
    );
\eng_slv_rdata[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => \ENG_RADDR_reg[8][6]\,
      I2 => \eng_slv_rdata[31]_i_40_n_0\,
      O => \ENG_RDATA[8]\(7)
    );
\eng_slv_rdata[31]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \_ram_douta\(7),
      I1 => pattern_lenght(15),
      I2 => \config_reg_reg_n_0_[7]\,
      I3 => \ENG_RADDR_reg[8][7]\(0),
      I4 => \ENG_RADDR_reg[8][7]\(1),
      I5 => pattern_lenght(7),
      O => \eng_slv_rdata[31]_i_40_n_0\
    );
\pattern_lenght_changed_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8F0C8C8"
    )
        port map (
      I0 => \config_reg[23]_i_3__7_n_0\,
      I1 => pattern_lenght_changed,
      I2 => \ENG_WEN_reg[8]\,
      I3 => Q(2),
      I4 => \config_reg[23]_i_4__7_n_0\,
      I5 => \pattern_lenght_changed_i_2__7_n_0\,
      O => \pattern_lenght_changed_i_1__7_n_0\
    );
\pattern_lenght_changed_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \ENG_WEN_reg[8]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \pattern_lenght_changed_i_2__7_n_0\
    );
pattern_lenght_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \pattern_lenght_changed_i_1__7_n_0\,
      Q => pattern_lenght_changed,
      R => SR(0)
    );
\ram_addra[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8000000FF00"
    )
        port map (
      I0 => \_ram_addrb\(0),
      I1 => \ram_addra[7]_i_4__7_n_0\,
      I2 => \ram_addra[0]_i_2__7_n_0\,
      I3 => \_m_axis_eng_tvalid\,
      I4 => ram_addra(0),
      I5 => \ram_addra[7]_i_3__7_n_0\,
      O => \ram_addra[0]_i_1__7_n_0\
    );
\ram_addra[0]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(6),
      I1 => \start_value_reg_n_0_[6]\,
      I2 => \_m_axis_eng_tdata\(7),
      I3 => \start_value_reg_n_0_[7]\,
      I4 => \ram_addra[0]_i_3__7_n_0\,
      I5 => \ram_addra[0]_i_4__7_n_0\,
      O => \ram_addra[0]_i_2__7_n_0\
    );
\ram_addra[0]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[0]\,
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(1),
      I3 => \start_value_reg_n_0_[1]\,
      I4 => \_m_axis_eng_tdata\(2),
      I5 => \start_value_reg_n_0_[2]\,
      O => \ram_addra[0]_i_3__7_n_0\
    );
\ram_addra[0]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \start_value_reg_n_0_[3]\,
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \start_value_reg_n_0_[4]\,
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \start_value_reg_n_0_[5]\,
      O => \ram_addra[0]_i_4__7_n_0\
    );
\ram_addra[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28002800280028"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => \ram_addra[7]_i_3__7_n_0\,
      I4 => \ram_addra[7]_i_4__7_n_0\,
      I5 => \_ram_addrb\(1),
      O => \ram_addra[1]_i_1__7_n_0\
    );
\ram_addra[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909F9FFFFFFFF"
    )
        port map (
      I0 => \ram_addra[2]_i_2__7_n_0\,
      I1 => ram_addra(2),
      I2 => \ram_addra[7]_i_3__7_n_0\,
      I3 => \ram_addra[7]_i_4__7_n_0\,
      I4 => \_ram_addrb\(2),
      I5 => \_m_axis_eng_tvalid\,
      O => \ram_addra[2]_i_1__7_n_0\
    );
\ram_addra[2]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_addra(0),
      I1 => ram_addra(1),
      O => \ram_addra[2]_i_2__7_n_0\
    );
\ram_addra[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[3]_i_2__7_n_0\,
      I2 => ram_addra(3),
      I3 => \ram_addra[7]_i_3__7_n_0\,
      I4 => \ram_addra[7]_i_4__7_n_0\,
      I5 => \_ram_addrb\(3),
      O => \ram_addra[3]_i_1__7_n_0\
    );
\ram_addra[3]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_addra(1),
      I1 => ram_addra(0),
      I2 => ram_addra(2),
      O => \ram_addra[3]_i_2__7_n_0\
    );
\ram_addra[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[4]_i_2__7_n_0\,
      I2 => ram_addra(4),
      I3 => \ram_addra[7]_i_3__7_n_0\,
      I4 => \ram_addra[7]_i_4__7_n_0\,
      I5 => \_ram_addrb\(4),
      O => \ram_addra[4]_i_1__7_n_0\
    );
\ram_addra[4]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_addra(2),
      I1 => ram_addra(0),
      I2 => ram_addra(1),
      I3 => ram_addra(3),
      O => \ram_addra[4]_i_2__7_n_0\
    );
\ram_addra[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[5]_i_2__7_n_0\,
      I2 => ram_addra(5),
      I3 => \ram_addra[7]_i_3__7_n_0\,
      I4 => \ram_addra[7]_i_4__7_n_0\,
      I5 => \_ram_addrb\(5),
      O => \ram_addra[5]_i_1__7_n_0\
    );
\ram_addra[5]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addra(3),
      I1 => ram_addra(1),
      I2 => ram_addra(0),
      I3 => ram_addra(2),
      I4 => ram_addra(4),
      O => \ram_addra[5]_i_2__7_n_0\
    );
\ram_addra[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82008200820082"
    )
        port map (
      I0 => \_m_axis_eng_tvalid\,
      I1 => \ram_addra[6]_i_2__7_n_0\,
      I2 => ram_addra(6),
      I3 => \ram_addra[7]_i_3__7_n_0\,
      I4 => \ram_addra[7]_i_4__7_n_0\,
      I5 => \_ram_addrb\(6),
      O => \ram_addra[6]_i_1__7_n_0\
    );
\ram_addra[6]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_addra(4),
      I1 => ram_addra(2),
      I2 => ram_addra(0),
      I3 => ram_addra(1),
      I4 => ram_addra(3),
      I5 => ram_addra(5),
      O => \ram_addra[6]_i_2__7_n_0\
    );
\ram_addra[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F090009000900090"
    )
        port map (
      I0 => \ram_addra[7]_i_2__7_n_0\,
      I1 => ram_addra(7),
      I2 => \_m_axis_eng_tvalid\,
      I3 => \ram_addra[7]_i_3__7_n_0\,
      I4 => \ram_addra[7]_i_4__7_n_0\,
      I5 => \_ram_addrb\(7),
      O => \ram_addra[7]_i_1__7_n_0\
    );
\ram_addra[7]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ram_addra(5),
      I1 => ram_addra(3),
      I2 => \ram_addra[3]_i_2__7_n_0\,
      I3 => ram_addra(4),
      I4 => ram_addra(6),
      O => \ram_addra[7]_i_2__7_n_0\
    );
\ram_addra[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \_ram_douta\(6),
      I1 => \_m_axis_eng_tdata\(6),
      I2 => \_ram_douta\(7),
      I3 => \_m_axis_eng_tdata\(7),
      I4 => \ram_addra[7]_i_5__7_n_0\,
      I5 => \ram_addra[7]_i_6__7_n_0\,
      O => \ram_addra[7]_i_3__7_n_0\
    );
\ram_addra[7]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(7),
      I1 => \back_value__0\(7),
      I2 => \_m_axis_eng_tdata\(6),
      I3 => \back_value__0\(6),
      I4 => \ram_addra[7]_i_7__7_n_0\,
      I5 => \ram_addra[7]_i_8__7_n_0\,
      O => \ram_addra[7]_i_4__7_n_0\
    );
\ram_addra[7]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(0),
      I1 => \_ram_douta\(0),
      I2 => \_ram_douta\(2),
      I3 => \_m_axis_eng_tdata\(2),
      I4 => \_ram_douta\(1),
      I5 => \_m_axis_eng_tdata\(1),
      O => \ram_addra[7]_i_5__7_n_0\
    );
\ram_addra[7]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \_m_axis_eng_tdata\(3),
      I1 => \_ram_douta\(3),
      I2 => \_ram_douta\(4),
      I3 => \_m_axis_eng_tdata\(4),
      I4 => \_ram_douta\(5),
      I5 => \_m_axis_eng_tdata\(5),
      O => \ram_addra[7]_i_6__7_n_0\
    );
\ram_addra[7]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(0),
      I1 => \_m_axis_eng_tdata\(0),
      I2 => \_m_axis_eng_tdata\(2),
      I3 => \back_value__0\(2),
      I4 => \_m_axis_eng_tdata\(1),
      I5 => \back_value__0\(1),
      O => \ram_addra[7]_i_7__7_n_0\
    );
\ram_addra[7]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \back_value__0\(3),
      I1 => \_m_axis_eng_tdata\(3),
      I2 => \_m_axis_eng_tdata\(4),
      I3 => \back_value__0\(4),
      I4 => \_m_axis_eng_tdata\(5),
      I5 => \back_value__0\(5),
      O => \ram_addra[7]_i_8__7_n_0\
    );
\ram_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[0]_i_1__7_n_0\,
      Q => ram_addra(0),
      R => SR(0)
    );
\ram_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[1]_i_1__7_n_0\,
      Q => ram_addra(1),
      R => SR(0)
    );
\ram_addra_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[2]_i_1__7_n_0\,
      Q => ram_addra(2),
      S => SR(0)
    );
\ram_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[3]_i_1__7_n_0\,
      Q => ram_addra(3),
      R => SR(0)
    );
\ram_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[4]_i_1__7_n_0\,
      Q => ram_addra(4),
      R => SR(0)
    );
\ram_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[5]_i_1__7_n_0\,
      Q => ram_addra(5),
      R => SR(0)
    );
\ram_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[6]_i_1__7_n_0\,
      Q => ram_addra(6),
      R => SR(0)
    );
\ram_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => back_value,
      D => \ram_addra[7]_i_1__7_n_0\,
      Q => ram_addra(7),
      R => SR(0)
    );
\src_in_progress_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \FSM_sequential_sm_state_reg__0\,
      I1 => \_transfer_active\,
      I2 => src_in_progress2,
      I3 => src_in_progress_reg_n_0,
      I4 => \_m_axis_eng_tvalid\,
      O => \src_in_progress_i_1__7_n_0\
    );
src_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \src_in_progress_i_1__7_n_0\,
      Q => src_in_progress_reg_n_0,
      R => SR(0)
    );
\start_value[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \config_reg[23]_i_4__7_n_0\,
      I1 => engine_aresetn,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => start_value
    );
\start_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[8][7]\(0),
      Q => \start_value_reg_n_0_[0]\,
      R => '0'
    );
\start_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[8][7]\(1),
      Q => \start_value_reg_n_0_[1]\,
      R => '0'
    );
\start_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[8][7]\(2),
      Q => \start_value_reg_n_0_[2]\,
      R => '0'
    );
\start_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[8][7]\(3),
      Q => \start_value_reg_n_0_[3]\,
      R => '0'
    );
\start_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[8][7]\(4),
      Q => \start_value_reg_n_0_[4]\,
      R => '0'
    );
\start_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[8][7]\(5),
      Q => \start_value_reg_n_0_[5]\,
      R => '0'
    );
\start_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[8][7]\(6),
      Q => \start_value_reg_n_0_[6]\,
      R => '0'
    );
\start_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => start_value,
      D => \ENG_WDATA_reg[8][7]\(7),
      Q => \start_value_reg_n_0_[7]\,
      R => '0'
    );
xpm_memory_tdpram_inst: entity work.\main_design_inspection_unit_0_0_xpm_memory_tdpram__24\
     port map (
      addra(7 downto 0) => \_ram_addra\(7 downto 0),
      addrb(7 downto 0) => \_ram_addrb\(7 downto 0),
      clka => engine_clock,
      clkb => engine_clock,
      dbiterra => NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED,
      dina(7 downto 0) => \_ram_dina\(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \_ram_douta\(7 downto 0),
      doutb(7 downto 0) => \_ram_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \ENG_WEN_reg[8]\,
      web(0) => '0'
    );
\xpm_memory_tdpram_inst_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(6),
      I1 => \ENG_WEN_reg[8]\,
      I2 => ram_addra(6),
      O => \_ram_dina\(6)
    );
\xpm_memory_tdpram_inst_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(5),
      I1 => \ENG_WEN_reg[8]\,
      I2 => ram_addra(5),
      O => \_ram_dina\(5)
    );
\xpm_memory_tdpram_inst_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(4),
      I1 => \ENG_WEN_reg[8]\,
      I2 => ram_addra(4),
      O => \_ram_dina\(4)
    );
\xpm_memory_tdpram_inst_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(3),
      I1 => \ENG_WEN_reg[8]\,
      I2 => ram_addra(3),
      O => \_ram_dina\(3)
    );
\xpm_memory_tdpram_inst_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(2),
      I1 => \ENG_WEN_reg[8]\,
      I2 => ram_addra(2),
      O => \_ram_dina\(2)
    );
\xpm_memory_tdpram_inst_i_15__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(1),
      I1 => \ENG_WEN_reg[8]\,
      I2 => ram_addra(1),
      O => \_ram_dina\(1)
    );
\xpm_memory_tdpram_inst_i_16__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(0),
      I1 => \ENG_WEN_reg[8]\,
      I2 => ram_addra(0),
      O => \_ram_dina\(0)
    );
\xpm_memory_tdpram_inst_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \ENG_WEN_reg[8]\,
      I2 => \ENG_RADDR_reg[8][7]\(7),
      I3 => \ENG_REN_reg[8]\,
      I4 => ram_addra(7),
      O => \_ram_addra\(7)
    );
\xpm_memory_tdpram_inst_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \ENG_WEN_reg[8]\,
      I2 => \ENG_RADDR_reg[8][7]\(6),
      I3 => \ENG_REN_reg[8]\,
      I4 => ram_addra(6),
      O => \_ram_addra\(6)
    );
\xpm_memory_tdpram_inst_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \ENG_WEN_reg[8]\,
      I2 => \ENG_RADDR_reg[8][7]\(5),
      I3 => \ENG_REN_reg[8]\,
      I4 => ram_addra(5),
      O => \_ram_addra\(5)
    );
\xpm_memory_tdpram_inst_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \ENG_WEN_reg[8]\,
      I2 => \ENG_RADDR_reg[8][7]\(4),
      I3 => \ENG_REN_reg[8]\,
      I4 => ram_addra(4),
      O => \_ram_addra\(4)
    );
\xpm_memory_tdpram_inst_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \ENG_WEN_reg[8]\,
      I2 => \ENG_RADDR_reg[8][7]\(3),
      I3 => \ENG_REN_reg[8]\,
      I4 => ram_addra(3),
      O => \_ram_addra\(3)
    );
\xpm_memory_tdpram_inst_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \ENG_WEN_reg[8]\,
      I2 => \ENG_RADDR_reg[8][7]\(2),
      I3 => \ENG_REN_reg[8]\,
      I4 => ram_addra(2),
      O => \_ram_addra\(2)
    );
\xpm_memory_tdpram_inst_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \ENG_WEN_reg[8]\,
      I2 => \ENG_RADDR_reg[8][7]\(1),
      I3 => \ENG_REN_reg[8]\,
      I4 => ram_addra(1),
      O => \_ram_addra\(1)
    );
\xpm_memory_tdpram_inst_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \ENG_WEN_reg[8]\,
      I2 => \ENG_RADDR_reg[8][7]\(0),
      I3 => \ENG_REN_reg[8]\,
      I4 => ram_addra(0),
      O => \_ram_addra\(0)
    );
\xpm_memory_tdpram_inst_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ENG_WDATA_reg[8][7]\(7),
      I1 => \ENG_WEN_reg[8]\,
      I2 => ram_addra(7),
      O => \_ram_dina\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_inspection_unit_0_0_inspection_unit is
  port (
    S_AXI_LITE_ARESETN : in STD_LOGIC;
    S_AXI_LITE_ACLK : in STD_LOGIC;
    S_AXI_LITE_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_LITE_AWVALID : in STD_LOGIC;
    S_AXI_LITE_AWREADY : out STD_LOGIC;
    S_AXI_LITE_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_LITE_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_LITE_WVALID : in STD_LOGIC;
    S_AXI_LITE_WREADY : out STD_LOGIC;
    S_AXI_LITE_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_LITE_BVALID : out STD_LOGIC;
    S_AXI_LITE_BREADY : in STD_LOGIC;
    S_AXI_LITE_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_LITE_ARVALID : in STD_LOGIC;
    S_AXI_LITE_ARREADY : out STD_LOGIC;
    S_AXI_LITE_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_LITE_RVALID : out STD_LOGIC;
    S_AXI_LITE_RREADY : in STD_LOGIC;
    S_AXI_LITE_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axis_aresetn : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    engine_aresetn : in STD_LOGIC;
    engine_clock : in STD_LOGIC;
    debug_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    debug_tlast : out STD_LOGIC;
    debug_tready : out STD_LOGIC;
    debug_tvalid : out STD_LOGIC;
    debug_data : out STD_LOGIC_VECTOR ( 95 downto 0 );
    debug_search_ready : out STD_LOGIC;
    debug_engine_match : out STD_LOGIC_VECTOR ( 15 downto 0 );
    debug_start_search : out STD_LOGIC;
    debug_state : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of main_design_inspection_unit_0_0_inspection_unit : entity is 16;
  attribute AL_IDLE : string;
  attribute AL_IDLE of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b00";
  attribute AL_WAIT_OP_FIN : string;
  attribute AL_WAIT_OP_FIN of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b01";
  attribute AXI_LITE_DATA_BYTES : integer;
  attribute AXI_LITE_DATA_BYTES of main_design_inspection_unit_0_0_inspection_unit : entity is 4;
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of main_design_inspection_unit_0_0_inspection_unit : entity is 32;
  attribute ENGINES_NUMBER : string;
  attribute ENGINES_NUMBER of main_design_inspection_unit_0_0_inspection_unit : entity is "16'b0000000000010000";
  attribute ENGINE_MAX_SIZE : string;
  attribute ENGINE_MAX_SIZE of main_design_inspection_unit_0_0_inspection_unit : entity is "16'b0000000100000000";
  attribute ENG_ADDR_SIZE : integer;
  attribute ENG_ADDR_SIZE of main_design_inspection_unit_0_0_inspection_unit : entity is 8;
  attribute ENG_AL_ADDR_SIZE : integer;
  attribute ENG_AL_ADDR_SIZE of main_design_inspection_unit_0_0_inspection_unit : entity is 6;
  attribute ENG_DATA_SIZE : integer;
  attribute ENG_DATA_SIZE of main_design_inspection_unit_0_0_inspection_unit : entity is 8;
  attribute ENG_NR_ADDR : integer;
  attribute ENG_NR_ADDR of main_design_inspection_unit_0_0_inspection_unit : entity is 4;
  attribute ENL_IDLE : string;
  attribute ENL_IDLE of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b00";
  attribute ENL_READ_FROM_ENG : string;
  attribute ENL_READ_FROM_ENG of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b10";
  attribute ENL_WRITE_TO_ENG : string;
  attribute ENL_WRITE_TO_ENG of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b01";
  attribute IDLE : string;
  attribute IDLE of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b00";
  attribute MAX_PACKET_LENGTH : integer;
  attribute MAX_PACKET_LENGTH of main_design_inspection_unit_0_0_inspection_unit : entity is 2048;
  attribute MEMORY_RADDR_INCR : string;
  attribute MEMORY_RADDR_INCR of main_design_inspection_unit_0_0_inspection_unit : entity is "11'b00000000001";
  attribute MEMORY_RADDR_WIDTH : integer;
  attribute MEMORY_RADDR_WIDTH of main_design_inspection_unit_0_0_inspection_unit : entity is 11;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of main_design_inspection_unit_0_0_inspection_unit : entity is 16384;
  attribute MEMORY_WADDR_INCR : string;
  attribute MEMORY_WADDR_INCR of main_design_inspection_unit_0_0_inspection_unit : entity is "9'b000000001";
  attribute MEMORY_WADDR_WIDTH : integer;
  attribute MEMORY_WADDR_WIDTH of main_design_inspection_unit_0_0_inspection_unit : entity is 9;
  attribute RECEIVE_PACKET : string;
  attribute RECEIVE_PACKET of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b01";
  attribute SEND_TO_ENGINES : string;
  attribute SEND_TO_ENGINES of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b01";
  attribute SLV_ADDR_SIZE : integer;
  attribute SLV_ADDR_SIZE of main_design_inspection_unit_0_0_inspection_unit : entity is 14;
  attribute SLV_DATA_SIZE : integer;
  attribute SLV_DATA_SIZE of main_design_inspection_unit_0_0_inspection_unit : entity is 32;
  attribute SLV_STRB_SIZE : integer;
  attribute SLV_STRB_SIZE of main_design_inspection_unit_0_0_inspection_unit : entity is 4;
  attribute TCQ : integer;
  attribute TCQ of main_design_inspection_unit_0_0_inspection_unit : entity is 1;
  attribute WAIT_A_CICLE : string;
  attribute WAIT_A_CICLE of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b10";
  attribute WAIT_PACKET : string;
  attribute WAIT_PACKET of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b00";
  attribute WAIT_SEARCH : string;
  attribute WAIT_SEARCH of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b10";
  attribute WAIT_SIGNALING : string;
  attribute WAIT_SIGNALING of main_design_inspection_unit_0_0_inspection_unit : entity is "2'b11";
end main_design_inspection_unit_0_0_inspection_unit;

architecture STRUCTURE of main_design_inspection_unit_0_0_inspection_unit is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_0 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_1 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_10 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_100 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_101 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_11 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_12 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_13 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_14 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_15 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_16 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_17 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_18 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_19 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_2 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_20 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_21 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_22 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_23 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_24 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_25 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_26 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_27 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_28 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_29 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_3 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_30 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_31 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_32 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_33 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_34 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_35 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_4 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_46 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_47 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_48 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_49 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_5 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_50 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_51 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_52 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_53 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_54 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_55 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_56 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_57 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_58 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_59 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_6 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_60 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_61 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_62 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_63 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_64 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_65 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_66 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_67 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_68 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_69 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_7 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_70 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_71 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_72 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_73 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_74 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_75 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_76 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_77 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_78 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_79 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_8 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_80 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_81 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_82 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_83 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_84 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_85 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_86 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_87 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_88 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_89 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_9 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_90 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_91 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_92 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_93 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_94 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_95 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_98 : STD_LOGIC;
  signal AXI_LITE_STAVE_inst_n_99 : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[10][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[10][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[10][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[10][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[10][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[10][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[11][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[11][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[11][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[11][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[11][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[12][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[12][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[12][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[12][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[12][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[12][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[12][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[12][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[13][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[13][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[13][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[13][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[13][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[13][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[13][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[13][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[14][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[14][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[14][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[14][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[14][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[14][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[14][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[14][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[15][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[15][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[15][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[15][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[15][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[15][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[15][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[15][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \ENG_RADDR_reg_n_0_[9][7]\ : STD_LOGIC;
  signal ENG_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[0]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[10]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[11]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[12]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[13]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[14]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[15]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[1]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[2]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[3]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[4]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[5]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[6]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[7]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[8]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_RDATA[9]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ENG_REN1 : STD_LOGIC;
  signal \ENG_REN[15]_i_4_n_0\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[0]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[10]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[11]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[12]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[13]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[14]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[15]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[1]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[2]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[3]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[4]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[5]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[6]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[7]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[8]\ : STD_LOGIC;
  signal \ENG_REN_reg_n_0_[9]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[10][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[10][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[10][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[10][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[10][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[10][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[11][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[11][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[11][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[11][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[11][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[12][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[12][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[12][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[12][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[12][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[12][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[12][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[12][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[13][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[13][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[13][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[13][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[13][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[13][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[13][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[13][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[14][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[14][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[14][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[14][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[14][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[14][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[14][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[14][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[15][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[15][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[15][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[15][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[15][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[15][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[15][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[15][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \ENG_WADDR_reg_n_0_[9][7]\ : STD_LOGIC;
  signal ENG_WDATA0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENG_WDATA_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[10][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[10][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[10][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[10][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[10][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[10][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[11][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[11][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[11][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[11][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[11][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[12][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[12][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[12][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[12][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[12][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[12][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[12][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[12][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[13][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[13][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[13][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[13][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[13][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[13][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[13][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[13][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[14][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[14][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[14][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[14][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[14][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[14][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[14][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[14][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[15][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[15][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[15][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[15][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[15][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[15][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[15][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[15][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \ENG_WDATA_reg_n_0_[9][7]\ : STD_LOGIC;
  signal ENG_WEN1 : STD_LOGIC;
  signal \ENG_WEN[15]_i_4_n_0\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[0]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[10]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[11]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[12]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[13]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[14]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[15]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[1]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[2]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[3]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[4]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[5]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[6]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[7]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[8]\ : STD_LOGIC;
  signal \ENG_WEN_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_sequential_al_state_reg__0\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_sequential_al_state_reg__0\ : signal is "yes";
  signal \FSM_sequential_broadcast_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_broadcast_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_eng_alite_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_eng_alite_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_eng_alite_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_eng_alite_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_eng_alite_state[1]_i_5_n_0\ : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal \^s_axi_lite_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \_m_axis_eng_tdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_m_axis_eng_tvalid\ : STD_LOGIC;
  signal \_mem_addra[0]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addra[1]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addra[2]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addra[3]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addra[4]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addra[5]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addra[5]_i_2_n_0\ : STD_LOGIC;
  signal \_mem_addra[6]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addra[7]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addra[8]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addra[8]_i_2_n_0\ : STD_LOGIC;
  signal \_mem_addra[8]_i_3_n_0\ : STD_LOGIC;
  signal \_mem_addra_reg_n_0_[0]\ : STD_LOGIC;
  signal \_mem_addra_reg_n_0_[1]\ : STD_LOGIC;
  signal \_mem_addra_reg_n_0_[2]\ : STD_LOGIC;
  signal \_mem_addra_reg_n_0_[3]\ : STD_LOGIC;
  signal \_mem_addra_reg_n_0_[4]\ : STD_LOGIC;
  signal \_mem_addra_reg_n_0_[5]\ : STD_LOGIC;
  signal \_mem_addra_reg_n_0_[6]\ : STD_LOGIC;
  signal \_mem_addra_reg_n_0_[7]\ : STD_LOGIC;
  signal \_mem_addra_reg_n_0_[8]\ : STD_LOGIC;
  signal \_mem_addrb\ : STD_LOGIC;
  signal \_mem_addrb[0]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addrb[10]_i_2_n_0\ : STD_LOGIC;
  signal \_mem_addrb[10]_i_3_n_0\ : STD_LOGIC;
  signal \_mem_addrb[1]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addrb[2]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addrb[3]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addrb[4]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addrb[5]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addrb[5]_i_2_n_0\ : STD_LOGIC;
  signal \_mem_addrb[6]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addrb[7]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addrb[8]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addrb[9]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_addrb[9]_i_2_n_0\ : STD_LOGIC;
  signal \_mem_addrb_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \_mem_dina1\ : STD_LOGIC;
  signal \_mem_dina[0]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[10]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[11]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[12]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[13]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[14]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[15]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[16]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[17]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[18]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[19]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[1]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[20]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[21]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[22]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[23]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[24]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[25]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[26]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[27]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[28]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[29]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[2]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[30]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[31]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[3]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[4]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[5]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[6]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[7]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[8]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina[9]_i_1_n_0\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[0]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[10]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[11]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[12]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[13]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[14]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[15]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[16]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[17]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[18]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[19]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[1]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[20]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[21]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[22]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[23]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[24]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[25]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[26]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[27]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[28]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[29]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[2]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[30]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[31]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[3]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[4]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[5]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[6]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[7]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[8]\ : STD_LOGIC;
  signal \_mem_dina_reg_n_0_[9]\ : STD_LOGIC;
  signal \_mem_doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_mem_wea_i_1_n_0\ : STD_LOGIC;
  signal \_mem_wea_i_3_n_0\ : STD_LOGIC;
  signal \_mem_wea_reg_n_0\ : STD_LOGIC;
  signal \_transfer_active\ : STD_LOGIC;
  signal al_op_fin : STD_LOGIC;
  signal broadcast_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of broadcast_state : signal is "yes";
  signal debug_buff : STD_LOGIC;
  signal \debug_buff[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \debug_buff[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \debug_buff[0][31]_i_4_n_0\ : STD_LOGIC;
  signal \debug_buff[0][31]_i_5_n_0\ : STD_LOGIC;
  signal \debug_buff[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \debug_buff[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \^debug_engine_match\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^debug_search_ready\ : STD_LOGIC;
  signal \^debug_start_search\ : STD_LOGIC;
  signal \^debug_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \^debug_state\ : signal is "yes";
  signal drop_packet : STD_LOGIC;
  signal drop_packet_i_3_n_0 : STD_LOGIC;
  signal eng_al_op_fin : STD_LOGIC;
  attribute RTL_KEEP of eng_al_op_fin : signal is "yes";
  signal eng_al_op_fin_i_1_n_0 : STD_LOGIC;
  signal eng_al_op_fin_reg_n_0 : STD_LOGIC;
  signal eng_alite_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute RTL_KEEP of eng_alite_state : signal is "yes";
  signal eng_data_transfer : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \eng_data_transfer[15]_i_1_n_0\ : STD_LOGIC;
  signal \eng_data_transfer[23]_i_1_n_0\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[0]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[10]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[11]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[12]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[13]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[14]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[15]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[16]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[17]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[18]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[19]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[1]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[20]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[21]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[22]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[23]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[2]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[3]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[4]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[5]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[6]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[7]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[8]\ : STD_LOGIC;
  signal \eng_data_transfer_reg_n_0_[9]\ : STD_LOGIC;
  signal eng_packet_received : STD_LOGIC;
  signal eng_search_ready_i_2_n_0 : STD_LOGIC;
  signal eng_search_ready_i_4_n_0 : STD_LOGIC;
  signal eng_search_ready_i_5_n_0 : STD_LOGIC;
  signal eng_search_ready_i_6_n_0 : STD_LOGIC;
  signal eng_search_ready_i_7_n_0 : STD_LOGIC;
  signal eng_search_ready_reg_i_3_n_1 : STD_LOGIC;
  signal eng_search_ready_reg_i_3_n_2 : STD_LOGIC;
  signal eng_search_ready_reg_i_3_n_3 : STD_LOGIC;
  signal eng_slv_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \eng_slv_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_31_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_33_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_35_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_37_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_39_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_41_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_43_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_45_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_47_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_49_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_51_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_53_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_55_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_57_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_59_n_0\ : STD_LOGIC;
  signal \eng_slv_rdata[31]_i_61_n_0\ : STD_LOGIC;
  signal eng_slv_rden : STD_LOGIC;
  signal eng_slv_wren_reg_n_0 : STD_LOGIC;
  signal eng_start_operation : STD_LOGIC;
  signal \generate_engines[14].ENGINE_inst_n_0\ : STD_LOGIC;
  signal \generate_engines[14].ENGINE_inst_n_10\ : STD_LOGIC;
  signal \generate_engines[2].ENGINE_inst_n_9\ : STD_LOGIC;
  signal \generate_engines[8].ENGINE_inst_n_9\ : STD_LOGIC;
  signal index : STD_LOGIC;
  signal \index[0]_i_3_n_0\ : STD_LOGIC;
  signal \index[0]_i_4_n_0\ : STD_LOGIC;
  signal \index[0]_i_5_n_0\ : STD_LOGIC;
  signal \index[0]_i_6_n_0\ : STD_LOGIC;
  signal index_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \index_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \index_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \index_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \index_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \index_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \index_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \index_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \index_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal last_transfer07_in : STD_LOGIC;
  signal \m_axis_eng_tdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_eng_tdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_axis_eng_tdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_axis_eng_tdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_axis_eng_tdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_axis_eng_tdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_axis_eng_tdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_axis_eng_tdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_axis_eng_tdata_reg_n_0_[7]\ : STD_LOGIC;
  signal m_axis_eng_tlast : STD_LOGIC;
  signal m_axis_eng_tvalid : STD_LOGIC;
  signal m_axis_eng_tvalid_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_tdata\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_axis_tdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tlast\ : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal packet_received_i_1_n_0 : STD_LOGIC;
  signal packet_received_reg_n_0 : STD_LOGIC;
  signal rec_counter : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rec_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[10]_i_2_n_0\ : STD_LOGIC;
  signal \rec_counter[10]_i_3_n_0\ : STD_LOGIC;
  signal \rec_counter[10]_i_4_n_0\ : STD_LOGIC;
  signal \rec_counter[10]_i_5_n_0\ : STD_LOGIC;
  signal \rec_counter[10]_i_6_n_0\ : STD_LOGIC;
  signal \rec_counter[10]_i_7_n_0\ : STD_LOGIC;
  signal \rec_counter[10]_i_8_n_0\ : STD_LOGIC;
  signal \rec_counter[10]_i_9_n_0\ : STD_LOGIC;
  signal \rec_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \rec_counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \rec_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \rec_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \rec_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \rec_counter[5]_i_3_n_0\ : STD_LOGIC;
  signal \rec_counter[5]_i_4_n_0\ : STD_LOGIC;
  signal \rec_counter[5]_i_5_n_0\ : STD_LOGIC;
  signal \rec_counter[5]_i_6_n_0\ : STD_LOGIC;
  signal \rec_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \rec_counter[6]_i_3_n_0\ : STD_LOGIC;
  signal \rec_counter[6]_i_4_n_0\ : STD_LOGIC;
  signal \rec_counter[6]_i_5_n_0\ : STD_LOGIC;
  signal \rec_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \rec_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \rec_counter[7]_i_4_n_0\ : STD_LOGIC;
  signal \rec_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \rec_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \rec_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \rec_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \rec_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \rec_counter[9]_i_2_n_0\ : STD_LOGIC;
  signal \rec_counter[9]_i_3_n_0\ : STD_LOGIC;
  signal \rec_counter[9]_i_4_n_0\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rec_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \^s_axis_tdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axis_tlast\ : STD_LOGIC;
  signal \^s_axis_tready\ : STD_LOGIC;
  signal s_axis_tready_i_1_n_0 : STD_LOGIC;
  signal s_axis_tready_i_2_n_0 : STD_LOGIC;
  signal \^s_axis_tvalid\ : STD_LOGIC;
  signal search_ready : STD_LOGIC;
  signal slv_rdvalid_reg_n_0 : STD_LOGIC;
  signal start_operation_reg_n_0 : STD_LOGIC;
  signal start_search : STD_LOGIC;
  signal start_search_reg_n_0 : STD_LOGIC;
  signal transfer_to_eng_counter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \transfer_to_eng_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \transfer_to_eng_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \transfer_to_eng_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \transfer_to_eng_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal NLW_eng_search_ready_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_index_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_memory_sdpram_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_sdpram_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENG_REN[15]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ENG_WEN[15]_i_4\ : label is "soft_lutpair147";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "RECEIVE_PACKET:010,WAIT_SEARCH:100,IDLE:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "RECEIVE_PACKET:010,WAIT_SEARCH:100,IDLE:001";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "RECEIVE_PACKET:010,WAIT_SEARCH:100,IDLE:001";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of FSM_sequential_al_state_reg : label is "AL_IDLE:0,AL_WAIT_OP_FIN:1";
  attribute KEEP of FSM_sequential_al_state_reg : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_broadcast_state_reg[0]\ : label is "SEND_TO_ENGINES:01,WAIT_A_CICLE:10,WAIT_PACKET:00";
  attribute KEEP of \FSM_sequential_broadcast_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_broadcast_state_reg[1]\ : label is "SEND_TO_ENGINES:01,WAIT_A_CICLE:10,WAIT_PACKET:00";
  attribute KEEP of \FSM_sequential_broadcast_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \FSM_sequential_eng_alite_state[0]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \FSM_sequential_eng_alite_state[1]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_sequential_eng_alite_state[1]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_sequential_eng_alite_state[1]_i_5\ : label is "soft_lutpair147";
  attribute FSM_ENCODED_STATES of \FSM_sequential_eng_alite_state_reg[0]\ : label is "ENL_WRITE_TO_ENG:01,ENL_READ_FROM_ENG:10,WAIT_SIGNALING:11,ENL_IDLE:00";
  attribute KEEP of \FSM_sequential_eng_alite_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_eng_alite_state_reg[1]\ : label is "ENL_WRITE_TO_ENG:01,ENL_READ_FROM_ENG:10,WAIT_SIGNALING:11,ENL_IDLE:00";
  attribute KEEP of \FSM_sequential_eng_alite_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \_mem_addrb[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \_mem_addrb[10]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \_mem_addrb[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \_mem_addrb[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \_mem_addrb[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \_mem_addrb[8]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \_mem_addrb[9]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \debug_buff[0][31]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \debug_buff[0][31]_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of drop_packet_i_3 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \index[0]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \index[0]_i_6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rec_counter[10]_i_7\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rec_counter[10]_i_9\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rec_counter[5]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rec_counter[5]_i_5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rec_counter[5]_i_6\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rec_counter[6]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rec_counter[6]_i_5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rec_counter[7]_i_4\ : label is "soft_lutpair142";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of tdata_buf0 : label is "PRIMITIVE";
  attribute BOX_TYPE of tdata_buf1 : label is "PRIMITIVE";
  attribute BOX_TYPE of tdata_buf2 : label is "PRIMITIVE";
  attribute BOX_TYPE of tdata_buf3 : label is "PRIMITIVE";
  attribute BOX_TYPE of tdata_buf4 : label is "PRIMITIVE";
  attribute BOX_TYPE of tdata_buf5 : label is "PRIMITIVE";
  attribute BOX_TYPE of tdata_buf6 : label is "PRIMITIVE";
  attribute BOX_TYPE of tdata_buf7 : label is "PRIMITIVE";
  attribute BOX_TYPE of tlast_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of tvalid_buf : label is "PRIMITIVE";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_single_inst0 : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst0 : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst0 : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst0 : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_single_inst0 : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_single_inst0 : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_single_inst0 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst3 : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst3 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst3 : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst3 : label is 1;
  attribute VERSION of xpm_cdc_single_inst3 : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst3 : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst3 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst4 : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst4 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst4 : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst4 : label is 1;
  attribute VERSION of xpm_cdc_single_inst4 : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst4 : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst4 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst5 : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst5 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst5 : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst5 : label is 1;
  attribute VERSION of xpm_cdc_single_inst5 : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst5 : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst5 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst6 : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst6 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst6 : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst6 : label is 1;
  attribute VERSION of xpm_cdc_single_inst6 : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst6 : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst6 : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_sdpram_inst : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_sdpram_inst : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_sdpram_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_sdpram_inst : label is 32;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_memory_sdpram_inst : label is "independent_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_memory_sdpram_inst : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_sdpram_inst : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_sdpram_inst : label is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_sdpram_inst : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of xpm_memory_sdpram_inst : label is "auto";
  attribute MEMORY_SIZE of xpm_memory_sdpram_inst : label is 16384;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_sdpram_inst : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_sdpram_inst : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_sdpram_inst : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_sdpram_inst : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_sdpram_inst : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_sdpram_inst : label is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_sdpram_inst : label is 2;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_sdpram_inst : label is 8;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_sdpram_inst : label is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_sdpram_inst : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_sdpram_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_sdpram_inst : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of xpm_memory_sdpram_inst : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_sdpram_inst : label is 32;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_sdpram_inst : label is "no_change";
  attribute XPM_MODULE of xpm_memory_sdpram_inst : label is "TRUE";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of S_AXI_LITE_ACLK : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of S_AXI_LITE_ACLK : signal is "ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET S_AXI_LITE_ARESETN, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of S_AXI_LITE_ARESETN : signal is "xilinx.com:signal:reset:1.0 S_AXI_LITE_ARESETN RST";
  attribute X_INTERFACE_INFO of axis_aresetn : signal is "xilinx.com:signal:reset:1.0 axis_aresetn RST";
  attribute X_INTERFACE_INFO of axis_clk : signal is "xilinx.com:signal:clock:1.0 axis_clk CLK";
  attribute X_INTERFACE_PARAMETER of axis_clk : signal is "ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET axis_aresetn, FREQ_HZ 100000000";
begin
  S_AXI_LITE_BRESP(1) <= \<const0>\;
  S_AXI_LITE_BRESP(0) <= \<const0>\;
  S_AXI_LITE_RDATA(31 downto 0) <= \^s_axi_lite_rdata\(31 downto 0);
  S_AXI_LITE_RRESP(1) <= \<const0>\;
  S_AXI_LITE_RRESP(0) <= \<const0>\;
  \^s_axis_tdata\(31 downto 0) <= s_axis_tdata(31 downto 0);
  \^s_axis_tlast\ <= s_axis_tlast;
  \^s_axis_tvalid\ <= s_axis_tvalid;
  debug_engine_match(15 downto 0) <= \^debug_engine_match\(15 downto 0);
  debug_search_ready <= \^debug_search_ready\;
  debug_start_search <= \^debug_start_search\;
  debug_state(1 downto 0) <= \^debug_state\(1 downto 0);
  debug_tdata(31 downto 0) <= \^s_axis_tdata\(31 downto 0);
  debug_tlast <= \^s_axis_tlast\;
  debug_tready <= \^s_axis_tready\;
  debug_tvalid <= \^s_axis_tvalid\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1 downto 0) <= \^m_axis_tdata\(1 downto 0);
  m_axis_tkeep(3) <= \<const1>\;
  m_axis_tkeep(2) <= \<const1>\;
  m_axis_tkeep(1) <= \<const1>\;
  m_axis_tkeep(0) <= \<const1>\;
  m_axis_tlast <= \^m_axis_tlast\;
  m_axis_tvalid <= \^m_axis_tlast\;
  s_axis_tready <= \^s_axis_tready\;
AXI_LITE_STAVE_inst: entity work.main_design_inspection_unit_0_0_axi_lite_if
     port map (
      D(7 downto 0) => ENG_RDATA(7 downto 0),
      E(0) => AXI_LITE_STAVE_inst_n_46,
      \ENG_RADDR_reg[0][0]\(0) => AXI_LITE_STAVE_inst_n_53,
      \ENG_RADDR_reg[0][7]\(7) => AXI_LITE_STAVE_inst_n_86,
      \ENG_RADDR_reg[0][7]\(6) => AXI_LITE_STAVE_inst_n_87,
      \ENG_RADDR_reg[0][7]\(5) => AXI_LITE_STAVE_inst_n_88,
      \ENG_RADDR_reg[0][7]\(4) => AXI_LITE_STAVE_inst_n_89,
      \ENG_RADDR_reg[0][7]\(3) => AXI_LITE_STAVE_inst_n_90,
      \ENG_RADDR_reg[0][7]\(2) => AXI_LITE_STAVE_inst_n_91,
      \ENG_RADDR_reg[0][7]\(1) => AXI_LITE_STAVE_inst_n_92,
      \ENG_RADDR_reg[0][7]\(0) => AXI_LITE_STAVE_inst_n_93,
      \ENG_RADDR_reg[0][7]_0\(7) => \ENG_RADDR_reg_n_0_[0][7]\,
      \ENG_RADDR_reg[0][7]_0\(6) => \ENG_RADDR_reg_n_0_[0][6]\,
      \ENG_RADDR_reg[0][7]_0\(5) => \ENG_RADDR_reg_n_0_[0][5]\,
      \ENG_RADDR_reg[0][7]_0\(4) => \ENG_RADDR_reg_n_0_[0][4]\,
      \ENG_RADDR_reg[0][7]_0\(3) => \ENG_RADDR_reg_n_0_[0][3]\,
      \ENG_RADDR_reg[0][7]_0\(2) => \ENG_RADDR_reg_n_0_[0][2]\,
      \ENG_RADDR_reg[0][7]_0\(1) => \ENG_RADDR_reg_n_0_[0][1]\,
      \ENG_RADDR_reg[0][7]_0\(0) => \ENG_RADDR_reg_n_0_[0][0]\,
      \ENG_RADDR_reg[10][0]\(0) => AXI_LITE_STAVE_inst_n_48,
      \ENG_RADDR_reg[10][7]\(7) => \ENG_RADDR_reg_n_0_[10][7]\,
      \ENG_RADDR_reg[10][7]\(6) => \ENG_RADDR_reg_n_0_[10][6]\,
      \ENG_RADDR_reg[10][7]\(5) => \ENG_RADDR_reg_n_0_[10][5]\,
      \ENG_RADDR_reg[10][7]\(4) => \ENG_RADDR_reg_n_0_[10][4]\,
      \ENG_RADDR_reg[10][7]\(3) => \ENG_RADDR_reg_n_0_[10][3]\,
      \ENG_RADDR_reg[10][7]\(2) => \ENG_RADDR_reg_n_0_[10][2]\,
      \ENG_RADDR_reg[10][7]\(1) => \ENG_RADDR_reg_n_0_[10][1]\,
      \ENG_RADDR_reg[10][7]\(0) => \ENG_RADDR_reg_n_0_[10][0]\,
      \ENG_RADDR_reg[11][0]\(0) => AXI_LITE_STAVE_inst_n_59,
      \ENG_RADDR_reg[11][7]\(7) => \ENG_RADDR_reg_n_0_[11][7]\,
      \ENG_RADDR_reg[11][7]\(6) => \ENG_RADDR_reg_n_0_[11][6]\,
      \ENG_RADDR_reg[11][7]\(5) => \ENG_RADDR_reg_n_0_[11][5]\,
      \ENG_RADDR_reg[11][7]\(4) => \ENG_RADDR_reg_n_0_[11][4]\,
      \ENG_RADDR_reg[11][7]\(3) => \ENG_RADDR_reg_n_0_[11][3]\,
      \ENG_RADDR_reg[11][7]\(2) => \ENG_RADDR_reg_n_0_[11][2]\,
      \ENG_RADDR_reg[11][7]\(1) => \ENG_RADDR_reg_n_0_[11][1]\,
      \ENG_RADDR_reg[11][7]\(0) => \ENG_RADDR_reg_n_0_[11][0]\,
      \ENG_RADDR_reg[12][0]\(0) => AXI_LITE_STAVE_inst_n_47,
      \ENG_RADDR_reg[12][7]\(7) => \ENG_RADDR_reg_n_0_[12][7]\,
      \ENG_RADDR_reg[12][7]\(6) => \ENG_RADDR_reg_n_0_[12][6]\,
      \ENG_RADDR_reg[12][7]\(5) => \ENG_RADDR_reg_n_0_[12][5]\,
      \ENG_RADDR_reg[12][7]\(4) => \ENG_RADDR_reg_n_0_[12][4]\,
      \ENG_RADDR_reg[12][7]\(3) => \ENG_RADDR_reg_n_0_[12][3]\,
      \ENG_RADDR_reg[12][7]\(2) => \ENG_RADDR_reg_n_0_[12][2]\,
      \ENG_RADDR_reg[12][7]\(1) => \ENG_RADDR_reg_n_0_[12][1]\,
      \ENG_RADDR_reg[12][7]\(0) => \ENG_RADDR_reg_n_0_[12][0]\,
      \ENG_RADDR_reg[13][0]\(0) => AXI_LITE_STAVE_inst_n_60,
      \ENG_RADDR_reg[13][7]\(7) => \ENG_RADDR_reg_n_0_[13][7]\,
      \ENG_RADDR_reg[13][7]\(6) => \ENG_RADDR_reg_n_0_[13][6]\,
      \ENG_RADDR_reg[13][7]\(5) => \ENG_RADDR_reg_n_0_[13][5]\,
      \ENG_RADDR_reg[13][7]\(4) => \ENG_RADDR_reg_n_0_[13][4]\,
      \ENG_RADDR_reg[13][7]\(3) => \ENG_RADDR_reg_n_0_[13][3]\,
      \ENG_RADDR_reg[13][7]\(2) => \ENG_RADDR_reg_n_0_[13][2]\,
      \ENG_RADDR_reg[13][7]\(1) => \ENG_RADDR_reg_n_0_[13][1]\,
      \ENG_RADDR_reg[13][7]\(0) => \ENG_RADDR_reg_n_0_[13][0]\,
      \ENG_RADDR_reg[14][7]\(7) => \ENG_RADDR_reg_n_0_[14][7]\,
      \ENG_RADDR_reg[14][7]\(6) => \ENG_RADDR_reg_n_0_[14][6]\,
      \ENG_RADDR_reg[14][7]\(5) => \ENG_RADDR_reg_n_0_[14][5]\,
      \ENG_RADDR_reg[14][7]\(4) => \ENG_RADDR_reg_n_0_[14][4]\,
      \ENG_RADDR_reg[14][7]\(3) => \ENG_RADDR_reg_n_0_[14][3]\,
      \ENG_RADDR_reg[14][7]\(2) => \ENG_RADDR_reg_n_0_[14][2]\,
      \ENG_RADDR_reg[14][7]\(1) => \ENG_RADDR_reg_n_0_[14][1]\,
      \ENG_RADDR_reg[14][7]\(0) => \ENG_RADDR_reg_n_0_[14][0]\,
      \ENG_RADDR_reg[15][0]\(0) => AXI_LITE_STAVE_inst_n_61,
      \ENG_RADDR_reg[15][7]\(7) => \ENG_RADDR_reg_n_0_[15][7]\,
      \ENG_RADDR_reg[15][7]\(6) => \ENG_RADDR_reg_n_0_[15][6]\,
      \ENG_RADDR_reg[15][7]\(5) => \ENG_RADDR_reg_n_0_[15][5]\,
      \ENG_RADDR_reg[15][7]\(4) => \ENG_RADDR_reg_n_0_[15][4]\,
      \ENG_RADDR_reg[15][7]\(3) => \ENG_RADDR_reg_n_0_[15][3]\,
      \ENG_RADDR_reg[15][7]\(2) => \ENG_RADDR_reg_n_0_[15][2]\,
      \ENG_RADDR_reg[15][7]\(1) => \ENG_RADDR_reg_n_0_[15][1]\,
      \ENG_RADDR_reg[15][7]\(0) => \ENG_RADDR_reg_n_0_[15][0]\,
      \ENG_RADDR_reg[1][0]\(0) => AXI_LITE_STAVE_inst_n_54,
      \ENG_RADDR_reg[1][7]\(7) => \ENG_RADDR_reg_n_0_[1][7]\,
      \ENG_RADDR_reg[1][7]\(6) => \ENG_RADDR_reg_n_0_[1][6]\,
      \ENG_RADDR_reg[1][7]\(5) => \ENG_RADDR_reg_n_0_[1][5]\,
      \ENG_RADDR_reg[1][7]\(4) => \ENG_RADDR_reg_n_0_[1][4]\,
      \ENG_RADDR_reg[1][7]\(3) => \ENG_RADDR_reg_n_0_[1][3]\,
      \ENG_RADDR_reg[1][7]\(2) => \ENG_RADDR_reg_n_0_[1][2]\,
      \ENG_RADDR_reg[1][7]\(1) => \ENG_RADDR_reg_n_0_[1][1]\,
      \ENG_RADDR_reg[1][7]\(0) => \ENG_RADDR_reg_n_0_[1][0]\,
      \ENG_RADDR_reg[2][0]\(0) => AXI_LITE_STAVE_inst_n_52,
      \ENG_RADDR_reg[2][7]\(7) => \ENG_RADDR_reg_n_0_[2][7]\,
      \ENG_RADDR_reg[2][7]\(6) => \ENG_RADDR_reg_n_0_[2][6]\,
      \ENG_RADDR_reg[2][7]\(5) => \ENG_RADDR_reg_n_0_[2][5]\,
      \ENG_RADDR_reg[2][7]\(4) => \ENG_RADDR_reg_n_0_[2][4]\,
      \ENG_RADDR_reg[2][7]\(3) => \ENG_RADDR_reg_n_0_[2][3]\,
      \ENG_RADDR_reg[2][7]\(2) => \ENG_RADDR_reg_n_0_[2][2]\,
      \ENG_RADDR_reg[2][7]\(1) => \ENG_RADDR_reg_n_0_[2][1]\,
      \ENG_RADDR_reg[2][7]\(0) => \ENG_RADDR_reg_n_0_[2][0]\,
      \ENG_RADDR_reg[3][0]\(0) => AXI_LITE_STAVE_inst_n_55,
      \ENG_RADDR_reg[3][7]\(7) => \ENG_RADDR_reg_n_0_[3][7]\,
      \ENG_RADDR_reg[3][7]\(6) => \ENG_RADDR_reg_n_0_[3][6]\,
      \ENG_RADDR_reg[3][7]\(5) => \ENG_RADDR_reg_n_0_[3][5]\,
      \ENG_RADDR_reg[3][7]\(4) => \ENG_RADDR_reg_n_0_[3][4]\,
      \ENG_RADDR_reg[3][7]\(3) => \ENG_RADDR_reg_n_0_[3][3]\,
      \ENG_RADDR_reg[3][7]\(2) => \ENG_RADDR_reg_n_0_[3][2]\,
      \ENG_RADDR_reg[3][7]\(1) => \ENG_RADDR_reg_n_0_[3][1]\,
      \ENG_RADDR_reg[3][7]\(0) => \ENG_RADDR_reg_n_0_[3][0]\,
      \ENG_RADDR_reg[4][0]\(0) => AXI_LITE_STAVE_inst_n_51,
      \ENG_RADDR_reg[4][7]\(7) => \ENG_RADDR_reg_n_0_[4][7]\,
      \ENG_RADDR_reg[4][7]\(6) => \ENG_RADDR_reg_n_0_[4][6]\,
      \ENG_RADDR_reg[4][7]\(5) => \ENG_RADDR_reg_n_0_[4][5]\,
      \ENG_RADDR_reg[4][7]\(4) => \ENG_RADDR_reg_n_0_[4][4]\,
      \ENG_RADDR_reg[4][7]\(3) => \ENG_RADDR_reg_n_0_[4][3]\,
      \ENG_RADDR_reg[4][7]\(2) => \ENG_RADDR_reg_n_0_[4][2]\,
      \ENG_RADDR_reg[4][7]\(1) => \ENG_RADDR_reg_n_0_[4][1]\,
      \ENG_RADDR_reg[4][7]\(0) => \ENG_RADDR_reg_n_0_[4][0]\,
      \ENG_RADDR_reg[5][0]\(0) => AXI_LITE_STAVE_inst_n_56,
      \ENG_RADDR_reg[5][7]\(7) => \ENG_RADDR_reg_n_0_[5][7]\,
      \ENG_RADDR_reg[5][7]\(6) => \ENG_RADDR_reg_n_0_[5][6]\,
      \ENG_RADDR_reg[5][7]\(5) => \ENG_RADDR_reg_n_0_[5][5]\,
      \ENG_RADDR_reg[5][7]\(4) => \ENG_RADDR_reg_n_0_[5][4]\,
      \ENG_RADDR_reg[5][7]\(3) => \ENG_RADDR_reg_n_0_[5][3]\,
      \ENG_RADDR_reg[5][7]\(2) => \ENG_RADDR_reg_n_0_[5][2]\,
      \ENG_RADDR_reg[5][7]\(1) => \ENG_RADDR_reg_n_0_[5][1]\,
      \ENG_RADDR_reg[5][7]\(0) => \ENG_RADDR_reg_n_0_[5][0]\,
      \ENG_RADDR_reg[6][0]\(0) => AXI_LITE_STAVE_inst_n_50,
      \ENG_RADDR_reg[6][7]\(7) => \ENG_RADDR_reg_n_0_[6][7]\,
      \ENG_RADDR_reg[6][7]\(6) => \ENG_RADDR_reg_n_0_[6][6]\,
      \ENG_RADDR_reg[6][7]\(5) => \ENG_RADDR_reg_n_0_[6][5]\,
      \ENG_RADDR_reg[6][7]\(4) => \ENG_RADDR_reg_n_0_[6][4]\,
      \ENG_RADDR_reg[6][7]\(3) => \ENG_RADDR_reg_n_0_[6][3]\,
      \ENG_RADDR_reg[6][7]\(2) => \ENG_RADDR_reg_n_0_[6][2]\,
      \ENG_RADDR_reg[6][7]\(1) => \ENG_RADDR_reg_n_0_[6][1]\,
      \ENG_RADDR_reg[6][7]\(0) => \ENG_RADDR_reg_n_0_[6][0]\,
      \ENG_RADDR_reg[7][0]\(0) => AXI_LITE_STAVE_inst_n_57,
      \ENG_RADDR_reg[7][7]\(7) => \ENG_RADDR_reg_n_0_[7][7]\,
      \ENG_RADDR_reg[7][7]\(6) => \ENG_RADDR_reg_n_0_[7][6]\,
      \ENG_RADDR_reg[7][7]\(5) => \ENG_RADDR_reg_n_0_[7][5]\,
      \ENG_RADDR_reg[7][7]\(4) => \ENG_RADDR_reg_n_0_[7][4]\,
      \ENG_RADDR_reg[7][7]\(3) => \ENG_RADDR_reg_n_0_[7][3]\,
      \ENG_RADDR_reg[7][7]\(2) => \ENG_RADDR_reg_n_0_[7][2]\,
      \ENG_RADDR_reg[7][7]\(1) => \ENG_RADDR_reg_n_0_[7][1]\,
      \ENG_RADDR_reg[7][7]\(0) => \ENG_RADDR_reg_n_0_[7][0]\,
      \ENG_RADDR_reg[8][0]\(0) => AXI_LITE_STAVE_inst_n_49,
      \ENG_RADDR_reg[8][7]\(7) => \ENG_RADDR_reg_n_0_[8][7]\,
      \ENG_RADDR_reg[8][7]\(6) => \ENG_RADDR_reg_n_0_[8][6]\,
      \ENG_RADDR_reg[8][7]\(5) => \ENG_RADDR_reg_n_0_[8][5]\,
      \ENG_RADDR_reg[8][7]\(4) => \ENG_RADDR_reg_n_0_[8][4]\,
      \ENG_RADDR_reg[8][7]\(3) => \ENG_RADDR_reg_n_0_[8][3]\,
      \ENG_RADDR_reg[8][7]\(2) => \ENG_RADDR_reg_n_0_[8][2]\,
      \ENG_RADDR_reg[8][7]\(1) => \ENG_RADDR_reg_n_0_[8][1]\,
      \ENG_RADDR_reg[8][7]\(0) => \ENG_RADDR_reg_n_0_[8][0]\,
      \ENG_RADDR_reg[9][0]\(0) => AXI_LITE_STAVE_inst_n_58,
      \ENG_RADDR_reg[9][7]\(7) => \ENG_RADDR_reg_n_0_[9][7]\,
      \ENG_RADDR_reg[9][7]\(6) => \ENG_RADDR_reg_n_0_[9][6]\,
      \ENG_RADDR_reg[9][7]\(5) => \ENG_RADDR_reg_n_0_[9][5]\,
      \ENG_RADDR_reg[9][7]\(4) => \ENG_RADDR_reg_n_0_[9][4]\,
      \ENG_RADDR_reg[9][7]\(3) => \ENG_RADDR_reg_n_0_[9][3]\,
      \ENG_RADDR_reg[9][7]\(2) => \ENG_RADDR_reg_n_0_[9][2]\,
      \ENG_RADDR_reg[9][7]\(1) => \ENG_RADDR_reg_n_0_[9][1]\,
      \ENG_RADDR_reg[9][7]\(0) => \ENG_RADDR_reg_n_0_[9][0]\,
      \ENG_RDATA[0]__0\(7 downto 0) => \ENG_RDATA[0]__0\(7 downto 0),
      \ENG_RDATA[10]\(7 downto 0) => \ENG_RDATA[10]\(7 downto 0),
      \ENG_RDATA[11]\(7 downto 0) => \ENG_RDATA[11]\(7 downto 0),
      \ENG_RDATA[12]\(7 downto 0) => \ENG_RDATA[12]\(7 downto 0),
      \ENG_RDATA[13]\(7 downto 0) => \ENG_RDATA[13]\(7 downto 0),
      \ENG_RDATA[14]\(7 downto 0) => \ENG_RDATA[14]\(7 downto 0),
      \ENG_RDATA[15]\(7 downto 0) => \ENG_RDATA[15]\(7 downto 0),
      \ENG_RDATA[1]__0\(7 downto 0) => \ENG_RDATA[1]__0\(7 downto 0),
      \ENG_RDATA[2]__0\(7 downto 0) => \ENG_RDATA[2]__0\(7 downto 0),
      \ENG_RDATA[3]__0\(7 downto 0) => \ENG_RDATA[3]__0\(7 downto 0),
      \ENG_RDATA[4]__0\(7 downto 0) => \ENG_RDATA[4]__0\(7 downto 0),
      \ENG_RDATA[5]__0\(7 downto 0) => \ENG_RDATA[5]__0\(7 downto 0),
      \ENG_RDATA[6]__0\(7 downto 0) => \ENG_RDATA[6]__0\(7 downto 0),
      \ENG_RDATA[7]__0\(7 downto 0) => \ENG_RDATA[7]__0\(7 downto 0),
      \ENG_RDATA[8]\(7 downto 0) => \ENG_RDATA[8]\(7 downto 0),
      \ENG_RDATA[9]\(7 downto 0) => \ENG_RDATA[9]\(7 downto 0),
      ENG_REN1 => ENG_REN1,
      \ENG_REN_reg[0]\ => AXI_LITE_STAVE_inst_n_35,
      \ENG_REN_reg[0]_0\ => \ENG_REN_reg_n_0_[0]\,
      \ENG_REN_reg[10]\ => AXI_LITE_STAVE_inst_n_25,
      \ENG_REN_reg[10]_0\ => \ENG_REN_reg_n_0_[10]\,
      \ENG_REN_reg[11]\ => AXI_LITE_STAVE_inst_n_24,
      \ENG_REN_reg[11]_0\ => \ENG_REN_reg_n_0_[11]\,
      \ENG_REN_reg[12]\ => AXI_LITE_STAVE_inst_n_23,
      \ENG_REN_reg[12]_0\ => \ENG_REN_reg_n_0_[12]\,
      \ENG_REN_reg[13]\ => AXI_LITE_STAVE_inst_n_22,
      \ENG_REN_reg[13]_0\ => \ENG_REN_reg_n_0_[13]\,
      \ENG_REN_reg[14]\ => AXI_LITE_STAVE_inst_n_21,
      \ENG_REN_reg[14]_0\ => \ENG_REN_reg_n_0_[14]\,
      \ENG_REN_reg[15]\ => AXI_LITE_STAVE_inst_n_20,
      \ENG_REN_reg[15]_0\ => \ENG_REN_reg_n_0_[15]\,
      \ENG_REN_reg[1]\ => AXI_LITE_STAVE_inst_n_34,
      \ENG_REN_reg[1]_0\ => \ENG_REN_reg_n_0_[1]\,
      \ENG_REN_reg[2]\ => AXI_LITE_STAVE_inst_n_33,
      \ENG_REN_reg[2]_0\ => \ENG_REN_reg_n_0_[2]\,
      \ENG_REN_reg[3]\ => AXI_LITE_STAVE_inst_n_32,
      \ENG_REN_reg[3]_0\ => \ENG_REN_reg_n_0_[3]\,
      \ENG_REN_reg[4]\ => AXI_LITE_STAVE_inst_n_31,
      \ENG_REN_reg[4]_0\ => \ENG_REN_reg_n_0_[4]\,
      \ENG_REN_reg[5]\ => AXI_LITE_STAVE_inst_n_30,
      \ENG_REN_reg[5]_0\ => \ENG_REN_reg_n_0_[5]\,
      \ENG_REN_reg[6]\ => AXI_LITE_STAVE_inst_n_29,
      \ENG_REN_reg[6]_0\ => \ENG_REN_reg_n_0_[6]\,
      \ENG_REN_reg[7]\ => AXI_LITE_STAVE_inst_n_28,
      \ENG_REN_reg[7]_0\ => \ENG_REN_reg_n_0_[7]\,
      \ENG_REN_reg[8]\ => AXI_LITE_STAVE_inst_n_27,
      \ENG_REN_reg[8]_0\ => \ENG_REN_reg_n_0_[8]\,
      \ENG_REN_reg[9]\ => AXI_LITE_STAVE_inst_n_26,
      \ENG_REN_reg[9]_0\ => \ENG_REN_reg_n_0_[9]\,
      \ENG_WADDR_reg[0][7]\(7) => AXI_LITE_STAVE_inst_n_78,
      \ENG_WADDR_reg[0][7]\(6) => AXI_LITE_STAVE_inst_n_79,
      \ENG_WADDR_reg[0][7]\(5) => AXI_LITE_STAVE_inst_n_80,
      \ENG_WADDR_reg[0][7]\(4) => AXI_LITE_STAVE_inst_n_81,
      \ENG_WADDR_reg[0][7]\(3) => AXI_LITE_STAVE_inst_n_82,
      \ENG_WADDR_reg[0][7]\(2) => AXI_LITE_STAVE_inst_n_83,
      \ENG_WADDR_reg[0][7]\(1) => AXI_LITE_STAVE_inst_n_84,
      \ENG_WADDR_reg[0][7]\(0) => AXI_LITE_STAVE_inst_n_85,
      \ENG_WADDR_reg[0][7]_0\(7) => \ENG_WADDR_reg_n_0_[0][7]\,
      \ENG_WADDR_reg[0][7]_0\(6) => \ENG_WADDR_reg_n_0_[0][6]\,
      \ENG_WADDR_reg[0][7]_0\(5) => \ENG_WADDR_reg_n_0_[0][5]\,
      \ENG_WADDR_reg[0][7]_0\(4) => \ENG_WADDR_reg_n_0_[0][4]\,
      \ENG_WADDR_reg[0][7]_0\(3) => \ENG_WADDR_reg_n_0_[0][3]\,
      \ENG_WADDR_reg[0][7]_0\(2) => \ENG_WADDR_reg_n_0_[0][2]\,
      \ENG_WADDR_reg[0][7]_0\(1) => \ENG_WADDR_reg_n_0_[0][1]\,
      \ENG_WADDR_reg[0][7]_0\(0) => \ENG_WADDR_reg_n_0_[0][0]\,
      \ENG_WADDR_reg[10][7]\(7) => \ENG_WADDR_reg_n_0_[10][7]\,
      \ENG_WADDR_reg[10][7]\(6) => \ENG_WADDR_reg_n_0_[10][6]\,
      \ENG_WADDR_reg[10][7]\(5) => \ENG_WADDR_reg_n_0_[10][5]\,
      \ENG_WADDR_reg[10][7]\(4) => \ENG_WADDR_reg_n_0_[10][4]\,
      \ENG_WADDR_reg[10][7]\(3) => \ENG_WADDR_reg_n_0_[10][3]\,
      \ENG_WADDR_reg[10][7]\(2) => \ENG_WADDR_reg_n_0_[10][2]\,
      \ENG_WADDR_reg[10][7]\(1) => \ENG_WADDR_reg_n_0_[10][1]\,
      \ENG_WADDR_reg[10][7]\(0) => \ENG_WADDR_reg_n_0_[10][0]\,
      \ENG_WADDR_reg[11][7]\(7) => \ENG_WADDR_reg_n_0_[11][7]\,
      \ENG_WADDR_reg[11][7]\(6) => \ENG_WADDR_reg_n_0_[11][6]\,
      \ENG_WADDR_reg[11][7]\(5) => \ENG_WADDR_reg_n_0_[11][5]\,
      \ENG_WADDR_reg[11][7]\(4) => \ENG_WADDR_reg_n_0_[11][4]\,
      \ENG_WADDR_reg[11][7]\(3) => \ENG_WADDR_reg_n_0_[11][3]\,
      \ENG_WADDR_reg[11][7]\(2) => \ENG_WADDR_reg_n_0_[11][2]\,
      \ENG_WADDR_reg[11][7]\(1) => \ENG_WADDR_reg_n_0_[11][1]\,
      \ENG_WADDR_reg[11][7]\(0) => \ENG_WADDR_reg_n_0_[11][0]\,
      \ENG_WADDR_reg[12][7]\(7) => \ENG_WADDR_reg_n_0_[12][7]\,
      \ENG_WADDR_reg[12][7]\(6) => \ENG_WADDR_reg_n_0_[12][6]\,
      \ENG_WADDR_reg[12][7]\(5) => \ENG_WADDR_reg_n_0_[12][5]\,
      \ENG_WADDR_reg[12][7]\(4) => \ENG_WADDR_reg_n_0_[12][4]\,
      \ENG_WADDR_reg[12][7]\(3) => \ENG_WADDR_reg_n_0_[12][3]\,
      \ENG_WADDR_reg[12][7]\(2) => \ENG_WADDR_reg_n_0_[12][2]\,
      \ENG_WADDR_reg[12][7]\(1) => \ENG_WADDR_reg_n_0_[12][1]\,
      \ENG_WADDR_reg[12][7]\(0) => \ENG_WADDR_reg_n_0_[12][0]\,
      \ENG_WADDR_reg[13][7]\(7) => \ENG_WADDR_reg_n_0_[13][7]\,
      \ENG_WADDR_reg[13][7]\(6) => \ENG_WADDR_reg_n_0_[13][6]\,
      \ENG_WADDR_reg[13][7]\(5) => \ENG_WADDR_reg_n_0_[13][5]\,
      \ENG_WADDR_reg[13][7]\(4) => \ENG_WADDR_reg_n_0_[13][4]\,
      \ENG_WADDR_reg[13][7]\(3) => \ENG_WADDR_reg_n_0_[13][3]\,
      \ENG_WADDR_reg[13][7]\(2) => \ENG_WADDR_reg_n_0_[13][2]\,
      \ENG_WADDR_reg[13][7]\(1) => \ENG_WADDR_reg_n_0_[13][1]\,
      \ENG_WADDR_reg[13][7]\(0) => \ENG_WADDR_reg_n_0_[13][0]\,
      \ENG_WADDR_reg[14][7]\(7) => \ENG_WADDR_reg_n_0_[14][7]\,
      \ENG_WADDR_reg[14][7]\(6) => \ENG_WADDR_reg_n_0_[14][6]\,
      \ENG_WADDR_reg[14][7]\(5) => \ENG_WADDR_reg_n_0_[14][5]\,
      \ENG_WADDR_reg[14][7]\(4) => \ENG_WADDR_reg_n_0_[14][4]\,
      \ENG_WADDR_reg[14][7]\(3) => \ENG_WADDR_reg_n_0_[14][3]\,
      \ENG_WADDR_reg[14][7]\(2) => \ENG_WADDR_reg_n_0_[14][2]\,
      \ENG_WADDR_reg[14][7]\(1) => \ENG_WADDR_reg_n_0_[14][1]\,
      \ENG_WADDR_reg[14][7]\(0) => \ENG_WADDR_reg_n_0_[14][0]\,
      \ENG_WADDR_reg[15][7]\(7) => \ENG_WADDR_reg_n_0_[15][7]\,
      \ENG_WADDR_reg[15][7]\(6) => \ENG_WADDR_reg_n_0_[15][6]\,
      \ENG_WADDR_reg[15][7]\(5) => \ENG_WADDR_reg_n_0_[15][5]\,
      \ENG_WADDR_reg[15][7]\(4) => \ENG_WADDR_reg_n_0_[15][4]\,
      \ENG_WADDR_reg[15][7]\(3) => \ENG_WADDR_reg_n_0_[15][3]\,
      \ENG_WADDR_reg[15][7]\(2) => \ENG_WADDR_reg_n_0_[15][2]\,
      \ENG_WADDR_reg[15][7]\(1) => \ENG_WADDR_reg_n_0_[15][1]\,
      \ENG_WADDR_reg[15][7]\(0) => \ENG_WADDR_reg_n_0_[15][0]\,
      \ENG_WADDR_reg[1][7]\(7) => \ENG_WADDR_reg_n_0_[1][7]\,
      \ENG_WADDR_reg[1][7]\(6) => \ENG_WADDR_reg_n_0_[1][6]\,
      \ENG_WADDR_reg[1][7]\(5) => \ENG_WADDR_reg_n_0_[1][5]\,
      \ENG_WADDR_reg[1][7]\(4) => \ENG_WADDR_reg_n_0_[1][4]\,
      \ENG_WADDR_reg[1][7]\(3) => \ENG_WADDR_reg_n_0_[1][3]\,
      \ENG_WADDR_reg[1][7]\(2) => \ENG_WADDR_reg_n_0_[1][2]\,
      \ENG_WADDR_reg[1][7]\(1) => \ENG_WADDR_reg_n_0_[1][1]\,
      \ENG_WADDR_reg[1][7]\(0) => \ENG_WADDR_reg_n_0_[1][0]\,
      \ENG_WADDR_reg[2][7]\(7) => \ENG_WADDR_reg_n_0_[2][7]\,
      \ENG_WADDR_reg[2][7]\(6) => \ENG_WADDR_reg_n_0_[2][6]\,
      \ENG_WADDR_reg[2][7]\(5) => \ENG_WADDR_reg_n_0_[2][5]\,
      \ENG_WADDR_reg[2][7]\(4) => \ENG_WADDR_reg_n_0_[2][4]\,
      \ENG_WADDR_reg[2][7]\(3) => \ENG_WADDR_reg_n_0_[2][3]\,
      \ENG_WADDR_reg[2][7]\(2) => \ENG_WADDR_reg_n_0_[2][2]\,
      \ENG_WADDR_reg[2][7]\(1) => \ENG_WADDR_reg_n_0_[2][1]\,
      \ENG_WADDR_reg[2][7]\(0) => \ENG_WADDR_reg_n_0_[2][0]\,
      \ENG_WADDR_reg[3][7]\(7) => \ENG_WADDR_reg_n_0_[3][7]\,
      \ENG_WADDR_reg[3][7]\(6) => \ENG_WADDR_reg_n_0_[3][6]\,
      \ENG_WADDR_reg[3][7]\(5) => \ENG_WADDR_reg_n_0_[3][5]\,
      \ENG_WADDR_reg[3][7]\(4) => \ENG_WADDR_reg_n_0_[3][4]\,
      \ENG_WADDR_reg[3][7]\(3) => \ENG_WADDR_reg_n_0_[3][3]\,
      \ENG_WADDR_reg[3][7]\(2) => \ENG_WADDR_reg_n_0_[3][2]\,
      \ENG_WADDR_reg[3][7]\(1) => \ENG_WADDR_reg_n_0_[3][1]\,
      \ENG_WADDR_reg[3][7]\(0) => \ENG_WADDR_reg_n_0_[3][0]\,
      \ENG_WADDR_reg[4][7]\(7) => \ENG_WADDR_reg_n_0_[4][7]\,
      \ENG_WADDR_reg[4][7]\(6) => \ENG_WADDR_reg_n_0_[4][6]\,
      \ENG_WADDR_reg[4][7]\(5) => \ENG_WADDR_reg_n_0_[4][5]\,
      \ENG_WADDR_reg[4][7]\(4) => \ENG_WADDR_reg_n_0_[4][4]\,
      \ENG_WADDR_reg[4][7]\(3) => \ENG_WADDR_reg_n_0_[4][3]\,
      \ENG_WADDR_reg[4][7]\(2) => \ENG_WADDR_reg_n_0_[4][2]\,
      \ENG_WADDR_reg[4][7]\(1) => \ENG_WADDR_reg_n_0_[4][1]\,
      \ENG_WADDR_reg[4][7]\(0) => \ENG_WADDR_reg_n_0_[4][0]\,
      \ENG_WADDR_reg[5][7]\(7) => \ENG_WADDR_reg_n_0_[5][7]\,
      \ENG_WADDR_reg[5][7]\(6) => \ENG_WADDR_reg_n_0_[5][6]\,
      \ENG_WADDR_reg[5][7]\(5) => \ENG_WADDR_reg_n_0_[5][5]\,
      \ENG_WADDR_reg[5][7]\(4) => \ENG_WADDR_reg_n_0_[5][4]\,
      \ENG_WADDR_reg[5][7]\(3) => \ENG_WADDR_reg_n_0_[5][3]\,
      \ENG_WADDR_reg[5][7]\(2) => \ENG_WADDR_reg_n_0_[5][2]\,
      \ENG_WADDR_reg[5][7]\(1) => \ENG_WADDR_reg_n_0_[5][1]\,
      \ENG_WADDR_reg[5][7]\(0) => \ENG_WADDR_reg_n_0_[5][0]\,
      \ENG_WADDR_reg[6][7]\(7) => \ENG_WADDR_reg_n_0_[6][7]\,
      \ENG_WADDR_reg[6][7]\(6) => \ENG_WADDR_reg_n_0_[6][6]\,
      \ENG_WADDR_reg[6][7]\(5) => \ENG_WADDR_reg_n_0_[6][5]\,
      \ENG_WADDR_reg[6][7]\(4) => \ENG_WADDR_reg_n_0_[6][4]\,
      \ENG_WADDR_reg[6][7]\(3) => \ENG_WADDR_reg_n_0_[6][3]\,
      \ENG_WADDR_reg[6][7]\(2) => \ENG_WADDR_reg_n_0_[6][2]\,
      \ENG_WADDR_reg[6][7]\(1) => \ENG_WADDR_reg_n_0_[6][1]\,
      \ENG_WADDR_reg[6][7]\(0) => \ENG_WADDR_reg_n_0_[6][0]\,
      \ENG_WADDR_reg[7][7]\(7) => \ENG_WADDR_reg_n_0_[7][7]\,
      \ENG_WADDR_reg[7][7]\(6) => \ENG_WADDR_reg_n_0_[7][6]\,
      \ENG_WADDR_reg[7][7]\(5) => \ENG_WADDR_reg_n_0_[7][5]\,
      \ENG_WADDR_reg[7][7]\(4) => \ENG_WADDR_reg_n_0_[7][4]\,
      \ENG_WADDR_reg[7][7]\(3) => \ENG_WADDR_reg_n_0_[7][3]\,
      \ENG_WADDR_reg[7][7]\(2) => \ENG_WADDR_reg_n_0_[7][2]\,
      \ENG_WADDR_reg[7][7]\(1) => \ENG_WADDR_reg_n_0_[7][1]\,
      \ENG_WADDR_reg[7][7]\(0) => \ENG_WADDR_reg_n_0_[7][0]\,
      \ENG_WADDR_reg[8][7]\(7) => \ENG_WADDR_reg_n_0_[8][7]\,
      \ENG_WADDR_reg[8][7]\(6) => \ENG_WADDR_reg_n_0_[8][6]\,
      \ENG_WADDR_reg[8][7]\(5) => \ENG_WADDR_reg_n_0_[8][5]\,
      \ENG_WADDR_reg[8][7]\(4) => \ENG_WADDR_reg_n_0_[8][4]\,
      \ENG_WADDR_reg[8][7]\(3) => \ENG_WADDR_reg_n_0_[8][3]\,
      \ENG_WADDR_reg[8][7]\(2) => \ENG_WADDR_reg_n_0_[8][2]\,
      \ENG_WADDR_reg[8][7]\(1) => \ENG_WADDR_reg_n_0_[8][1]\,
      \ENG_WADDR_reg[8][7]\(0) => \ENG_WADDR_reg_n_0_[8][0]\,
      \ENG_WADDR_reg[9][7]\(7) => \ENG_WADDR_reg_n_0_[9][7]\,
      \ENG_WADDR_reg[9][7]\(6) => \ENG_WADDR_reg_n_0_[9][6]\,
      \ENG_WADDR_reg[9][7]\(5) => \ENG_WADDR_reg_n_0_[9][5]\,
      \ENG_WADDR_reg[9][7]\(4) => \ENG_WADDR_reg_n_0_[9][4]\,
      \ENG_WADDR_reg[9][7]\(3) => \ENG_WADDR_reg_n_0_[9][3]\,
      \ENG_WADDR_reg[9][7]\(2) => \ENG_WADDR_reg_n_0_[9][2]\,
      \ENG_WADDR_reg[9][7]\(1) => \ENG_WADDR_reg_n_0_[9][1]\,
      \ENG_WADDR_reg[9][7]\(0) => \ENG_WADDR_reg_n_0_[9][0]\,
      \ENG_WDATA_reg[0][0]\(0) => AXI_LITE_STAVE_inst_n_77,
      \ENG_WDATA_reg[10][0]\(0) => AXI_LITE_STAVE_inst_n_68,
      \ENG_WDATA_reg[11][0]\(0) => AXI_LITE_STAVE_inst_n_63,
      \ENG_WDATA_reg[12][0]\(0) => AXI_LITE_STAVE_inst_n_67,
      \ENG_WDATA_reg[13][0]\(0) => AXI_LITE_STAVE_inst_n_66,
      \ENG_WDATA_reg[14][0]\(0) => AXI_LITE_STAVE_inst_n_65,
      \ENG_WDATA_reg[15][0]\(0) => AXI_LITE_STAVE_inst_n_64,
      \ENG_WDATA_reg[1][0]\(0) => AXI_LITE_STAVE_inst_n_76,
      \ENG_WDATA_reg[2][0]\(0) => AXI_LITE_STAVE_inst_n_75,
      \ENG_WDATA_reg[3][0]\(0) => AXI_LITE_STAVE_inst_n_74,
      \ENG_WDATA_reg[4][0]\(0) => AXI_LITE_STAVE_inst_n_73,
      \ENG_WDATA_reg[5][0]\(0) => AXI_LITE_STAVE_inst_n_72,
      \ENG_WDATA_reg[6][0]\(0) => AXI_LITE_STAVE_inst_n_71,
      \ENG_WDATA_reg[7][0]\(0) => AXI_LITE_STAVE_inst_n_62,
      \ENG_WDATA_reg[8][0]\(0) => AXI_LITE_STAVE_inst_n_70,
      \ENG_WDATA_reg[9][0]\(0) => AXI_LITE_STAVE_inst_n_69,
      ENG_WEN1 => ENG_WEN1,
      \ENG_WEN_reg[0]\ => AXI_LITE_STAVE_inst_n_19,
      \ENG_WEN_reg[0]_0\ => \ENG_WEN_reg_n_0_[0]\,
      \ENG_WEN_reg[10]\ => AXI_LITE_STAVE_inst_n_9,
      \ENG_WEN_reg[10]_0\ => \ENG_WEN_reg_n_0_[10]\,
      \ENG_WEN_reg[11]\ => AXI_LITE_STAVE_inst_n_8,
      \ENG_WEN_reg[11]_0\ => \ENG_WEN_reg_n_0_[11]\,
      \ENG_WEN_reg[12]\ => AXI_LITE_STAVE_inst_n_7,
      \ENG_WEN_reg[12]_0\ => \ENG_WEN_reg_n_0_[12]\,
      \ENG_WEN_reg[13]\ => AXI_LITE_STAVE_inst_n_6,
      \ENG_WEN_reg[13]_0\ => \ENG_WEN_reg_n_0_[13]\,
      \ENG_WEN_reg[14]\ => AXI_LITE_STAVE_inst_n_5,
      \ENG_WEN_reg[14]_0\ => \ENG_WEN_reg_n_0_[14]\,
      \ENG_WEN_reg[15]\ => AXI_LITE_STAVE_inst_n_4,
      \ENG_WEN_reg[15]_0\ => \ENG_WEN_reg_n_0_[15]\,
      \ENG_WEN_reg[1]\ => AXI_LITE_STAVE_inst_n_18,
      \ENG_WEN_reg[1]_0\ => \ENG_WEN_reg_n_0_[1]\,
      \ENG_WEN_reg[2]\ => AXI_LITE_STAVE_inst_n_17,
      \ENG_WEN_reg[2]_0\ => \ENG_WEN_reg_n_0_[2]\,
      \ENG_WEN_reg[3]\ => AXI_LITE_STAVE_inst_n_16,
      \ENG_WEN_reg[3]_0\ => \ENG_WEN_reg_n_0_[3]\,
      \ENG_WEN_reg[4]\ => AXI_LITE_STAVE_inst_n_15,
      \ENG_WEN_reg[4]_0\ => \ENG_WEN_reg_n_0_[4]\,
      \ENG_WEN_reg[5]\ => AXI_LITE_STAVE_inst_n_14,
      \ENG_WEN_reg[5]_0\ => \ENG_WEN_reg_n_0_[5]\,
      \ENG_WEN_reg[6]\ => AXI_LITE_STAVE_inst_n_13,
      \ENG_WEN_reg[6]_0\ => \ENG_WEN_reg_n_0_[6]\,
      \ENG_WEN_reg[7]\ => AXI_LITE_STAVE_inst_n_12,
      \ENG_WEN_reg[7]_0\ => \ENG_WEN_reg_n_0_[7]\,
      \ENG_WEN_reg[8]\ => AXI_LITE_STAVE_inst_n_11,
      \ENG_WEN_reg[8]_0\ => \ENG_WEN_reg_n_0_[8]\,
      \ENG_WEN_reg[9]\ => AXI_LITE_STAVE_inst_n_10,
      \ENG_WEN_reg[9]_0\ => \ENG_WEN_reg_n_0_[9]\,
      FSM_sequential_al_state_reg => AXI_LITE_STAVE_inst_n_99,
      \FSM_sequential_eng_alite_state_reg[1]\(1) => eng_al_op_fin,
      \FSM_sequential_eng_alite_state_reg[1]\(0) => eng_alite_state(0),
      Q(2) => eng_slv_rdata(24),
      Q(1) => eng_slv_rdata(11),
      Q(0) => eng_slv_rdata(4),
      S_AXI_ARREADY => S_AXI_LITE_ARREADY,
      S_AXI_AWREADY => S_AXI_LITE_AWREADY,
      S_AXI_LITE_ACLK => S_AXI_LITE_ACLK,
      S_AXI_LITE_ARADDR(13 downto 0) => S_AXI_LITE_ARADDR(15 downto 2),
      S_AXI_LITE_ARESETN => S_AXI_LITE_ARESETN,
      S_AXI_LITE_ARVALID => S_AXI_LITE_ARVALID,
      S_AXI_LITE_AWADDR(13 downto 0) => S_AXI_LITE_AWADDR(15 downto 2),
      S_AXI_LITE_AWVALID => S_AXI_LITE_AWVALID,
      S_AXI_LITE_BREADY => S_AXI_LITE_BREADY,
      S_AXI_LITE_BVALID => S_AXI_LITE_BVALID,
      S_AXI_LITE_RDATA(2) => \^s_axi_lite_rdata\(24),
      S_AXI_LITE_RDATA(1) => \^s_axi_lite_rdata\(11),
      S_AXI_LITE_RDATA(0) => \^s_axi_lite_rdata\(4),
      S_AXI_LITE_RREADY => S_AXI_LITE_RREADY,
      S_AXI_LITE_RVALID => S_AXI_LITE_RVALID,
      S_AXI_LITE_WVALID => S_AXI_LITE_WVALID,
      S_AXI_WREADY => S_AXI_LITE_WREADY,
      dest_out => al_op_fin,
      eng_slv_rden => eng_slv_rden,
      eng_slv_rden_reg => AXI_LITE_STAVE_inst_n_94,
      eng_slv_wren_reg => AXI_LITE_STAVE_inst_n_101,
      eng_slv_wren_reg_0 => eng_slv_wren_reg_n_0,
      engine_aresetn => engine_aresetn,
      in0 => \FSM_sequential_al_state_reg__0\,
      \out\ => \FSM_sequential_al_state_reg__0\,
      p_0_in => p_0_in,
      \slv_rdata_reg[0]\ => AXI_LITE_STAVE_inst_n_1,
      \slv_rdata_reg[11]\ => AXI_LITE_STAVE_inst_n_2,
      \slv_rdata_reg[24]\ => AXI_LITE_STAVE_inst_n_3,
      \slv_rdata_reg[31]\ => AXI_LITE_STAVE_inst_n_98,
      \slv_rdata_reg[4]\ => AXI_LITE_STAVE_inst_n_0,
      slv_rdvalid_reg => AXI_LITE_STAVE_inst_n_95,
      slv_rdvalid_reg_0 => slv_rdvalid_reg_n_0,
      src_in => start_operation_reg_n_0,
      start_operation_reg => AXI_LITE_STAVE_inst_n_100,
      \syncstages_ff_reg[1]\ => eng_start_operation,
      \transfer_to_eng_counter_reg[0]\ => \ENG_REN[15]_i_4_n_0\,
      \transfer_to_eng_counter_reg[2]\ => \ENG_WEN[15]_i_4_n_0\,
      \transfer_to_eng_counter_reg[3]\(1) => \transfer_to_eng_counter_reg_n_0_[3]\,
      \transfer_to_eng_counter_reg[3]\(0) => \transfer_to_eng_counter_reg_n_0_[0]\
    );
\ENG_RADDR_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_53,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[0][0]\,
      R => '0'
    );
\ENG_RADDR_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_53,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[0][1]\,
      R => '0'
    );
\ENG_RADDR_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_53,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[0][2]\,
      R => '0'
    );
\ENG_RADDR_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_53,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[0][3]\,
      R => '0'
    );
\ENG_RADDR_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_53,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[0][4]\,
      R => '0'
    );
\ENG_RADDR_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_53,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[0][5]\,
      R => '0'
    );
\ENG_RADDR_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_53,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[0][6]\,
      R => '0'
    );
\ENG_RADDR_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_53,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[0][7]\,
      R => '0'
    );
\ENG_RADDR_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_48,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[10][0]\,
      R => '0'
    );
\ENG_RADDR_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_48,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[10][1]\,
      R => '0'
    );
\ENG_RADDR_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_48,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[10][2]\,
      R => '0'
    );
\ENG_RADDR_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_48,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[10][3]\,
      R => '0'
    );
\ENG_RADDR_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_48,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[10][4]\,
      R => '0'
    );
\ENG_RADDR_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_48,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[10][5]\,
      R => '0'
    );
\ENG_RADDR_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_48,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[10][6]\,
      R => '0'
    );
\ENG_RADDR_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_48,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[10][7]\,
      R => '0'
    );
\ENG_RADDR_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_59,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[11][0]\,
      R => '0'
    );
\ENG_RADDR_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_59,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[11][1]\,
      R => '0'
    );
\ENG_RADDR_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_59,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[11][2]\,
      R => '0'
    );
\ENG_RADDR_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_59,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[11][3]\,
      R => '0'
    );
\ENG_RADDR_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_59,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[11][4]\,
      R => '0'
    );
\ENG_RADDR_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_59,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[11][5]\,
      R => '0'
    );
\ENG_RADDR_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_59,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[11][6]\,
      R => '0'
    );
\ENG_RADDR_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_59,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[11][7]\,
      R => '0'
    );
\ENG_RADDR_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_47,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[12][0]\,
      R => '0'
    );
\ENG_RADDR_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_47,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[12][1]\,
      R => '0'
    );
\ENG_RADDR_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_47,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[12][2]\,
      R => '0'
    );
\ENG_RADDR_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_47,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[12][3]\,
      R => '0'
    );
\ENG_RADDR_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_47,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[12][4]\,
      R => '0'
    );
\ENG_RADDR_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_47,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[12][5]\,
      R => '0'
    );
\ENG_RADDR_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_47,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[12][6]\,
      R => '0'
    );
\ENG_RADDR_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_47,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[12][7]\,
      R => '0'
    );
\ENG_RADDR_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_60,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[13][0]\,
      R => '0'
    );
\ENG_RADDR_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_60,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[13][1]\,
      R => '0'
    );
\ENG_RADDR_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_60,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[13][2]\,
      R => '0'
    );
\ENG_RADDR_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_60,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[13][3]\,
      R => '0'
    );
\ENG_RADDR_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_60,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[13][4]\,
      R => '0'
    );
\ENG_RADDR_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_60,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[13][5]\,
      R => '0'
    );
\ENG_RADDR_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_60,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[13][6]\,
      R => '0'
    );
\ENG_RADDR_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_60,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[13][7]\,
      R => '0'
    );
\ENG_RADDR_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_46,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[14][0]\,
      R => '0'
    );
\ENG_RADDR_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_46,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[14][1]\,
      R => '0'
    );
\ENG_RADDR_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_46,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[14][2]\,
      R => '0'
    );
\ENG_RADDR_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_46,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[14][3]\,
      R => '0'
    );
\ENG_RADDR_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_46,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[14][4]\,
      R => '0'
    );
\ENG_RADDR_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_46,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[14][5]\,
      R => '0'
    );
\ENG_RADDR_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_46,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[14][6]\,
      R => '0'
    );
\ENG_RADDR_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_46,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[14][7]\,
      R => '0'
    );
\ENG_RADDR_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_61,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[15][0]\,
      R => '0'
    );
\ENG_RADDR_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_61,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[15][1]\,
      R => '0'
    );
\ENG_RADDR_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_61,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[15][2]\,
      R => '0'
    );
\ENG_RADDR_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_61,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[15][3]\,
      R => '0'
    );
\ENG_RADDR_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_61,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[15][4]\,
      R => '0'
    );
\ENG_RADDR_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_61,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[15][5]\,
      R => '0'
    );
\ENG_RADDR_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_61,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[15][6]\,
      R => '0'
    );
\ENG_RADDR_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_61,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[15][7]\,
      R => '0'
    );
\ENG_RADDR_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_54,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[1][0]\,
      R => '0'
    );
\ENG_RADDR_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_54,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[1][1]\,
      R => '0'
    );
\ENG_RADDR_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_54,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[1][2]\,
      R => '0'
    );
\ENG_RADDR_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_54,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[1][3]\,
      R => '0'
    );
\ENG_RADDR_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_54,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[1][4]\,
      R => '0'
    );
\ENG_RADDR_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_54,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[1][5]\,
      R => '0'
    );
\ENG_RADDR_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_54,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[1][6]\,
      R => '0'
    );
\ENG_RADDR_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_54,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[1][7]\,
      R => '0'
    );
\ENG_RADDR_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_52,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[2][0]\,
      R => '0'
    );
\ENG_RADDR_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_52,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[2][1]\,
      R => '0'
    );
\ENG_RADDR_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_52,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[2][2]\,
      R => '0'
    );
\ENG_RADDR_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_52,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[2][3]\,
      R => '0'
    );
\ENG_RADDR_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_52,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[2][4]\,
      R => '0'
    );
\ENG_RADDR_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_52,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[2][5]\,
      R => '0'
    );
\ENG_RADDR_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_52,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[2][6]\,
      R => '0'
    );
\ENG_RADDR_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_52,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[2][7]\,
      R => '0'
    );
\ENG_RADDR_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_55,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[3][0]\,
      R => '0'
    );
\ENG_RADDR_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_55,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[3][1]\,
      R => '0'
    );
\ENG_RADDR_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_55,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[3][2]\,
      R => '0'
    );
\ENG_RADDR_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_55,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[3][3]\,
      R => '0'
    );
\ENG_RADDR_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_55,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[3][4]\,
      R => '0'
    );
\ENG_RADDR_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_55,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[3][5]\,
      R => '0'
    );
\ENG_RADDR_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_55,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[3][6]\,
      R => '0'
    );
\ENG_RADDR_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_55,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[3][7]\,
      R => '0'
    );
\ENG_RADDR_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_51,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[4][0]\,
      R => '0'
    );
\ENG_RADDR_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_51,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[4][1]\,
      R => '0'
    );
\ENG_RADDR_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_51,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[4][2]\,
      R => '0'
    );
\ENG_RADDR_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_51,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[4][3]\,
      R => '0'
    );
\ENG_RADDR_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_51,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[4][4]\,
      R => '0'
    );
\ENG_RADDR_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_51,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[4][5]\,
      R => '0'
    );
\ENG_RADDR_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_51,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[4][6]\,
      R => '0'
    );
\ENG_RADDR_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_51,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[4][7]\,
      R => '0'
    );
\ENG_RADDR_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_56,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[5][0]\,
      R => '0'
    );
\ENG_RADDR_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_56,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[5][1]\,
      R => '0'
    );
\ENG_RADDR_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_56,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[5][2]\,
      R => '0'
    );
\ENG_RADDR_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_56,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[5][3]\,
      R => '0'
    );
\ENG_RADDR_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_56,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[5][4]\,
      R => '0'
    );
\ENG_RADDR_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_56,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[5][5]\,
      R => '0'
    );
\ENG_RADDR_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_56,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[5][6]\,
      R => '0'
    );
\ENG_RADDR_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_56,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[5][7]\,
      R => '0'
    );
\ENG_RADDR_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_50,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[6][0]\,
      R => '0'
    );
\ENG_RADDR_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_50,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[6][1]\,
      R => '0'
    );
\ENG_RADDR_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_50,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[6][2]\,
      R => '0'
    );
\ENG_RADDR_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_50,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[6][3]\,
      R => '0'
    );
\ENG_RADDR_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_50,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[6][4]\,
      R => '0'
    );
\ENG_RADDR_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_50,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[6][5]\,
      R => '0'
    );
\ENG_RADDR_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_50,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[6][6]\,
      R => '0'
    );
\ENG_RADDR_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_50,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[6][7]\,
      R => '0'
    );
\ENG_RADDR_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_57,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[7][0]\,
      R => '0'
    );
\ENG_RADDR_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_57,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[7][1]\,
      R => '0'
    );
\ENG_RADDR_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_57,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[7][2]\,
      R => '0'
    );
\ENG_RADDR_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_57,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[7][3]\,
      R => '0'
    );
\ENG_RADDR_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_57,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[7][4]\,
      R => '0'
    );
\ENG_RADDR_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_57,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[7][5]\,
      R => '0'
    );
\ENG_RADDR_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_57,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[7][6]\,
      R => '0'
    );
\ENG_RADDR_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_57,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[7][7]\,
      R => '0'
    );
\ENG_RADDR_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_49,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[8][0]\,
      R => '0'
    );
\ENG_RADDR_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_49,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[8][1]\,
      R => '0'
    );
\ENG_RADDR_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_49,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[8][2]\,
      R => '0'
    );
\ENG_RADDR_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_49,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[8][3]\,
      R => '0'
    );
\ENG_RADDR_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_49,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[8][4]\,
      R => '0'
    );
\ENG_RADDR_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_49,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[8][5]\,
      R => '0'
    );
\ENG_RADDR_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_49,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[8][6]\,
      R => '0'
    );
\ENG_RADDR_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_49,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[8][7]\,
      R => '0'
    );
\ENG_RADDR_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_58,
      D => AXI_LITE_STAVE_inst_n_93,
      Q => \ENG_RADDR_reg_n_0_[9][0]\,
      R => '0'
    );
\ENG_RADDR_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_58,
      D => AXI_LITE_STAVE_inst_n_92,
      Q => \ENG_RADDR_reg_n_0_[9][1]\,
      R => '0'
    );
\ENG_RADDR_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_58,
      D => AXI_LITE_STAVE_inst_n_91,
      Q => \ENG_RADDR_reg_n_0_[9][2]\,
      R => '0'
    );
\ENG_RADDR_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_58,
      D => AXI_LITE_STAVE_inst_n_90,
      Q => \ENG_RADDR_reg_n_0_[9][3]\,
      R => '0'
    );
\ENG_RADDR_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_58,
      D => AXI_LITE_STAVE_inst_n_89,
      Q => \ENG_RADDR_reg_n_0_[9][4]\,
      R => '0'
    );
\ENG_RADDR_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_58,
      D => AXI_LITE_STAVE_inst_n_88,
      Q => \ENG_RADDR_reg_n_0_[9][5]\,
      R => '0'
    );
\ENG_RADDR_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_58,
      D => AXI_LITE_STAVE_inst_n_87,
      Q => \ENG_RADDR_reg_n_0_[9][6]\,
      R => '0'
    );
\ENG_RADDR_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_58,
      D => AXI_LITE_STAVE_inst_n_86,
      Q => \ENG_RADDR_reg_n_0_[9][7]\,
      R => '0'
    );
\ENG_REN[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg_n_0_[0]\,
      I1 => \transfer_to_eng_counter_reg_n_0_[3]\,
      I2 => \transfer_to_eng_counter_reg_n_0_[1]\,
      I3 => \transfer_to_eng_counter_reg_n_0_[2]\,
      O => \ENG_REN[15]_i_4_n_0\
    );
\ENG_REN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_35,
      Q => \ENG_REN_reg_n_0_[0]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_25,
      Q => \ENG_REN_reg_n_0_[10]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_24,
      Q => \ENG_REN_reg_n_0_[11]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_23,
      Q => \ENG_REN_reg_n_0_[12]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_22,
      Q => \ENG_REN_reg_n_0_[13]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_21,
      Q => \ENG_REN_reg_n_0_[14]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_20,
      Q => \ENG_REN_reg_n_0_[15]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_34,
      Q => \ENG_REN_reg_n_0_[1]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_33,
      Q => \ENG_REN_reg_n_0_[2]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_32,
      Q => \ENG_REN_reg_n_0_[3]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_31,
      Q => \ENG_REN_reg_n_0_[4]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_30,
      Q => \ENG_REN_reg_n_0_[5]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_29,
      Q => \ENG_REN_reg_n_0_[6]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_28,
      Q => \ENG_REN_reg_n_0_[7]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_27,
      Q => \ENG_REN_reg_n_0_[8]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_REN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_26,
      Q => \ENG_REN_reg_n_0_[9]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WADDR_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[0][0]\,
      R => '0'
    );
\ENG_WADDR_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[0][1]\,
      R => '0'
    );
\ENG_WADDR_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[0][2]\,
      R => '0'
    );
\ENG_WADDR_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[0][3]\,
      R => '0'
    );
\ENG_WADDR_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[0][4]\,
      R => '0'
    );
\ENG_WADDR_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[0][5]\,
      R => '0'
    );
\ENG_WADDR_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[0][6]\,
      R => '0'
    );
\ENG_WADDR_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[0][7]\,
      R => '0'
    );
\ENG_WADDR_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[10][0]\,
      R => '0'
    );
\ENG_WADDR_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[10][1]\,
      R => '0'
    );
\ENG_WADDR_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[10][2]\,
      R => '0'
    );
\ENG_WADDR_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[10][3]\,
      R => '0'
    );
\ENG_WADDR_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[10][4]\,
      R => '0'
    );
\ENG_WADDR_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[10][5]\,
      R => '0'
    );
\ENG_WADDR_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[10][6]\,
      R => '0'
    );
\ENG_WADDR_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[10][7]\,
      R => '0'
    );
\ENG_WADDR_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[11][0]\,
      R => '0'
    );
\ENG_WADDR_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[11][1]\,
      R => '0'
    );
\ENG_WADDR_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[11][2]\,
      R => '0'
    );
\ENG_WADDR_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[11][3]\,
      R => '0'
    );
\ENG_WADDR_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[11][4]\,
      R => '0'
    );
\ENG_WADDR_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[11][5]\,
      R => '0'
    );
\ENG_WADDR_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[11][6]\,
      R => '0'
    );
\ENG_WADDR_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[11][7]\,
      R => '0'
    );
\ENG_WADDR_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[12][0]\,
      R => '0'
    );
\ENG_WADDR_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[12][1]\,
      R => '0'
    );
\ENG_WADDR_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[12][2]\,
      R => '0'
    );
\ENG_WADDR_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[12][3]\,
      R => '0'
    );
\ENG_WADDR_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[12][4]\,
      R => '0'
    );
\ENG_WADDR_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[12][5]\,
      R => '0'
    );
\ENG_WADDR_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[12][6]\,
      R => '0'
    );
\ENG_WADDR_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[12][7]\,
      R => '0'
    );
\ENG_WADDR_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[13][0]\,
      R => '0'
    );
\ENG_WADDR_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[13][1]\,
      R => '0'
    );
\ENG_WADDR_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[13][2]\,
      R => '0'
    );
\ENG_WADDR_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[13][3]\,
      R => '0'
    );
\ENG_WADDR_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[13][4]\,
      R => '0'
    );
\ENG_WADDR_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[13][5]\,
      R => '0'
    );
\ENG_WADDR_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[13][6]\,
      R => '0'
    );
\ENG_WADDR_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[13][7]\,
      R => '0'
    );
\ENG_WADDR_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[14][0]\,
      R => '0'
    );
\ENG_WADDR_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[14][1]\,
      R => '0'
    );
\ENG_WADDR_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[14][2]\,
      R => '0'
    );
\ENG_WADDR_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[14][3]\,
      R => '0'
    );
\ENG_WADDR_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[14][4]\,
      R => '0'
    );
\ENG_WADDR_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[14][5]\,
      R => '0'
    );
\ENG_WADDR_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[14][6]\,
      R => '0'
    );
\ENG_WADDR_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[14][7]\,
      R => '0'
    );
\ENG_WADDR_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[15][0]\,
      R => '0'
    );
\ENG_WADDR_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[15][1]\,
      R => '0'
    );
\ENG_WADDR_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[15][2]\,
      R => '0'
    );
\ENG_WADDR_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[15][3]\,
      R => '0'
    );
\ENG_WADDR_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[15][4]\,
      R => '0'
    );
\ENG_WADDR_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[15][5]\,
      R => '0'
    );
\ENG_WADDR_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[15][6]\,
      R => '0'
    );
\ENG_WADDR_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[15][7]\,
      R => '0'
    );
\ENG_WADDR_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[1][0]\,
      R => '0'
    );
\ENG_WADDR_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[1][1]\,
      R => '0'
    );
\ENG_WADDR_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[1][2]\,
      R => '0'
    );
\ENG_WADDR_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[1][3]\,
      R => '0'
    );
\ENG_WADDR_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[1][4]\,
      R => '0'
    );
\ENG_WADDR_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[1][5]\,
      R => '0'
    );
\ENG_WADDR_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[1][6]\,
      R => '0'
    );
\ENG_WADDR_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[1][7]\,
      R => '0'
    );
\ENG_WADDR_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[2][0]\,
      R => '0'
    );
\ENG_WADDR_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[2][1]\,
      R => '0'
    );
\ENG_WADDR_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[2][2]\,
      R => '0'
    );
\ENG_WADDR_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[2][3]\,
      R => '0'
    );
\ENG_WADDR_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[2][4]\,
      R => '0'
    );
\ENG_WADDR_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[2][5]\,
      R => '0'
    );
\ENG_WADDR_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[2][6]\,
      R => '0'
    );
\ENG_WADDR_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[2][7]\,
      R => '0'
    );
\ENG_WADDR_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[3][0]\,
      R => '0'
    );
\ENG_WADDR_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[3][1]\,
      R => '0'
    );
\ENG_WADDR_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[3][2]\,
      R => '0'
    );
\ENG_WADDR_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[3][3]\,
      R => '0'
    );
\ENG_WADDR_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[3][4]\,
      R => '0'
    );
\ENG_WADDR_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[3][5]\,
      R => '0'
    );
\ENG_WADDR_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[3][6]\,
      R => '0'
    );
\ENG_WADDR_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[3][7]\,
      R => '0'
    );
\ENG_WADDR_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[4][0]\,
      R => '0'
    );
\ENG_WADDR_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[4][1]\,
      R => '0'
    );
\ENG_WADDR_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[4][2]\,
      R => '0'
    );
\ENG_WADDR_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[4][3]\,
      R => '0'
    );
\ENG_WADDR_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[4][4]\,
      R => '0'
    );
\ENG_WADDR_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[4][5]\,
      R => '0'
    );
\ENG_WADDR_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[4][6]\,
      R => '0'
    );
\ENG_WADDR_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[4][7]\,
      R => '0'
    );
\ENG_WADDR_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[5][0]\,
      R => '0'
    );
\ENG_WADDR_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[5][1]\,
      R => '0'
    );
\ENG_WADDR_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[5][2]\,
      R => '0'
    );
\ENG_WADDR_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[5][3]\,
      R => '0'
    );
\ENG_WADDR_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[5][4]\,
      R => '0'
    );
\ENG_WADDR_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[5][5]\,
      R => '0'
    );
\ENG_WADDR_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[5][6]\,
      R => '0'
    );
\ENG_WADDR_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[5][7]\,
      R => '0'
    );
\ENG_WADDR_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[6][0]\,
      R => '0'
    );
\ENG_WADDR_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[6][1]\,
      R => '0'
    );
\ENG_WADDR_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[6][2]\,
      R => '0'
    );
\ENG_WADDR_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[6][3]\,
      R => '0'
    );
\ENG_WADDR_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[6][4]\,
      R => '0'
    );
\ENG_WADDR_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[6][5]\,
      R => '0'
    );
\ENG_WADDR_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[6][6]\,
      R => '0'
    );
\ENG_WADDR_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[6][7]\,
      R => '0'
    );
\ENG_WADDR_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[7][0]\,
      R => '0'
    );
\ENG_WADDR_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[7][1]\,
      R => '0'
    );
\ENG_WADDR_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[7][2]\,
      R => '0'
    );
\ENG_WADDR_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[7][3]\,
      R => '0'
    );
\ENG_WADDR_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[7][4]\,
      R => '0'
    );
\ENG_WADDR_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[7][5]\,
      R => '0'
    );
\ENG_WADDR_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[7][6]\,
      R => '0'
    );
\ENG_WADDR_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[7][7]\,
      R => '0'
    );
\ENG_WADDR_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[8][0]\,
      R => '0'
    );
\ENG_WADDR_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[8][1]\,
      R => '0'
    );
\ENG_WADDR_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[8][2]\,
      R => '0'
    );
\ENG_WADDR_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[8][3]\,
      R => '0'
    );
\ENG_WADDR_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[8][4]\,
      R => '0'
    );
\ENG_WADDR_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[8][5]\,
      R => '0'
    );
\ENG_WADDR_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[8][6]\,
      R => '0'
    );
\ENG_WADDR_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[8][7]\,
      R => '0'
    );
\ENG_WADDR_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => AXI_LITE_STAVE_inst_n_85,
      Q => \ENG_WADDR_reg_n_0_[9][0]\,
      R => '0'
    );
\ENG_WADDR_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => AXI_LITE_STAVE_inst_n_84,
      Q => \ENG_WADDR_reg_n_0_[9][1]\,
      R => '0'
    );
\ENG_WADDR_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => AXI_LITE_STAVE_inst_n_83,
      Q => \ENG_WADDR_reg_n_0_[9][2]\,
      R => '0'
    );
\ENG_WADDR_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => AXI_LITE_STAVE_inst_n_82,
      Q => \ENG_WADDR_reg_n_0_[9][3]\,
      R => '0'
    );
\ENG_WADDR_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => AXI_LITE_STAVE_inst_n_81,
      Q => \ENG_WADDR_reg_n_0_[9][4]\,
      R => '0'
    );
\ENG_WADDR_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => AXI_LITE_STAVE_inst_n_80,
      Q => \ENG_WADDR_reg_n_0_[9][5]\,
      R => '0'
    );
\ENG_WADDR_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => AXI_LITE_STAVE_inst_n_79,
      Q => \ENG_WADDR_reg_n_0_[9][6]\,
      R => '0'
    );
\ENG_WADDR_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => AXI_LITE_STAVE_inst_n_78,
      Q => \ENG_WADDR_reg_n_0_[9][7]\,
      R => '0'
    );
\ENG_WDATA[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[0]\,
      I1 => S_AXI_LITE_WDATA(0),
      I2 => eng_alite_state(0),
      O => ENG_WDATA0_in(0)
    );
\ENG_WDATA[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[1]\,
      I1 => S_AXI_LITE_WDATA(1),
      I2 => eng_alite_state(0),
      O => ENG_WDATA0_in(1)
    );
\ENG_WDATA[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[2]\,
      I1 => S_AXI_LITE_WDATA(2),
      I2 => eng_alite_state(0),
      O => ENG_WDATA0_in(2)
    );
\ENG_WDATA[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[3]\,
      I1 => S_AXI_LITE_WDATA(3),
      I2 => eng_alite_state(0),
      O => ENG_WDATA0_in(3)
    );
\ENG_WDATA[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[4]\,
      I1 => S_AXI_LITE_WDATA(4),
      I2 => eng_alite_state(0),
      O => ENG_WDATA0_in(4)
    );
\ENG_WDATA[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[5]\,
      I1 => S_AXI_LITE_WDATA(5),
      I2 => eng_alite_state(0),
      O => ENG_WDATA0_in(5)
    );
\ENG_WDATA[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[6]\,
      I1 => S_AXI_LITE_WDATA(6),
      I2 => eng_alite_state(0),
      O => ENG_WDATA0_in(6)
    );
\ENG_WDATA[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[7]\,
      I1 => S_AXI_LITE_WDATA(7),
      I2 => eng_alite_state(0),
      O => ENG_WDATA0_in(7)
    );
\ENG_WDATA_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[0][0]\,
      R => '0'
    );
\ENG_WDATA_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[0][1]\,
      R => '0'
    );
\ENG_WDATA_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[0][2]\,
      R => '0'
    );
\ENG_WDATA_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[0][3]\,
      R => '0'
    );
\ENG_WDATA_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[0][4]\,
      R => '0'
    );
\ENG_WDATA_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[0][5]\,
      R => '0'
    );
\ENG_WDATA_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[0][6]\,
      R => '0'
    );
\ENG_WDATA_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_77,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[0][7]\,
      R => '0'
    );
\ENG_WDATA_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[10][0]\,
      R => '0'
    );
\ENG_WDATA_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[10][1]\,
      R => '0'
    );
\ENG_WDATA_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[10][2]\,
      R => '0'
    );
\ENG_WDATA_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[10][3]\,
      R => '0'
    );
\ENG_WDATA_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[10][4]\,
      R => '0'
    );
\ENG_WDATA_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[10][5]\,
      R => '0'
    );
\ENG_WDATA_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[10][6]\,
      R => '0'
    );
\ENG_WDATA_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_68,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[10][7]\,
      R => '0'
    );
\ENG_WDATA_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[11][0]\,
      R => '0'
    );
\ENG_WDATA_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[11][1]\,
      R => '0'
    );
\ENG_WDATA_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[11][2]\,
      R => '0'
    );
\ENG_WDATA_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[11][3]\,
      R => '0'
    );
\ENG_WDATA_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[11][4]\,
      R => '0'
    );
\ENG_WDATA_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[11][5]\,
      R => '0'
    );
\ENG_WDATA_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[11][6]\,
      R => '0'
    );
\ENG_WDATA_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_63,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[11][7]\,
      R => '0'
    );
\ENG_WDATA_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[12][0]\,
      R => '0'
    );
\ENG_WDATA_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[12][1]\,
      R => '0'
    );
\ENG_WDATA_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[12][2]\,
      R => '0'
    );
\ENG_WDATA_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[12][3]\,
      R => '0'
    );
\ENG_WDATA_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[12][4]\,
      R => '0'
    );
\ENG_WDATA_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[12][5]\,
      R => '0'
    );
\ENG_WDATA_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[12][6]\,
      R => '0'
    );
\ENG_WDATA_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_67,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[12][7]\,
      R => '0'
    );
\ENG_WDATA_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[13][0]\,
      R => '0'
    );
\ENG_WDATA_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[13][1]\,
      R => '0'
    );
\ENG_WDATA_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[13][2]\,
      R => '0'
    );
\ENG_WDATA_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[13][3]\,
      R => '0'
    );
\ENG_WDATA_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[13][4]\,
      R => '0'
    );
\ENG_WDATA_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[13][5]\,
      R => '0'
    );
\ENG_WDATA_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[13][6]\,
      R => '0'
    );
\ENG_WDATA_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_66,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[13][7]\,
      R => '0'
    );
\ENG_WDATA_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[14][0]\,
      R => '0'
    );
\ENG_WDATA_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[14][1]\,
      R => '0'
    );
\ENG_WDATA_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[14][2]\,
      R => '0'
    );
\ENG_WDATA_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[14][3]\,
      R => '0'
    );
\ENG_WDATA_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[14][4]\,
      R => '0'
    );
\ENG_WDATA_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[14][5]\,
      R => '0'
    );
\ENG_WDATA_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[14][6]\,
      R => '0'
    );
\ENG_WDATA_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_65,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[14][7]\,
      R => '0'
    );
\ENG_WDATA_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[15][0]\,
      R => '0'
    );
\ENG_WDATA_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[15][1]\,
      R => '0'
    );
\ENG_WDATA_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[15][2]\,
      R => '0'
    );
\ENG_WDATA_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[15][3]\,
      R => '0'
    );
\ENG_WDATA_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[15][4]\,
      R => '0'
    );
\ENG_WDATA_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[15][5]\,
      R => '0'
    );
\ENG_WDATA_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[15][6]\,
      R => '0'
    );
\ENG_WDATA_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_64,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[15][7]\,
      R => '0'
    );
\ENG_WDATA_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[1][0]\,
      R => '0'
    );
\ENG_WDATA_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[1][1]\,
      R => '0'
    );
\ENG_WDATA_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[1][2]\,
      R => '0'
    );
\ENG_WDATA_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[1][3]\,
      R => '0'
    );
\ENG_WDATA_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[1][4]\,
      R => '0'
    );
\ENG_WDATA_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[1][5]\,
      R => '0'
    );
\ENG_WDATA_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[1][6]\,
      R => '0'
    );
\ENG_WDATA_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_76,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[1][7]\,
      R => '0'
    );
\ENG_WDATA_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[2][0]\,
      R => '0'
    );
\ENG_WDATA_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[2][1]\,
      R => '0'
    );
\ENG_WDATA_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[2][2]\,
      R => '0'
    );
\ENG_WDATA_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[2][3]\,
      R => '0'
    );
\ENG_WDATA_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[2][4]\,
      R => '0'
    );
\ENG_WDATA_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[2][5]\,
      R => '0'
    );
\ENG_WDATA_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[2][6]\,
      R => '0'
    );
\ENG_WDATA_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_75,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[2][7]\,
      R => '0'
    );
\ENG_WDATA_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[3][0]\,
      R => '0'
    );
\ENG_WDATA_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[3][1]\,
      R => '0'
    );
\ENG_WDATA_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[3][2]\,
      R => '0'
    );
\ENG_WDATA_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[3][3]\,
      R => '0'
    );
\ENG_WDATA_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[3][4]\,
      R => '0'
    );
\ENG_WDATA_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[3][5]\,
      R => '0'
    );
\ENG_WDATA_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[3][6]\,
      R => '0'
    );
\ENG_WDATA_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_74,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[3][7]\,
      R => '0'
    );
\ENG_WDATA_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[4][0]\,
      R => '0'
    );
\ENG_WDATA_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[4][1]\,
      R => '0'
    );
\ENG_WDATA_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[4][2]\,
      R => '0'
    );
\ENG_WDATA_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[4][3]\,
      R => '0'
    );
\ENG_WDATA_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[4][4]\,
      R => '0'
    );
\ENG_WDATA_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[4][5]\,
      R => '0'
    );
\ENG_WDATA_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[4][6]\,
      R => '0'
    );
\ENG_WDATA_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_73,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[4][7]\,
      R => '0'
    );
\ENG_WDATA_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[5][0]\,
      R => '0'
    );
\ENG_WDATA_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[5][1]\,
      R => '0'
    );
\ENG_WDATA_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[5][2]\,
      R => '0'
    );
\ENG_WDATA_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[5][3]\,
      R => '0'
    );
\ENG_WDATA_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[5][4]\,
      R => '0'
    );
\ENG_WDATA_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[5][5]\,
      R => '0'
    );
\ENG_WDATA_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[5][6]\,
      R => '0'
    );
\ENG_WDATA_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_72,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[5][7]\,
      R => '0'
    );
\ENG_WDATA_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[6][0]\,
      R => '0'
    );
\ENG_WDATA_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[6][1]\,
      R => '0'
    );
\ENG_WDATA_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[6][2]\,
      R => '0'
    );
\ENG_WDATA_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[6][3]\,
      R => '0'
    );
\ENG_WDATA_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[6][4]\,
      R => '0'
    );
\ENG_WDATA_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[6][5]\,
      R => '0'
    );
\ENG_WDATA_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[6][6]\,
      R => '0'
    );
\ENG_WDATA_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_71,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[6][7]\,
      R => '0'
    );
\ENG_WDATA_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[7][0]\,
      R => '0'
    );
\ENG_WDATA_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[7][1]\,
      R => '0'
    );
\ENG_WDATA_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[7][2]\,
      R => '0'
    );
\ENG_WDATA_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[7][3]\,
      R => '0'
    );
\ENG_WDATA_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[7][4]\,
      R => '0'
    );
\ENG_WDATA_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[7][5]\,
      R => '0'
    );
\ENG_WDATA_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[7][6]\,
      R => '0'
    );
\ENG_WDATA_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_62,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[7][7]\,
      R => '0'
    );
\ENG_WDATA_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[8][0]\,
      R => '0'
    );
\ENG_WDATA_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[8][1]\,
      R => '0'
    );
\ENG_WDATA_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[8][2]\,
      R => '0'
    );
\ENG_WDATA_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[8][3]\,
      R => '0'
    );
\ENG_WDATA_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[8][4]\,
      R => '0'
    );
\ENG_WDATA_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[8][5]\,
      R => '0'
    );
\ENG_WDATA_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[8][6]\,
      R => '0'
    );
\ENG_WDATA_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_70,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[8][7]\,
      R => '0'
    );
\ENG_WDATA_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => ENG_WDATA0_in(0),
      Q => \ENG_WDATA_reg_n_0_[9][0]\,
      R => '0'
    );
\ENG_WDATA_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => ENG_WDATA0_in(1),
      Q => \ENG_WDATA_reg_n_0_[9][1]\,
      R => '0'
    );
\ENG_WDATA_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => ENG_WDATA0_in(2),
      Q => \ENG_WDATA_reg_n_0_[9][2]\,
      R => '0'
    );
\ENG_WDATA_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => ENG_WDATA0_in(3),
      Q => \ENG_WDATA_reg_n_0_[9][3]\,
      R => '0'
    );
\ENG_WDATA_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => ENG_WDATA0_in(4),
      Q => \ENG_WDATA_reg_n_0_[9][4]\,
      R => '0'
    );
\ENG_WDATA_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => ENG_WDATA0_in(5),
      Q => \ENG_WDATA_reg_n_0_[9][5]\,
      R => '0'
    );
\ENG_WDATA_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => ENG_WDATA0_in(6),
      Q => \ENG_WDATA_reg_n_0_[9][6]\,
      R => '0'
    );
\ENG_WDATA_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => AXI_LITE_STAVE_inst_n_69,
      D => ENG_WDATA0_in(7),
      Q => \ENG_WDATA_reg_n_0_[9][7]\,
      R => '0'
    );
\ENG_WEN[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg_n_0_[2]\,
      I1 => \transfer_to_eng_counter_reg_n_0_[1]\,
      O => \ENG_WEN[15]_i_4_n_0\
    );
\ENG_WEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_19,
      Q => \ENG_WEN_reg_n_0_[0]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_9,
      Q => \ENG_WEN_reg_n_0_[10]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_8,
      Q => \ENG_WEN_reg_n_0_[11]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_7,
      Q => \ENG_WEN_reg_n_0_[12]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_6,
      Q => \ENG_WEN_reg_n_0_[13]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_5,
      Q => \ENG_WEN_reg_n_0_[14]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_4,
      Q => \ENG_WEN_reg_n_0_[15]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_18,
      Q => \ENG_WEN_reg_n_0_[1]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_17,
      Q => \ENG_WEN_reg_n_0_[2]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_16,
      Q => \ENG_WEN_reg_n_0_[3]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_15,
      Q => \ENG_WEN_reg_n_0_[4]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_14,
      Q => \ENG_WEN_reg_n_0_[5]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_13,
      Q => \ENG_WEN_reg_n_0_[6]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_12,
      Q => \ENG_WEN_reg_n_0_[7]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_11,
      Q => \ENG_WEN_reg_n_0_[8]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\ENG_WEN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_10,
      Q => \ENG_WEN_reg_n_0_[9]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^debug_state\(1),
      I1 => search_ready,
      I2 => \FSM_onehot_state[2]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state[2]_i_2_n_0\,
      I2 => \^debug_state\(0),
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => search_ready,
      I2 => \^debug_state\(1),
      I3 => \FSM_onehot_state[2]_i_2_n_0\,
      I4 => \^debug_state\(1),
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEAAAEAAAEAAA"
    )
        port map (
      I0 => \^debug_state\(1),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \^s_axis_tvalid\,
      I3 => \^s_axis_tready\,
      I4 => \^debug_state\(0),
      I5 => \^s_axis_tlast\,
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => s_axis_tready_i_1_n_0
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \^debug_state\(0),
      R => s_axis_tready_i_1_n_0
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \^debug_state\(1),
      R => s_axis_tready_i_1_n_0
    );
FSM_sequential_al_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_99,
      Q => \FSM_sequential_al_state_reg__0\,
      R => p_0_in
    );
\FSM_sequential_broadcast_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF0E"
    )
        port map (
      I0 => \^debug_start_search\,
      I1 => broadcast_state(1),
      I2 => broadcast_state(0),
      I3 => broadcast_state(0),
      O => \FSM_sequential_broadcast_state[0]_i_1_n_0\
    );
\FSM_sequential_broadcast_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7000F00F70000"
    )
        port map (
      I0 => last_transfer07_in,
      I1 => eng_packet_received,
      I2 => \^debug_start_search\,
      I3 => broadcast_state(1),
      I4 => broadcast_state(0),
      I5 => broadcast_state(1),
      O => \FSM_sequential_broadcast_state[1]_i_1_n_0\
    );
\FSM_sequential_broadcast_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_broadcast_state[0]_i_1_n_0\,
      Q => broadcast_state(0),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\FSM_sequential_broadcast_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_broadcast_state[1]_i_1_n_0\,
      Q => broadcast_state(1),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\FSM_sequential_eng_alite_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B787B7B7B787B78"
    )
        port map (
      I0 => \FSM_sequential_eng_alite_state[0]_i_2_n_0\,
      I1 => eng_al_op_fin,
      I2 => eng_alite_state(0),
      I3 => ENG_WEN1,
      I4 => ENG_REN1,
      I5 => eng_alite_state(0),
      O => \FSM_sequential_eng_alite_state[0]_i_1_n_0\
    );
\FSM_sequential_eng_alite_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg_n_0_[2]\,
      I1 => \transfer_to_eng_counter_reg_n_0_[3]\,
      I2 => \transfer_to_eng_counter_reg_n_0_[0]\,
      I3 => \transfer_to_eng_counter_reg_n_0_[1]\,
      O => \FSM_sequential_eng_alite_state[0]_i_2_n_0\
    );
\FSM_sequential_eng_alite_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \FSM_sequential_eng_alite_state[1]_i_2_n_0\,
      I1 => eng_al_op_fin,
      I2 => eng_alite_state(0),
      I3 => ENG_WEN1,
      I4 => ENG_REN1,
      I5 => eng_al_op_fin,
      O => \FSM_sequential_eng_alite_state[1]_i_1_n_0\
    );
\FSM_sequential_eng_alite_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCDCDCDFDCD0DCD"
    )
        port map (
      I0 => ENG_WEN1,
      I1 => eng_al_op_fin,
      I2 => eng_alite_state(0),
      I3 => \FSM_sequential_eng_alite_state[1]_i_5_n_0\,
      I4 => \transfer_to_eng_counter_reg_n_0_[0]\,
      I5 => \transfer_to_eng_counter_reg_n_0_[1]\,
      O => \FSM_sequential_eng_alite_state[1]_i_2_n_0\
    );
\FSM_sequential_eng_alite_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eng_slv_wren_reg_n_0,
      I1 => eng_start_operation,
      O => ENG_WEN1
    );
\FSM_sequential_eng_alite_state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eng_start_operation,
      I1 => eng_slv_rden,
      O => ENG_REN1
    );
\FSM_sequential_eng_alite_state[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \transfer_to_eng_counter_reg_n_0_[3]\,
      I1 => \transfer_to_eng_counter_reg_n_0_[2]\,
      O => \FSM_sequential_eng_alite_state[1]_i_5_n_0\
    );
\FSM_sequential_eng_alite_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_eng_alite_state[0]_i_1_n_0\,
      Q => eng_alite_state(0),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\FSM_sequential_eng_alite_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \FSM_sequential_eng_alite_state[1]_i_1_n_0\,
      Q => eng_al_op_fin,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\_mem_addra[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \_mem_addra_reg_n_0_[0]\,
      O => \_mem_addra[0]_i_1_n_0\
    );
\_mem_addra[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \_mem_addra_reg_n_0_[1]\,
      I2 => \_mem_addra_reg_n_0_[0]\,
      O => \_mem_addra[1]_i_1_n_0\
    );
\_mem_addra[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \_mem_addra_reg_n_0_[2]\,
      I2 => \_mem_addra_reg_n_0_[1]\,
      I3 => \_mem_addra_reg_n_0_[0]\,
      O => \_mem_addra[2]_i_1_n_0\
    );
\_mem_addra[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \_mem_addra_reg_n_0_[3]\,
      I2 => \_mem_addra_reg_n_0_[2]\,
      I3 => \_mem_addra_reg_n_0_[0]\,
      I4 => \_mem_addra_reg_n_0_[1]\,
      O => \_mem_addra[3]_i_1_n_0\
    );
\_mem_addra[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \_mem_addra_reg_n_0_[4]\,
      I2 => \_mem_addra_reg_n_0_[3]\,
      I3 => \_mem_addra_reg_n_0_[1]\,
      I4 => \_mem_addra_reg_n_0_[0]\,
      I5 => \_mem_addra_reg_n_0_[2]\,
      O => \_mem_addra[4]_i_1_n_0\
    );
\_mem_addra[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \_mem_addra_reg_n_0_[5]\,
      I2 => \_mem_addra[5]_i_2_n_0\,
      O => \_mem_addra[5]_i_1_n_0\
    );
\_mem_addra[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \_mem_addra_reg_n_0_[4]\,
      I1 => \_mem_addra_reg_n_0_[2]\,
      I2 => \_mem_addra_reg_n_0_[0]\,
      I3 => \_mem_addra_reg_n_0_[1]\,
      I4 => \_mem_addra_reg_n_0_[3]\,
      O => \_mem_addra[5]_i_2_n_0\
    );
\_mem_addra[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \_mem_addra_reg_n_0_[6]\,
      I2 => \_mem_addra[8]_i_3_n_0\,
      O => \_mem_addra[6]_i_1_n_0\
    );
\_mem_addra[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \_mem_addra_reg_n_0_[7]\,
      I2 => \_mem_addra_reg_n_0_[6]\,
      I3 => \_mem_addra[8]_i_3_n_0\,
      O => \_mem_addra[7]_i_1_n_0\
    );
\_mem_addra[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axis_tvalid\,
      I2 => \^debug_state\(0),
      O => \_mem_addra[8]_i_1_n_0\
    );
\_mem_addra[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \_mem_addra_reg_n_0_[8]\,
      I2 => \_mem_addra_reg_n_0_[7]\,
      I3 => \_mem_addra[8]_i_3_n_0\,
      I4 => \_mem_addra_reg_n_0_[6]\,
      O => \_mem_addra[8]_i_2_n_0\
    );
\_mem_addra[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_mem_addra_reg_n_0_[5]\,
      I1 => \_mem_addra_reg_n_0_[3]\,
      I2 => \_mem_addra_reg_n_0_[1]\,
      I3 => \_mem_addra_reg_n_0_[0]\,
      I4 => \_mem_addra_reg_n_0_[2]\,
      I5 => \_mem_addra_reg_n_0_[4]\,
      O => \_mem_addra[8]_i_3_n_0\
    );
\_mem_addra_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_addra[0]_i_1_n_0\,
      Q => \_mem_addra_reg_n_0_[0]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_addra_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_addra[1]_i_1_n_0\,
      Q => \_mem_addra_reg_n_0_[1]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_addra_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_addra[2]_i_1_n_0\,
      Q => \_mem_addra_reg_n_0_[2]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_addra_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_addra[3]_i_1_n_0\,
      Q => \_mem_addra_reg_n_0_[3]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_addra_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_addra[4]_i_1_n_0\,
      Q => \_mem_addra_reg_n_0_[4]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_addra_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_addra[5]_i_1_n_0\,
      Q => \_mem_addra_reg_n_0_[5]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_addra_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_addra[6]_i_1_n_0\,
      Q => \_mem_addra_reg_n_0_[6]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_addra_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_addra[7]_i_1_n_0\,
      Q => \_mem_addra_reg_n_0_[7]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_addra_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_addra[8]_i_2_n_0\,
      Q => \_mem_addra_reg_n_0_[8]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_addrb[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5155"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(0),
      I1 => last_transfer07_in,
      I2 => \^debug_start_search\,
      I3 => eng_packet_received,
      O => \_mem_addrb[0]_i_1_n_0\
    );
\_mem_addrb[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => broadcast_state(1),
      I1 => broadcast_state(0),
      I2 => \^debug_start_search\,
      I3 => last_transfer07_in,
      I4 => eng_packet_received,
      O => \_mem_addrb\
    );
\_mem_addrb[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A006A6A6A6A6A"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(10),
      I1 => \_mem_addrb_reg__0\(9),
      I2 => \_mem_addrb[10]_i_3_n_0\,
      I3 => last_transfer07_in,
      I4 => \^debug_start_search\,
      I5 => eng_packet_received,
      O => \_mem_addrb[10]_i_2_n_0\
    );
\_mem_addrb[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(8),
      I1 => \_mem_addrb_reg__0\(6),
      I2 => \_mem_addrb[9]_i_2_n_0\,
      I3 => \_mem_addrb_reg__0\(7),
      O => \_mem_addrb[10]_i_3_n_0\
    );
\_mem_addrb[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66066666"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(1),
      I1 => \_mem_addrb_reg__0\(0),
      I2 => last_transfer07_in,
      I3 => \^debug_start_search\,
      I4 => eng_packet_received,
      O => \_mem_addrb[1]_i_1_n_0\
    );
\_mem_addrb[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A006A6A6A6A6A"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(2),
      I1 => \_mem_addrb_reg__0\(1),
      I2 => \_mem_addrb_reg__0\(0),
      I3 => last_transfer07_in,
      I4 => \^debug_start_search\,
      I5 => eng_packet_received,
      O => \_mem_addrb[2]_i_1_n_0\
    );
\_mem_addrb[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(3),
      I1 => \_mem_addrb_reg__0\(2),
      I2 => \_mem_addrb_reg__0\(0),
      I3 => \_mem_addrb_reg__0\(1),
      I4 => m_axis_eng_tlast,
      O => \_mem_addrb[3]_i_1_n_0\
    );
\_mem_addrb[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(4),
      I1 => \_mem_addrb_reg__0\(3),
      I2 => \_mem_addrb_reg__0\(1),
      I3 => \_mem_addrb_reg__0\(0),
      I4 => \_mem_addrb_reg__0\(2),
      I5 => m_axis_eng_tlast,
      O => \_mem_addrb[4]_i_1_n_0\
    );
\_mem_addrb[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66066666"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(5),
      I1 => \_mem_addrb[5]_i_2_n_0\,
      I2 => last_transfer07_in,
      I3 => \^debug_start_search\,
      I4 => eng_packet_received,
      O => \_mem_addrb[5]_i_1_n_0\
    );
\_mem_addrb[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(4),
      I1 => \_mem_addrb_reg__0\(2),
      I2 => \_mem_addrb_reg__0\(0),
      I3 => \_mem_addrb_reg__0\(1),
      I4 => \_mem_addrb_reg__0\(3),
      O => \_mem_addrb[5]_i_2_n_0\
    );
\_mem_addrb[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66066666"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(6),
      I1 => \_mem_addrb[9]_i_2_n_0\,
      I2 => last_transfer07_in,
      I3 => \^debug_start_search\,
      I4 => eng_packet_received,
      O => \_mem_addrb[6]_i_1_n_0\
    );
\_mem_addrb[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A006A6A6A6A6A"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(7),
      I1 => \_mem_addrb_reg__0\(6),
      I2 => \_mem_addrb[9]_i_2_n_0\,
      I3 => last_transfer07_in,
      I4 => \^debug_start_search\,
      I5 => eng_packet_received,
      O => \_mem_addrb[7]_i_1_n_0\
    );
\_mem_addrb[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(8),
      I1 => \_mem_addrb_reg__0\(7),
      I2 => \_mem_addrb[9]_i_2_n_0\,
      I3 => \_mem_addrb_reg__0\(6),
      I4 => m_axis_eng_tlast,
      O => \_mem_addrb[8]_i_1_n_0\
    );
\_mem_addrb[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(9),
      I1 => \_mem_addrb_reg__0\(8),
      I2 => \_mem_addrb_reg__0\(6),
      I3 => \_mem_addrb[9]_i_2_n_0\,
      I4 => \_mem_addrb_reg__0\(7),
      I5 => m_axis_eng_tlast,
      O => \_mem_addrb[9]_i_1_n_0\
    );
\_mem_addrb[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(5),
      I1 => \_mem_addrb_reg__0\(3),
      I2 => \_mem_addrb_reg__0\(1),
      I3 => \_mem_addrb_reg__0\(0),
      I4 => \_mem_addrb_reg__0\(2),
      I5 => \_mem_addrb_reg__0\(4),
      O => \_mem_addrb[9]_i_2_n_0\
    );
\_mem_addrb[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => eng_packet_received,
      I1 => \^debug_start_search\,
      I2 => last_transfer07_in,
      O => m_axis_eng_tlast
    );
\_mem_addrb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[0]_i_1_n_0\,
      Q => \_mem_addrb_reg__0\(0),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_addrb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[10]_i_2_n_0\,
      Q => \_mem_addrb_reg__0\(10),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_addrb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[1]_i_1_n_0\,
      Q => \_mem_addrb_reg__0\(1),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_addrb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[2]_i_1_n_0\,
      Q => \_mem_addrb_reg__0\(2),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_addrb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[3]_i_1_n_0\,
      Q => \_mem_addrb_reg__0\(3),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_addrb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[4]_i_1_n_0\,
      Q => \_mem_addrb_reg__0\(4),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_addrb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[5]_i_1_n_0\,
      Q => \_mem_addrb_reg__0\(5),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_addrb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[6]_i_1_n_0\,
      Q => \_mem_addrb_reg__0\(6),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_addrb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[7]_i_1_n_0\,
      Q => \_mem_addrb_reg__0\(7),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_addrb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[8]_i_1_n_0\,
      Q => \_mem_addrb_reg__0\(8),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_addrb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \_mem_addrb\,
      D => \_mem_addrb[9]_i_1_n_0\,
      Q => \_mem_addrb_reg__0\(9),
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\_mem_dina[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(0),
      I4 => \^debug_state\(0),
      O => \_mem_dina[0]_i_1_n_0\
    );
\_mem_dina[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(10),
      I4 => \^debug_state\(0),
      O => \_mem_dina[10]_i_1_n_0\
    );
\_mem_dina[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(11),
      I4 => \^debug_state\(0),
      O => \_mem_dina[11]_i_1_n_0\
    );
\_mem_dina[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(12),
      I4 => \^debug_state\(0),
      O => \_mem_dina[12]_i_1_n_0\
    );
\_mem_dina[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(13),
      I4 => \^debug_state\(0),
      O => \_mem_dina[13]_i_1_n_0\
    );
\_mem_dina[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(14),
      I4 => \^debug_state\(0),
      O => \_mem_dina[14]_i_1_n_0\
    );
\_mem_dina[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(15),
      I4 => \^debug_state\(0),
      O => \_mem_dina[15]_i_1_n_0\
    );
\_mem_dina[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(16),
      I4 => \^debug_state\(0),
      O => \_mem_dina[16]_i_1_n_0\
    );
\_mem_dina[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(17),
      I4 => \^debug_state\(0),
      O => \_mem_dina[17]_i_1_n_0\
    );
\_mem_dina[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(18),
      I4 => \^debug_state\(0),
      O => \_mem_dina[18]_i_1_n_0\
    );
\_mem_dina[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(19),
      I4 => \^debug_state\(0),
      O => \_mem_dina[19]_i_1_n_0\
    );
\_mem_dina[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(1),
      I4 => \^debug_state\(0),
      O => \_mem_dina[1]_i_1_n_0\
    );
\_mem_dina[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(20),
      I4 => \^debug_state\(0),
      O => \_mem_dina[20]_i_1_n_0\
    );
\_mem_dina[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(21),
      I4 => \^debug_state\(0),
      O => \_mem_dina[21]_i_1_n_0\
    );
\_mem_dina[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(22),
      I4 => \^debug_state\(0),
      O => \_mem_dina[22]_i_1_n_0\
    );
\_mem_dina[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(23),
      I4 => \^debug_state\(0),
      O => \_mem_dina[23]_i_1_n_0\
    );
\_mem_dina[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(24),
      I4 => \^debug_state\(0),
      O => \_mem_dina[24]_i_1_n_0\
    );
\_mem_dina[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(25),
      I4 => \^debug_state\(0),
      O => \_mem_dina[25]_i_1_n_0\
    );
\_mem_dina[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(26),
      I4 => \^debug_state\(0),
      O => \_mem_dina[26]_i_1_n_0\
    );
\_mem_dina[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(27),
      I4 => \^debug_state\(0),
      O => \_mem_dina[27]_i_1_n_0\
    );
\_mem_dina[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(28),
      I4 => \^debug_state\(0),
      O => \_mem_dina[28]_i_1_n_0\
    );
\_mem_dina[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(29),
      I4 => \^debug_state\(0),
      O => \_mem_dina[29]_i_1_n_0\
    );
\_mem_dina[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(2),
      I4 => \^debug_state\(0),
      O => \_mem_dina[2]_i_1_n_0\
    );
\_mem_dina[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(30),
      I4 => \^debug_state\(0),
      O => \_mem_dina[30]_i_1_n_0\
    );
\_mem_dina[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(31),
      I4 => \^debug_state\(0),
      O => \_mem_dina[31]_i_1_n_0\
    );
\_mem_dina[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(3),
      I4 => \^debug_state\(0),
      O => \_mem_dina[3]_i_1_n_0\
    );
\_mem_dina[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(4),
      I4 => \^debug_state\(0),
      O => \_mem_dina[4]_i_1_n_0\
    );
\_mem_dina[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(5),
      I4 => \^debug_state\(0),
      O => \_mem_dina[5]_i_1_n_0\
    );
\_mem_dina[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(6),
      I4 => \^debug_state\(0),
      O => \_mem_dina[6]_i_1_n_0\
    );
\_mem_dina[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(7),
      I4 => \^debug_state\(0),
      O => \_mem_dina[7]_i_1_n_0\
    );
\_mem_dina[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(8),
      I4 => \^debug_state\(0),
      O => \_mem_dina[8]_i_1_n_0\
    );
\_mem_dina[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \^s_axis_tready\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \^s_axis_tdata\(9),
      I4 => \^debug_state\(0),
      O => \_mem_dina[9]_i_1_n_0\
    );
\_mem_dina_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[0]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[0]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[10]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[10]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[11]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[11]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[12]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[12]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[13]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[13]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[14]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[14]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[15]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[15]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[16]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[16]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[17]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[17]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[18]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[18]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[19]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[19]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[1]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[1]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[20]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[20]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[21]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[21]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[22]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[22]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[23]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[23]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[24]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[24]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[25]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[25]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[26]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[26]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[27]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[27]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[28]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[28]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[29]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[29]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[2]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[2]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[30]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[30]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[31]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[31]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[3]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[3]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[4]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[4]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[5]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[5]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[6]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[6]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[7]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[7]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[8]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[8]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_dina_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \_mem_addra[8]_i_1_n_0\,
      D => \_mem_dina[9]_i_1_n_0\,
      Q => \_mem_dina_reg_n_0_[9]\,
      R => s_axis_tready_i_1_n_0
    );
\_mem_wea_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEECFEECCEEC0"
    )
        port map (
      I0 => \_mem_dina1\,
      I1 => \_mem_wea_i_3_n_0\,
      I2 => \^debug_state\(0),
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => \^debug_state\(1),
      I5 => \_mem_wea_reg_n_0\,
      O => \_mem_wea_i_1_n_0\
    );
\_mem_wea_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_tready\,
      I1 => \^s_axis_tvalid\,
      O => \_mem_dina1\
    );
\_mem_wea_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \^s_axis_tvalid\,
      I2 => s_axis_tkeep(1),
      I3 => s_axis_tkeep(0),
      I4 => s_axis_tkeep(3),
      I5 => s_axis_tkeep(2),
      O => \_mem_wea_i_3_n_0\
    );
\_mem_wea_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => \_mem_wea_i_1_n_0\,
      Q => \_mem_wea_reg_n_0\,
      R => s_axis_tready_i_1_n_0
    );
\debug_buff[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \debug_buff[0][31]_i_2_n_0\,
      I2 => index_reg(1),
      I3 => index_reg(0),
      I4 => \debug_buff[0][31]_i_3_n_0\,
      I5 => \debug_buff[0][31]_i_4_n_0\,
      O => debug_buff
    );
\debug_buff[0][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => index_reg(6),
      I1 => index_reg(7),
      I2 => index_reg(4),
      I3 => index_reg(5),
      O => \debug_buff[0][31]_i_2_n_0\
    );
\debug_buff[0][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => index_reg(3),
      I1 => index_reg(2),
      O => \debug_buff[0][31]_i_3_n_0\
    );
\debug_buff[0][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => index_reg(13),
      I1 => index_reg(12),
      I2 => index_reg(14),
      I3 => index_reg(15),
      I4 => \debug_buff[0][31]_i_5_n_0\,
      O => \debug_buff[0][31]_i_4_n_0\
    );
\debug_buff[0][31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => index_reg(10),
      I1 => index_reg(11),
      I2 => index_reg(8),
      I3 => index_reg(9),
      O => \debug_buff[0][31]_i_5_n_0\
    );
\debug_buff[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \debug_buff[0][31]_i_2_n_0\,
      I2 => index_reg(1),
      I3 => index_reg(0),
      I4 => \debug_buff[0][31]_i_3_n_0\,
      I5 => \debug_buff[0][31]_i_4_n_0\,
      O => \debug_buff[1][31]_i_1_n_0\
    );
\debug_buff[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \debug_buff[0][31]_i_2_n_0\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => \debug_buff[0][31]_i_3_n_0\,
      I5 => \debug_buff[0][31]_i_4_n_0\,
      O => \debug_buff[2][31]_i_1_n_0\
    );
\debug_buff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(0),
      Q => debug_data(64),
      R => '0'
    );
\debug_buff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(10),
      Q => debug_data(74),
      R => '0'
    );
\debug_buff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(11),
      Q => debug_data(75),
      R => '0'
    );
\debug_buff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(12),
      Q => debug_data(76),
      R => '0'
    );
\debug_buff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(13),
      Q => debug_data(77),
      R => '0'
    );
\debug_buff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(14),
      Q => debug_data(78),
      R => '0'
    );
\debug_buff_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(15),
      Q => debug_data(79),
      R => '0'
    );
\debug_buff_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(16),
      Q => debug_data(80),
      R => '0'
    );
\debug_buff_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(17),
      Q => debug_data(81),
      R => '0'
    );
\debug_buff_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(18),
      Q => debug_data(82),
      R => '0'
    );
\debug_buff_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(19),
      Q => debug_data(83),
      R => '0'
    );
\debug_buff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(1),
      Q => debug_data(65),
      R => '0'
    );
\debug_buff_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(20),
      Q => debug_data(84),
      R => '0'
    );
\debug_buff_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(21),
      Q => debug_data(85),
      R => '0'
    );
\debug_buff_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(22),
      Q => debug_data(86),
      R => '0'
    );
\debug_buff_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(23),
      Q => debug_data(87),
      R => '0'
    );
\debug_buff_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(24),
      Q => debug_data(88),
      R => '0'
    );
\debug_buff_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(25),
      Q => debug_data(89),
      R => '0'
    );
\debug_buff_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(26),
      Q => debug_data(90),
      R => '0'
    );
\debug_buff_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(27),
      Q => debug_data(91),
      R => '0'
    );
\debug_buff_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(28),
      Q => debug_data(92),
      R => '0'
    );
\debug_buff_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(29),
      Q => debug_data(93),
      R => '0'
    );
\debug_buff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(2),
      Q => debug_data(66),
      R => '0'
    );
\debug_buff_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(30),
      Q => debug_data(94),
      R => '0'
    );
\debug_buff_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(31),
      Q => debug_data(95),
      R => '0'
    );
\debug_buff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(3),
      Q => debug_data(67),
      R => '0'
    );
\debug_buff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(4),
      Q => debug_data(68),
      R => '0'
    );
\debug_buff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(5),
      Q => debug_data(69),
      R => '0'
    );
\debug_buff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(6),
      Q => debug_data(70),
      R => '0'
    );
\debug_buff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(7),
      Q => debug_data(71),
      R => '0'
    );
\debug_buff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(8),
      Q => debug_data(72),
      R => '0'
    );
\debug_buff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => debug_buff,
      D => \^s_axis_tdata\(9),
      Q => debug_data(73),
      R => '0'
    );
\debug_buff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(0),
      Q => debug_data(32),
      R => '0'
    );
\debug_buff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(10),
      Q => debug_data(42),
      R => '0'
    );
\debug_buff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(11),
      Q => debug_data(43),
      R => '0'
    );
\debug_buff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(12),
      Q => debug_data(44),
      R => '0'
    );
\debug_buff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(13),
      Q => debug_data(45),
      R => '0'
    );
\debug_buff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(14),
      Q => debug_data(46),
      R => '0'
    );
\debug_buff_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(15),
      Q => debug_data(47),
      R => '0'
    );
\debug_buff_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(16),
      Q => debug_data(48),
      R => '0'
    );
\debug_buff_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(17),
      Q => debug_data(49),
      R => '0'
    );
\debug_buff_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(18),
      Q => debug_data(50),
      R => '0'
    );
\debug_buff_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(19),
      Q => debug_data(51),
      R => '0'
    );
\debug_buff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(1),
      Q => debug_data(33),
      R => '0'
    );
\debug_buff_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(20),
      Q => debug_data(52),
      R => '0'
    );
\debug_buff_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(21),
      Q => debug_data(53),
      R => '0'
    );
\debug_buff_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(22),
      Q => debug_data(54),
      R => '0'
    );
\debug_buff_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(23),
      Q => debug_data(55),
      R => '0'
    );
\debug_buff_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(24),
      Q => debug_data(56),
      R => '0'
    );
\debug_buff_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(25),
      Q => debug_data(57),
      R => '0'
    );
\debug_buff_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(26),
      Q => debug_data(58),
      R => '0'
    );
\debug_buff_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(27),
      Q => debug_data(59),
      R => '0'
    );
\debug_buff_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(28),
      Q => debug_data(60),
      R => '0'
    );
\debug_buff_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(29),
      Q => debug_data(61),
      R => '0'
    );
\debug_buff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(2),
      Q => debug_data(34),
      R => '0'
    );
\debug_buff_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(30),
      Q => debug_data(62),
      R => '0'
    );
\debug_buff_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(31),
      Q => debug_data(63),
      R => '0'
    );
\debug_buff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(3),
      Q => debug_data(35),
      R => '0'
    );
\debug_buff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(4),
      Q => debug_data(36),
      R => '0'
    );
\debug_buff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(5),
      Q => debug_data(37),
      R => '0'
    );
\debug_buff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(6),
      Q => debug_data(38),
      R => '0'
    );
\debug_buff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(7),
      Q => debug_data(39),
      R => '0'
    );
\debug_buff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(8),
      Q => debug_data(40),
      R => '0'
    );
\debug_buff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[1][31]_i_1_n_0\,
      D => \^s_axis_tdata\(9),
      Q => debug_data(41),
      R => '0'
    );
\debug_buff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(0),
      Q => debug_data(0),
      R => '0'
    );
\debug_buff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(10),
      Q => debug_data(10),
      R => '0'
    );
\debug_buff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(11),
      Q => debug_data(11),
      R => '0'
    );
\debug_buff_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(12),
      Q => debug_data(12),
      R => '0'
    );
\debug_buff_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(13),
      Q => debug_data(13),
      R => '0'
    );
\debug_buff_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(14),
      Q => debug_data(14),
      R => '0'
    );
\debug_buff_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(15),
      Q => debug_data(15),
      R => '0'
    );
\debug_buff_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(16),
      Q => debug_data(16),
      R => '0'
    );
\debug_buff_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(17),
      Q => debug_data(17),
      R => '0'
    );
\debug_buff_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(18),
      Q => debug_data(18),
      R => '0'
    );
\debug_buff_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(19),
      Q => debug_data(19),
      R => '0'
    );
\debug_buff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(1),
      Q => debug_data(1),
      R => '0'
    );
\debug_buff_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(20),
      Q => debug_data(20),
      R => '0'
    );
\debug_buff_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(21),
      Q => debug_data(21),
      R => '0'
    );
\debug_buff_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(22),
      Q => debug_data(22),
      R => '0'
    );
\debug_buff_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(23),
      Q => debug_data(23),
      R => '0'
    );
\debug_buff_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(24),
      Q => debug_data(24),
      R => '0'
    );
\debug_buff_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(25),
      Q => debug_data(25),
      R => '0'
    );
\debug_buff_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(26),
      Q => debug_data(26),
      R => '0'
    );
\debug_buff_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(27),
      Q => debug_data(27),
      R => '0'
    );
\debug_buff_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(28),
      Q => debug_data(28),
      R => '0'
    );
\debug_buff_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(29),
      Q => debug_data(29),
      R => '0'
    );
\debug_buff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(2),
      Q => debug_data(2),
      R => '0'
    );
\debug_buff_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(30),
      Q => debug_data(30),
      R => '0'
    );
\debug_buff_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(31),
      Q => debug_data(31),
      R => '0'
    );
\debug_buff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(3),
      Q => debug_data(3),
      R => '0'
    );
\debug_buff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(4),
      Q => debug_data(4),
      R => '0'
    );
\debug_buff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(5),
      Q => debug_data(5),
      R => '0'
    );
\debug_buff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(6),
      Q => debug_data(6),
      R => '0'
    );
\debug_buff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(7),
      Q => debug_data(7),
      R => '0'
    );
\debug_buff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(8),
      Q => debug_data(8),
      R => '0'
    );
\debug_buff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \debug_buff[2][31]_i_1_n_0\,
      D => \^s_axis_tdata\(9),
      Q => debug_data(9),
      R => '0'
    );
drop_packet_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => eng_packet_received,
      I1 => last_transfer07_in,
      I2 => \^debug_start_search\,
      O => drop_packet_i_3_n_0
    );
drop_packet_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => \generate_engines[2].ENGINE_inst_n_9\,
      Q => drop_packet,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
eng_al_op_fin_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => eng_al_op_fin_reg_n_0,
      I1 => eng_alite_state(0),
      I2 => eng_al_op_fin,
      O => eng_al_op_fin_i_1_n_0
    );
eng_al_op_fin_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => eng_al_op_fin_i_1_n_0,
      Q => eng_al_op_fin_reg_n_0,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\eng_data_transfer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[8]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(8),
      O => eng_data_transfer(0)
    );
\eng_data_transfer[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[18]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(18),
      O => eng_data_transfer(10)
    );
\eng_data_transfer[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[19]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(19),
      O => eng_data_transfer(11)
    );
\eng_data_transfer[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[20]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(20),
      O => eng_data_transfer(12)
    );
\eng_data_transfer[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[21]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(21),
      O => eng_data_transfer(13)
    );
\eng_data_transfer[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[22]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(22),
      O => eng_data_transfer(14)
    );
\eng_data_transfer[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A888"
    )
        port map (
      I0 => engine_aresetn,
      I1 => eng_alite_state(0),
      I2 => eng_start_operation,
      I3 => eng_slv_wren_reg_n_0,
      I4 => eng_al_op_fin,
      O => \eng_data_transfer[15]_i_1_n_0\
    );
\eng_data_transfer[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[23]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(23),
      O => eng_data_transfer(15)
    );
\eng_data_transfer[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[9]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(9),
      O => eng_data_transfer(1)
    );
\eng_data_transfer[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => eng_al_op_fin,
      I1 => eng_alite_state(0),
      I2 => engine_aresetn,
      O => \eng_data_transfer[23]_i_1_n_0\
    );
\eng_data_transfer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[10]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(10),
      O => eng_data_transfer(2)
    );
\eng_data_transfer[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[11]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(11),
      O => eng_data_transfer(3)
    );
\eng_data_transfer[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[12]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(12),
      O => eng_data_transfer(4)
    );
\eng_data_transfer[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[13]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(13),
      O => eng_data_transfer(5)
    );
\eng_data_transfer[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[14]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(14),
      O => eng_data_transfer(6)
    );
\eng_data_transfer[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[15]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(15),
      O => eng_data_transfer(7)
    );
\eng_data_transfer[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[16]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(16),
      O => eng_data_transfer(8)
    );
\eng_data_transfer[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eng_data_transfer_reg_n_0_[17]\,
      I1 => eng_alite_state(0),
      I2 => S_AXI_LITE_WDATA(17),
      O => eng_data_transfer(9)
    );
\eng_data_transfer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(0),
      Q => \eng_data_transfer_reg_n_0_[0]\,
      R => '0'
    );
\eng_data_transfer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(10),
      Q => \eng_data_transfer_reg_n_0_[10]\,
      R => '0'
    );
\eng_data_transfer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(11),
      Q => \eng_data_transfer_reg_n_0_[11]\,
      R => '0'
    );
\eng_data_transfer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(12),
      Q => \eng_data_transfer_reg_n_0_[12]\,
      R => '0'
    );
\eng_data_transfer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(13),
      Q => \eng_data_transfer_reg_n_0_[13]\,
      R => '0'
    );
\eng_data_transfer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(14),
      Q => \eng_data_transfer_reg_n_0_[14]\,
      R => '0'
    );
\eng_data_transfer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(15),
      Q => \eng_data_transfer_reg_n_0_[15]\,
      R => '0'
    );
\eng_data_transfer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => S_AXI_LITE_WDATA(24),
      Q => \eng_data_transfer_reg_n_0_[16]\,
      R => \eng_data_transfer[23]_i_1_n_0\
    );
\eng_data_transfer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => S_AXI_LITE_WDATA(25),
      Q => \eng_data_transfer_reg_n_0_[17]\,
      R => \eng_data_transfer[23]_i_1_n_0\
    );
\eng_data_transfer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => S_AXI_LITE_WDATA(26),
      Q => \eng_data_transfer_reg_n_0_[18]\,
      R => \eng_data_transfer[23]_i_1_n_0\
    );
\eng_data_transfer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => S_AXI_LITE_WDATA(27),
      Q => \eng_data_transfer_reg_n_0_[19]\,
      R => \eng_data_transfer[23]_i_1_n_0\
    );
\eng_data_transfer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(1),
      Q => \eng_data_transfer_reg_n_0_[1]\,
      R => '0'
    );
\eng_data_transfer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => S_AXI_LITE_WDATA(28),
      Q => \eng_data_transfer_reg_n_0_[20]\,
      R => \eng_data_transfer[23]_i_1_n_0\
    );
\eng_data_transfer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => S_AXI_LITE_WDATA(29),
      Q => \eng_data_transfer_reg_n_0_[21]\,
      R => \eng_data_transfer[23]_i_1_n_0\
    );
\eng_data_transfer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => S_AXI_LITE_WDATA(30),
      Q => \eng_data_transfer_reg_n_0_[22]\,
      R => \eng_data_transfer[23]_i_1_n_0\
    );
\eng_data_transfer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => S_AXI_LITE_WDATA(31),
      Q => \eng_data_transfer_reg_n_0_[23]\,
      R => \eng_data_transfer[23]_i_1_n_0\
    );
\eng_data_transfer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(2),
      Q => \eng_data_transfer_reg_n_0_[2]\,
      R => '0'
    );
\eng_data_transfer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(3),
      Q => \eng_data_transfer_reg_n_0_[3]\,
      R => '0'
    );
\eng_data_transfer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(4),
      Q => \eng_data_transfer_reg_n_0_[4]\,
      R => '0'
    );
\eng_data_transfer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(5),
      Q => \eng_data_transfer_reg_n_0_[5]\,
      R => '0'
    );
\eng_data_transfer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(6),
      Q => \eng_data_transfer_reg_n_0_[6]\,
      R => '0'
    );
\eng_data_transfer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(7),
      Q => \eng_data_transfer_reg_n_0_[7]\,
      R => '0'
    );
\eng_data_transfer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(8),
      Q => \eng_data_transfer_reg_n_0_[8]\,
      R => '0'
    );
\eng_data_transfer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => engine_clock,
      CE => \eng_data_transfer[15]_i_1_n_0\,
      D => eng_data_transfer(9),
      Q => \eng_data_transfer_reg_n_0_[9]\,
      R => '0'
    );
eng_search_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFF00400055"
    )
        port map (
      I0 => broadcast_state(1),
      I1 => eng_packet_received,
      I2 => last_transfer07_in,
      I3 => \^debug_start_search\,
      I4 => broadcast_state(0),
      I5 => \^debug_search_ready\,
      O => eng_search_ready_i_2_n_0
    );
eng_search_ready_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(9),
      I1 => \rec_counter_reg_n_0_[9]\,
      I2 => \_mem_addrb_reg__0\(10),
      I3 => \rec_counter_reg_n_0_[10]\,
      O => eng_search_ready_i_4_n_0
    );
eng_search_ready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(6),
      I1 => \rec_counter_reg_n_0_[6]\,
      I2 => \rec_counter_reg_n_0_[8]\,
      I3 => \_mem_addrb_reg__0\(8),
      I4 => \rec_counter_reg_n_0_[7]\,
      I5 => \_mem_addrb_reg__0\(7),
      O => eng_search_ready_i_5_n_0
    );
eng_search_ready_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(3),
      I1 => \rec_counter_reg_n_0_[3]\,
      I2 => \rec_counter_reg_n_0_[5]\,
      I3 => \_mem_addrb_reg__0\(5),
      I4 => \rec_counter_reg_n_0_[4]\,
      I5 => \_mem_addrb_reg__0\(4),
      O => eng_search_ready_i_6_n_0
    );
eng_search_ready_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_mem_addrb_reg__0\(0),
      I1 => \rec_counter_reg_n_0_[0]\,
      I2 => \rec_counter_reg_n_0_[2]\,
      I3 => \_mem_addrb_reg__0\(2),
      I4 => \rec_counter_reg_n_0_[1]\,
      I5 => \_mem_addrb_reg__0\(1),
      O => eng_search_ready_i_7_n_0
    );
eng_search_ready_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => eng_search_ready_i_2_n_0,
      Q => \^debug_search_ready\,
      S => \generate_engines[14].ENGINE_inst_n_0\
    );
eng_search_ready_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_transfer07_in,
      CO(2) => eng_search_ready_reg_i_3_n_1,
      CO(1) => eng_search_ready_reg_i_3_n_2,
      CO(0) => eng_search_ready_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eng_search_ready_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => eng_search_ready_i_4_n_0,
      S(2) => eng_search_ready_i_5_n_0,
      S(1) => eng_search_ready_i_6_n_0,
      S(0) => eng_search_ready_i_7_n_0
    );
\eng_slv_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => engine_aresetn,
      I1 => eng_al_op_fin,
      I2 => \transfer_to_eng_counter_reg_n_0_[2]\,
      I3 => \transfer_to_eng_counter_reg_n_0_[3]\,
      I4 => eng_alite_state(0),
      O => \eng_slv_rdata[31]_i_1_n_0\
    );
\eng_slv_rdata[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[12][6]\,
      I1 => \ENG_RADDR_reg_n_0_[12][5]\,
      I2 => \ENG_RADDR_reg_n_0_[12][2]\,
      I3 => \ENG_RADDR_reg_n_0_[12][7]\,
      I4 => \ENG_RADDR_reg_n_0_[12][3]\,
      I5 => \ENG_RADDR_reg_n_0_[12][4]\,
      O => \eng_slv_rdata[31]_i_31_n_0\
    );
\eng_slv_rdata[31]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[13][6]\,
      I1 => \ENG_RADDR_reg_n_0_[13][5]\,
      I2 => \ENG_RADDR_reg_n_0_[13][2]\,
      I3 => \ENG_RADDR_reg_n_0_[13][7]\,
      I4 => \ENG_RADDR_reg_n_0_[13][3]\,
      I5 => \ENG_RADDR_reg_n_0_[13][4]\,
      O => \eng_slv_rdata[31]_i_33_n_0\
    );
\eng_slv_rdata[31]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[14][6]\,
      I1 => \ENG_RADDR_reg_n_0_[14][5]\,
      I2 => \ENG_RADDR_reg_n_0_[14][2]\,
      I3 => \ENG_RADDR_reg_n_0_[14][7]\,
      I4 => \ENG_RADDR_reg_n_0_[14][3]\,
      I5 => \ENG_RADDR_reg_n_0_[14][4]\,
      O => \eng_slv_rdata[31]_i_35_n_0\
    );
\eng_slv_rdata[31]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[15][6]\,
      I1 => \ENG_RADDR_reg_n_0_[15][5]\,
      I2 => \ENG_RADDR_reg_n_0_[15][2]\,
      I3 => \ENG_RADDR_reg_n_0_[15][7]\,
      I4 => \ENG_RADDR_reg_n_0_[15][3]\,
      I5 => \ENG_RADDR_reg_n_0_[15][4]\,
      O => \eng_slv_rdata[31]_i_37_n_0\
    );
\eng_slv_rdata[31]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[8][6]\,
      I1 => \ENG_RADDR_reg_n_0_[8][5]\,
      I2 => \ENG_RADDR_reg_n_0_[8][2]\,
      I3 => \ENG_RADDR_reg_n_0_[8][7]\,
      I4 => \ENG_RADDR_reg_n_0_[8][3]\,
      I5 => \ENG_RADDR_reg_n_0_[8][4]\,
      O => \eng_slv_rdata[31]_i_39_n_0\
    );
\eng_slv_rdata[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[9][6]\,
      I1 => \ENG_RADDR_reg_n_0_[9][5]\,
      I2 => \ENG_RADDR_reg_n_0_[9][2]\,
      I3 => \ENG_RADDR_reg_n_0_[9][7]\,
      I4 => \ENG_RADDR_reg_n_0_[9][3]\,
      I5 => \ENG_RADDR_reg_n_0_[9][4]\,
      O => \eng_slv_rdata[31]_i_41_n_0\
    );
\eng_slv_rdata[31]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[10][6]\,
      I1 => \ENG_RADDR_reg_n_0_[10][5]\,
      I2 => \ENG_RADDR_reg_n_0_[10][2]\,
      I3 => \ENG_RADDR_reg_n_0_[10][7]\,
      I4 => \ENG_RADDR_reg_n_0_[10][3]\,
      I5 => \ENG_RADDR_reg_n_0_[10][4]\,
      O => \eng_slv_rdata[31]_i_43_n_0\
    );
\eng_slv_rdata[31]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[11][6]\,
      I1 => \ENG_RADDR_reg_n_0_[11][5]\,
      I2 => \ENG_RADDR_reg_n_0_[11][2]\,
      I3 => \ENG_RADDR_reg_n_0_[11][7]\,
      I4 => \ENG_RADDR_reg_n_0_[11][3]\,
      I5 => \ENG_RADDR_reg_n_0_[11][4]\,
      O => \eng_slv_rdata[31]_i_45_n_0\
    );
\eng_slv_rdata[31]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[4][6]\,
      I1 => \ENG_RADDR_reg_n_0_[4][5]\,
      I2 => \ENG_RADDR_reg_n_0_[4][2]\,
      I3 => \ENG_RADDR_reg_n_0_[4][7]\,
      I4 => \ENG_RADDR_reg_n_0_[4][3]\,
      I5 => \ENG_RADDR_reg_n_0_[4][4]\,
      O => \eng_slv_rdata[31]_i_47_n_0\
    );
\eng_slv_rdata[31]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[5][6]\,
      I1 => \ENG_RADDR_reg_n_0_[5][5]\,
      I2 => \ENG_RADDR_reg_n_0_[5][2]\,
      I3 => \ENG_RADDR_reg_n_0_[5][7]\,
      I4 => \ENG_RADDR_reg_n_0_[5][3]\,
      I5 => \ENG_RADDR_reg_n_0_[5][4]\,
      O => \eng_slv_rdata[31]_i_49_n_0\
    );
\eng_slv_rdata[31]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[6][6]\,
      I1 => \ENG_RADDR_reg_n_0_[6][5]\,
      I2 => \ENG_RADDR_reg_n_0_[6][2]\,
      I3 => \ENG_RADDR_reg_n_0_[6][7]\,
      I4 => \ENG_RADDR_reg_n_0_[6][3]\,
      I5 => \ENG_RADDR_reg_n_0_[6][4]\,
      O => \eng_slv_rdata[31]_i_51_n_0\
    );
\eng_slv_rdata[31]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[7][6]\,
      I1 => \ENG_RADDR_reg_n_0_[7][5]\,
      I2 => \ENG_RADDR_reg_n_0_[7][2]\,
      I3 => \ENG_RADDR_reg_n_0_[7][7]\,
      I4 => \ENG_RADDR_reg_n_0_[7][3]\,
      I5 => \ENG_RADDR_reg_n_0_[7][4]\,
      O => \eng_slv_rdata[31]_i_53_n_0\
    );
\eng_slv_rdata[31]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[0][6]\,
      I1 => \ENG_RADDR_reg_n_0_[0][5]\,
      I2 => \ENG_RADDR_reg_n_0_[0][2]\,
      I3 => \ENG_RADDR_reg_n_0_[0][7]\,
      I4 => \ENG_RADDR_reg_n_0_[0][3]\,
      I5 => \ENG_RADDR_reg_n_0_[0][4]\,
      O => \eng_slv_rdata[31]_i_55_n_0\
    );
\eng_slv_rdata[31]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[1][6]\,
      I1 => \ENG_RADDR_reg_n_0_[1][5]\,
      I2 => \ENG_RADDR_reg_n_0_[1][2]\,
      I3 => \ENG_RADDR_reg_n_0_[1][7]\,
      I4 => \ENG_RADDR_reg_n_0_[1][3]\,
      I5 => \ENG_RADDR_reg_n_0_[1][4]\,
      O => \eng_slv_rdata[31]_i_57_n_0\
    );
\eng_slv_rdata[31]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[2][6]\,
      I1 => \ENG_RADDR_reg_n_0_[2][5]\,
      I2 => \ENG_RADDR_reg_n_0_[2][2]\,
      I3 => \ENG_RADDR_reg_n_0_[2][7]\,
      I4 => \ENG_RADDR_reg_n_0_[2][3]\,
      I5 => \ENG_RADDR_reg_n_0_[2][4]\,
      O => \eng_slv_rdata[31]_i_59_n_0\
    );
\eng_slv_rdata[31]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ENG_RADDR_reg_n_0_[3][6]\,
      I1 => \ENG_RADDR_reg_n_0_[3][5]\,
      I2 => \ENG_RADDR_reg_n_0_[3][2]\,
      I3 => \ENG_RADDR_reg_n_0_[3][7]\,
      I4 => \ENG_RADDR_reg_n_0_[3][3]\,
      I5 => \ENG_RADDR_reg_n_0_[3][4]\,
      O => \eng_slv_rdata[31]_i_61_n_0\
    );
\eng_slv_rdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(8),
      Q => eng_slv_rdata(0),
      R => '0'
    );
\eng_slv_rdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(18),
      Q => eng_slv_rdata(10),
      R => '0'
    );
\eng_slv_rdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(19),
      Q => eng_slv_rdata(11),
      R => '0'
    );
\eng_slv_rdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(20),
      Q => eng_slv_rdata(12),
      R => '0'
    );
\eng_slv_rdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(21),
      Q => eng_slv_rdata(13),
      R => '0'
    );
\eng_slv_rdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(22),
      Q => eng_slv_rdata(14),
      R => '0'
    );
\eng_slv_rdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(23),
      Q => eng_slv_rdata(15),
      R => '0'
    );
\eng_slv_rdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(24),
      Q => eng_slv_rdata(16),
      R => '0'
    );
\eng_slv_rdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(25),
      Q => eng_slv_rdata(17),
      R => '0'
    );
\eng_slv_rdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(26),
      Q => eng_slv_rdata(18),
      R => '0'
    );
\eng_slv_rdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(27),
      Q => eng_slv_rdata(19),
      R => '0'
    );
\eng_slv_rdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(9),
      Q => eng_slv_rdata(1),
      R => '0'
    );
\eng_slv_rdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(28),
      Q => eng_slv_rdata(20),
      R => '0'
    );
\eng_slv_rdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(29),
      Q => eng_slv_rdata(21),
      R => '0'
    );
\eng_slv_rdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(30),
      Q => eng_slv_rdata(22),
      R => '0'
    );
\eng_slv_rdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(31),
      Q => eng_slv_rdata(23),
      R => '0'
    );
\eng_slv_rdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => ENG_RDATA(0),
      Q => eng_slv_rdata(24),
      R => '0'
    );
\eng_slv_rdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => ENG_RDATA(1),
      Q => eng_slv_rdata(25),
      R => '0'
    );
\eng_slv_rdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => ENG_RDATA(2),
      Q => eng_slv_rdata(26),
      R => '0'
    );
\eng_slv_rdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => ENG_RDATA(3),
      Q => eng_slv_rdata(27),
      R => '0'
    );
\eng_slv_rdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => ENG_RDATA(4),
      Q => eng_slv_rdata(28),
      R => '0'
    );
\eng_slv_rdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => ENG_RDATA(5),
      Q => eng_slv_rdata(29),
      R => '0'
    );
\eng_slv_rdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(10),
      Q => eng_slv_rdata(2),
      R => '0'
    );
\eng_slv_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => ENG_RDATA(6),
      Q => eng_slv_rdata(30),
      R => '0'
    );
\eng_slv_rdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => ENG_RDATA(7),
      Q => eng_slv_rdata(31),
      R => '0'
    );
\eng_slv_rdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(11),
      Q => eng_slv_rdata(3),
      R => '0'
    );
\eng_slv_rdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(12),
      Q => eng_slv_rdata(4),
      R => '0'
    );
\eng_slv_rdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(13),
      Q => eng_slv_rdata(5),
      R => '0'
    );
\eng_slv_rdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(14),
      Q => eng_slv_rdata(6),
      R => '0'
    );
\eng_slv_rdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(15),
      Q => eng_slv_rdata(7),
      R => '0'
    );
\eng_slv_rdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(16),
      Q => eng_slv_rdata(8),
      R => '0'
    );
\eng_slv_rdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \eng_slv_rdata[31]_i_1_n_0\,
      D => eng_slv_rdata(17),
      Q => eng_slv_rdata(9),
      R => '0'
    );
eng_slv_rden_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_94,
      Q => eng_slv_rden,
      R => p_0_in
    );
eng_slv_wren_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_101,
      Q => eng_slv_wren_reg_n_0,
      R => p_0_in
    );
\generate_engines[0].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__1\
     port map (
      \ENG_RADDR_reg[0][6]\ => \eng_slv_rdata[31]_i_55_n_0\,
      \ENG_RADDR_reg[0][7]\(7) => \ENG_RADDR_reg_n_0_[0][7]\,
      \ENG_RADDR_reg[0][7]\(6) => \ENG_RADDR_reg_n_0_[0][6]\,
      \ENG_RADDR_reg[0][7]\(5) => \ENG_RADDR_reg_n_0_[0][5]\,
      \ENG_RADDR_reg[0][7]\(4) => \ENG_RADDR_reg_n_0_[0][4]\,
      \ENG_RADDR_reg[0][7]\(3) => \ENG_RADDR_reg_n_0_[0][3]\,
      \ENG_RADDR_reg[0][7]\(2) => \ENG_RADDR_reg_n_0_[0][2]\,
      \ENG_RADDR_reg[0][7]\(1) => \ENG_RADDR_reg_n_0_[0][1]\,
      \ENG_RADDR_reg[0][7]\(0) => \ENG_RADDR_reg_n_0_[0][0]\,
      \ENG_RDATA[0]__0\(7 downto 0) => \ENG_RDATA[0]__0\(7 downto 0),
      \ENG_REN_reg[0]\ => \ENG_REN_reg_n_0_[0]\,
      \ENG_WDATA_reg[0][7]\(7) => \ENG_WDATA_reg_n_0_[0][7]\,
      \ENG_WDATA_reg[0][7]\(6) => \ENG_WDATA_reg_n_0_[0][6]\,
      \ENG_WDATA_reg[0][7]\(5) => \ENG_WDATA_reg_n_0_[0][5]\,
      \ENG_WDATA_reg[0][7]\(4) => \ENG_WDATA_reg_n_0_[0][4]\,
      \ENG_WDATA_reg[0][7]\(3) => \ENG_WDATA_reg_n_0_[0][3]\,
      \ENG_WDATA_reg[0][7]\(2) => \ENG_WDATA_reg_n_0_[0][2]\,
      \ENG_WDATA_reg[0][7]\(1) => \ENG_WDATA_reg_n_0_[0][1]\,
      \ENG_WDATA_reg[0][7]\(0) => \ENG_WDATA_reg_n_0_[0][0]\,
      \ENG_WEN_reg[0]\ => \ENG_WEN_reg_n_0_[0]\,
      Q(7) => \ENG_WADDR_reg_n_0_[0][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[0][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[0][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[0][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[0][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[0][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[0][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[0][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(0),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[10].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__11\
     port map (
      \ENG_RADDR_reg[10][6]\ => \eng_slv_rdata[31]_i_43_n_0\,
      \ENG_RADDR_reg[10][7]\(7) => \ENG_RADDR_reg_n_0_[10][7]\,
      \ENG_RADDR_reg[10][7]\(6) => \ENG_RADDR_reg_n_0_[10][6]\,
      \ENG_RADDR_reg[10][7]\(5) => \ENG_RADDR_reg_n_0_[10][5]\,
      \ENG_RADDR_reg[10][7]\(4) => \ENG_RADDR_reg_n_0_[10][4]\,
      \ENG_RADDR_reg[10][7]\(3) => \ENG_RADDR_reg_n_0_[10][3]\,
      \ENG_RADDR_reg[10][7]\(2) => \ENG_RADDR_reg_n_0_[10][2]\,
      \ENG_RADDR_reg[10][7]\(1) => \ENG_RADDR_reg_n_0_[10][1]\,
      \ENG_RADDR_reg[10][7]\(0) => \ENG_RADDR_reg_n_0_[10][0]\,
      \ENG_RDATA[10]\(7 downto 0) => \ENG_RDATA[10]\(7 downto 0),
      \ENG_REN_reg[10]\ => \ENG_REN_reg_n_0_[10]\,
      \ENG_WDATA_reg[10][7]\(7) => \ENG_WDATA_reg_n_0_[10][7]\,
      \ENG_WDATA_reg[10][7]\(6) => \ENG_WDATA_reg_n_0_[10][6]\,
      \ENG_WDATA_reg[10][7]\(5) => \ENG_WDATA_reg_n_0_[10][5]\,
      \ENG_WDATA_reg[10][7]\(4) => \ENG_WDATA_reg_n_0_[10][4]\,
      \ENG_WDATA_reg[10][7]\(3) => \ENG_WDATA_reg_n_0_[10][3]\,
      \ENG_WDATA_reg[10][7]\(2) => \ENG_WDATA_reg_n_0_[10][2]\,
      \ENG_WDATA_reg[10][7]\(1) => \ENG_WDATA_reg_n_0_[10][1]\,
      \ENG_WDATA_reg[10][7]\(0) => \ENG_WDATA_reg_n_0_[10][0]\,
      \ENG_WEN_reg[10]\ => \ENG_WEN_reg_n_0_[10]\,
      Q(7) => \ENG_WADDR_reg_n_0_[10][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[10][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[10][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[10][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[10][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[10][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[10][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[10][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(10),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[11].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__12\
     port map (
      \ENG_RADDR_reg[11][6]\ => \eng_slv_rdata[31]_i_45_n_0\,
      \ENG_RADDR_reg[11][7]\(7) => \ENG_RADDR_reg_n_0_[11][7]\,
      \ENG_RADDR_reg[11][7]\(6) => \ENG_RADDR_reg_n_0_[11][6]\,
      \ENG_RADDR_reg[11][7]\(5) => \ENG_RADDR_reg_n_0_[11][5]\,
      \ENG_RADDR_reg[11][7]\(4) => \ENG_RADDR_reg_n_0_[11][4]\,
      \ENG_RADDR_reg[11][7]\(3) => \ENG_RADDR_reg_n_0_[11][3]\,
      \ENG_RADDR_reg[11][7]\(2) => \ENG_RADDR_reg_n_0_[11][2]\,
      \ENG_RADDR_reg[11][7]\(1) => \ENG_RADDR_reg_n_0_[11][1]\,
      \ENG_RADDR_reg[11][7]\(0) => \ENG_RADDR_reg_n_0_[11][0]\,
      \ENG_RDATA[11]\(7 downto 0) => \ENG_RDATA[11]\(7 downto 0),
      \ENG_REN_reg[11]\ => \ENG_REN_reg_n_0_[11]\,
      \ENG_WDATA_reg[11][7]\(7) => \ENG_WDATA_reg_n_0_[11][7]\,
      \ENG_WDATA_reg[11][7]\(6) => \ENG_WDATA_reg_n_0_[11][6]\,
      \ENG_WDATA_reg[11][7]\(5) => \ENG_WDATA_reg_n_0_[11][5]\,
      \ENG_WDATA_reg[11][7]\(4) => \ENG_WDATA_reg_n_0_[11][4]\,
      \ENG_WDATA_reg[11][7]\(3) => \ENG_WDATA_reg_n_0_[11][3]\,
      \ENG_WDATA_reg[11][7]\(2) => \ENG_WDATA_reg_n_0_[11][2]\,
      \ENG_WDATA_reg[11][7]\(1) => \ENG_WDATA_reg_n_0_[11][1]\,
      \ENG_WDATA_reg[11][7]\(0) => \ENG_WDATA_reg_n_0_[11][0]\,
      \ENG_WEN_reg[11]\ => \ENG_WEN_reg_n_0_[11]\,
      Q(7) => \ENG_WADDR_reg_n_0_[11][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[11][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[11][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[11][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[11][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[11][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[11][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[11][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(11),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[12].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__13\
     port map (
      \ENG_RADDR_reg[12][6]\ => \eng_slv_rdata[31]_i_31_n_0\,
      \ENG_RADDR_reg[12][7]\(7) => \ENG_RADDR_reg_n_0_[12][7]\,
      \ENG_RADDR_reg[12][7]\(6) => \ENG_RADDR_reg_n_0_[12][6]\,
      \ENG_RADDR_reg[12][7]\(5) => \ENG_RADDR_reg_n_0_[12][5]\,
      \ENG_RADDR_reg[12][7]\(4) => \ENG_RADDR_reg_n_0_[12][4]\,
      \ENG_RADDR_reg[12][7]\(3) => \ENG_RADDR_reg_n_0_[12][3]\,
      \ENG_RADDR_reg[12][7]\(2) => \ENG_RADDR_reg_n_0_[12][2]\,
      \ENG_RADDR_reg[12][7]\(1) => \ENG_RADDR_reg_n_0_[12][1]\,
      \ENG_RADDR_reg[12][7]\(0) => \ENG_RADDR_reg_n_0_[12][0]\,
      \ENG_RDATA[12]\(7 downto 0) => \ENG_RDATA[12]\(7 downto 0),
      \ENG_REN_reg[12]\ => \ENG_REN_reg_n_0_[12]\,
      \ENG_WDATA_reg[12][7]\(7) => \ENG_WDATA_reg_n_0_[12][7]\,
      \ENG_WDATA_reg[12][7]\(6) => \ENG_WDATA_reg_n_0_[12][6]\,
      \ENG_WDATA_reg[12][7]\(5) => \ENG_WDATA_reg_n_0_[12][5]\,
      \ENG_WDATA_reg[12][7]\(4) => \ENG_WDATA_reg_n_0_[12][4]\,
      \ENG_WDATA_reg[12][7]\(3) => \ENG_WDATA_reg_n_0_[12][3]\,
      \ENG_WDATA_reg[12][7]\(2) => \ENG_WDATA_reg_n_0_[12][2]\,
      \ENG_WDATA_reg[12][7]\(1) => \ENG_WDATA_reg_n_0_[12][1]\,
      \ENG_WDATA_reg[12][7]\(0) => \ENG_WDATA_reg_n_0_[12][0]\,
      \ENG_WEN_reg[12]\ => \ENG_WEN_reg_n_0_[12]\,
      Q(7) => \ENG_WADDR_reg_n_0_[12][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[12][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[12][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[12][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[12][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[12][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[12][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[12][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(12),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[13].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__14\
     port map (
      \ENG_RADDR_reg[13][6]\ => \eng_slv_rdata[31]_i_33_n_0\,
      \ENG_RADDR_reg[13][7]\(7) => \ENG_RADDR_reg_n_0_[13][7]\,
      \ENG_RADDR_reg[13][7]\(6) => \ENG_RADDR_reg_n_0_[13][6]\,
      \ENG_RADDR_reg[13][7]\(5) => \ENG_RADDR_reg_n_0_[13][5]\,
      \ENG_RADDR_reg[13][7]\(4) => \ENG_RADDR_reg_n_0_[13][4]\,
      \ENG_RADDR_reg[13][7]\(3) => \ENG_RADDR_reg_n_0_[13][3]\,
      \ENG_RADDR_reg[13][7]\(2) => \ENG_RADDR_reg_n_0_[13][2]\,
      \ENG_RADDR_reg[13][7]\(1) => \ENG_RADDR_reg_n_0_[13][1]\,
      \ENG_RADDR_reg[13][7]\(0) => \ENG_RADDR_reg_n_0_[13][0]\,
      \ENG_RDATA[13]\(7 downto 0) => \ENG_RDATA[13]\(7 downto 0),
      \ENG_REN_reg[13]\ => \ENG_REN_reg_n_0_[13]\,
      \ENG_WDATA_reg[13][7]\(7) => \ENG_WDATA_reg_n_0_[13][7]\,
      \ENG_WDATA_reg[13][7]\(6) => \ENG_WDATA_reg_n_0_[13][6]\,
      \ENG_WDATA_reg[13][7]\(5) => \ENG_WDATA_reg_n_0_[13][5]\,
      \ENG_WDATA_reg[13][7]\(4) => \ENG_WDATA_reg_n_0_[13][4]\,
      \ENG_WDATA_reg[13][7]\(3) => \ENG_WDATA_reg_n_0_[13][3]\,
      \ENG_WDATA_reg[13][7]\(2) => \ENG_WDATA_reg_n_0_[13][2]\,
      \ENG_WDATA_reg[13][7]\(1) => \ENG_WDATA_reg_n_0_[13][1]\,
      \ENG_WDATA_reg[13][7]\(0) => \ENG_WDATA_reg_n_0_[13][0]\,
      \ENG_WEN_reg[13]\ => \ENG_WEN_reg_n_0_[13]\,
      Q(7) => \ENG_WADDR_reg_n_0_[13][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[13][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[13][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[13][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[13][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[13][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[13][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[13][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(13),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[14].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__15\
     port map (
      \ENG_RADDR_reg[14][6]\ => \eng_slv_rdata[31]_i_35_n_0\,
      \ENG_RADDR_reg[14][7]\(7) => \ENG_RADDR_reg_n_0_[14][7]\,
      \ENG_RADDR_reg[14][7]\(6) => \ENG_RADDR_reg_n_0_[14][6]\,
      \ENG_RADDR_reg[14][7]\(5) => \ENG_RADDR_reg_n_0_[14][5]\,
      \ENG_RADDR_reg[14][7]\(4) => \ENG_RADDR_reg_n_0_[14][4]\,
      \ENG_RADDR_reg[14][7]\(3) => \ENG_RADDR_reg_n_0_[14][3]\,
      \ENG_RADDR_reg[14][7]\(2) => \ENG_RADDR_reg_n_0_[14][2]\,
      \ENG_RADDR_reg[14][7]\(1) => \ENG_RADDR_reg_n_0_[14][1]\,
      \ENG_RADDR_reg[14][7]\(0) => \ENG_RADDR_reg_n_0_[14][0]\,
      \ENG_RDATA[14]\(7 downto 0) => \ENG_RDATA[14]\(7 downto 0),
      \ENG_REN_reg[14]\ => \ENG_REN_reg_n_0_[14]\,
      \ENG_WDATA_reg[14][7]\(7) => \ENG_WDATA_reg_n_0_[14][7]\,
      \ENG_WDATA_reg[14][7]\(6) => \ENG_WDATA_reg_n_0_[14][6]\,
      \ENG_WDATA_reg[14][7]\(5) => \ENG_WDATA_reg_n_0_[14][5]\,
      \ENG_WDATA_reg[14][7]\(4) => \ENG_WDATA_reg_n_0_[14][4]\,
      \ENG_WDATA_reg[14][7]\(3) => \ENG_WDATA_reg_n_0_[14][3]\,
      \ENG_WDATA_reg[14][7]\(2) => \ENG_WDATA_reg_n_0_[14][2]\,
      \ENG_WDATA_reg[14][7]\(1) => \ENG_WDATA_reg_n_0_[14][1]\,
      \ENG_WDATA_reg[14][7]\(0) => \ENG_WDATA_reg_n_0_[14][0]\,
      \ENG_WEN_reg[14]\ => \ENG_WEN_reg_n_0_[14]\,
      PATTERN_FOUNDED_reg_0(4) => \^debug_engine_match\(15),
      PATTERN_FOUNDED_reg_0(3 downto 0) => \^debug_engine_match\(13 downto 10),
      Q(7) => \ENG_WADDR_reg_n_0_[14][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[14][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[14][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[14][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[14][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[14][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[14][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[14][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(14),
      drop_packet_reg => \generate_engines[14].ENGINE_inst_n_10\,
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[15].ENGINE_inst\: entity work.main_design_inspection_unit_0_0_engine
     port map (
      \ENG_RADDR_reg[15][6]\ => \eng_slv_rdata[31]_i_37_n_0\,
      \ENG_RADDR_reg[15][7]\(7) => \ENG_RADDR_reg_n_0_[15][7]\,
      \ENG_RADDR_reg[15][7]\(6) => \ENG_RADDR_reg_n_0_[15][6]\,
      \ENG_RADDR_reg[15][7]\(5) => \ENG_RADDR_reg_n_0_[15][5]\,
      \ENG_RADDR_reg[15][7]\(4) => \ENG_RADDR_reg_n_0_[15][4]\,
      \ENG_RADDR_reg[15][7]\(3) => \ENG_RADDR_reg_n_0_[15][3]\,
      \ENG_RADDR_reg[15][7]\(2) => \ENG_RADDR_reg_n_0_[15][2]\,
      \ENG_RADDR_reg[15][7]\(1) => \ENG_RADDR_reg_n_0_[15][1]\,
      \ENG_RADDR_reg[15][7]\(0) => \ENG_RADDR_reg_n_0_[15][0]\,
      \ENG_RDATA[15]\(7 downto 0) => \ENG_RDATA[15]\(7 downto 0),
      \ENG_REN_reg[15]\ => \ENG_REN_reg_n_0_[15]\,
      \ENG_WDATA_reg[15][7]\(7) => \ENG_WDATA_reg_n_0_[15][7]\,
      \ENG_WDATA_reg[15][7]\(6) => \ENG_WDATA_reg_n_0_[15][6]\,
      \ENG_WDATA_reg[15][7]\(5) => \ENG_WDATA_reg_n_0_[15][5]\,
      \ENG_WDATA_reg[15][7]\(4) => \ENG_WDATA_reg_n_0_[15][4]\,
      \ENG_WDATA_reg[15][7]\(3) => \ENG_WDATA_reg_n_0_[15][3]\,
      \ENG_WDATA_reg[15][7]\(2) => \ENG_WDATA_reg_n_0_[15][2]\,
      \ENG_WDATA_reg[15][7]\(1) => \ENG_WDATA_reg_n_0_[15][1]\,
      \ENG_WDATA_reg[15][7]\(0) => \ENG_WDATA_reg_n_0_[15][0]\,
      \ENG_WEN_reg[15]\ => \ENG_WEN_reg_n_0_[15]\,
      Q(7) => \ENG_WADDR_reg_n_0_[15][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[15][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[15][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[15][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[15][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[15][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[15][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[15][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(15),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[1].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__2\
     port map (
      \ENG_RADDR_reg[1][6]\ => \eng_slv_rdata[31]_i_57_n_0\,
      \ENG_RADDR_reg[1][7]\(7) => \ENG_RADDR_reg_n_0_[1][7]\,
      \ENG_RADDR_reg[1][7]\(6) => \ENG_RADDR_reg_n_0_[1][6]\,
      \ENG_RADDR_reg[1][7]\(5) => \ENG_RADDR_reg_n_0_[1][5]\,
      \ENG_RADDR_reg[1][7]\(4) => \ENG_RADDR_reg_n_0_[1][4]\,
      \ENG_RADDR_reg[1][7]\(3) => \ENG_RADDR_reg_n_0_[1][3]\,
      \ENG_RADDR_reg[1][7]\(2) => \ENG_RADDR_reg_n_0_[1][2]\,
      \ENG_RADDR_reg[1][7]\(1) => \ENG_RADDR_reg_n_0_[1][1]\,
      \ENG_RADDR_reg[1][7]\(0) => \ENG_RADDR_reg_n_0_[1][0]\,
      \ENG_RDATA[1]__0\(7 downto 0) => \ENG_RDATA[1]__0\(7 downto 0),
      \ENG_REN_reg[1]\ => \ENG_REN_reg_n_0_[1]\,
      \ENG_WDATA_reg[1][7]\(7) => \ENG_WDATA_reg_n_0_[1][7]\,
      \ENG_WDATA_reg[1][7]\(6) => \ENG_WDATA_reg_n_0_[1][6]\,
      \ENG_WDATA_reg[1][7]\(5) => \ENG_WDATA_reg_n_0_[1][5]\,
      \ENG_WDATA_reg[1][7]\(4) => \ENG_WDATA_reg_n_0_[1][4]\,
      \ENG_WDATA_reg[1][7]\(3) => \ENG_WDATA_reg_n_0_[1][3]\,
      \ENG_WDATA_reg[1][7]\(2) => \ENG_WDATA_reg_n_0_[1][2]\,
      \ENG_WDATA_reg[1][7]\(1) => \ENG_WDATA_reg_n_0_[1][1]\,
      \ENG_WDATA_reg[1][7]\(0) => \ENG_WDATA_reg_n_0_[1][0]\,
      \ENG_WEN_reg[1]\ => \ENG_WEN_reg_n_0_[1]\,
      Q(7) => \ENG_WADDR_reg_n_0_[1][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[1][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[1][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[1][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[1][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[1][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[1][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[1][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(1),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[2].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__3\
     port map (
      \ENG_RADDR_reg[2][6]\ => \eng_slv_rdata[31]_i_59_n_0\,
      \ENG_RADDR_reg[2][7]\(7) => \ENG_RADDR_reg_n_0_[2][7]\,
      \ENG_RADDR_reg[2][7]\(6) => \ENG_RADDR_reg_n_0_[2][6]\,
      \ENG_RADDR_reg[2][7]\(5) => \ENG_RADDR_reg_n_0_[2][5]\,
      \ENG_RADDR_reg[2][7]\(4) => \ENG_RADDR_reg_n_0_[2][4]\,
      \ENG_RADDR_reg[2][7]\(3) => \ENG_RADDR_reg_n_0_[2][3]\,
      \ENG_RADDR_reg[2][7]\(2) => \ENG_RADDR_reg_n_0_[2][2]\,
      \ENG_RADDR_reg[2][7]\(1) => \ENG_RADDR_reg_n_0_[2][1]\,
      \ENG_RADDR_reg[2][7]\(0) => \ENG_RADDR_reg_n_0_[2][0]\,
      \ENG_RDATA[2]__0\(7 downto 0) => \ENG_RDATA[2]__0\(7 downto 0),
      \ENG_REN_reg[2]\ => \ENG_REN_reg_n_0_[2]\,
      \ENG_WDATA_reg[2][7]\(7) => \ENG_WDATA_reg_n_0_[2][7]\,
      \ENG_WDATA_reg[2][7]\(6) => \ENG_WDATA_reg_n_0_[2][6]\,
      \ENG_WDATA_reg[2][7]\(5) => \ENG_WDATA_reg_n_0_[2][5]\,
      \ENG_WDATA_reg[2][7]\(4) => \ENG_WDATA_reg_n_0_[2][4]\,
      \ENG_WDATA_reg[2][7]\(3) => \ENG_WDATA_reg_n_0_[2][3]\,
      \ENG_WDATA_reg[2][7]\(2) => \ENG_WDATA_reg_n_0_[2][2]\,
      \ENG_WDATA_reg[2][7]\(1) => \ENG_WDATA_reg_n_0_[2][1]\,
      \ENG_WDATA_reg[2][7]\(0) => \ENG_WDATA_reg_n_0_[2][0]\,
      \ENG_WEN_reg[2]\ => \ENG_WEN_reg_n_0_[2]\,
      PATTERN_FOUNDED_reg_0(2) => \^debug_engine_match\(3),
      PATTERN_FOUNDED_reg_0(1 downto 0) => \^debug_engine_match\(1 downto 0),
      PATTERN_FOUNDED_reg_1 => \generate_engines[14].ENGINE_inst_n_10\,
      PATTERN_FOUNDED_reg_2 => \generate_engines[8].ENGINE_inst_n_9\,
      Q(7) => \ENG_WADDR_reg_n_0_[2][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[2][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[2][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[2][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[2][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[2][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[2][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[2][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(2),
      drop_packet => drop_packet,
      drop_packet_reg => \generate_engines[2].ENGINE_inst_n_9\,
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock,
      \out\(1 downto 0) => broadcast_state(1 downto 0),
      \syncstages_ff_reg[1]\ => drop_packet_i_3_n_0
    );
\generate_engines[3].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__4\
     port map (
      \ENG_RADDR_reg[3][6]\ => \eng_slv_rdata[31]_i_61_n_0\,
      \ENG_RADDR_reg[3][7]\(7) => \ENG_RADDR_reg_n_0_[3][7]\,
      \ENG_RADDR_reg[3][7]\(6) => \ENG_RADDR_reg_n_0_[3][6]\,
      \ENG_RADDR_reg[3][7]\(5) => \ENG_RADDR_reg_n_0_[3][5]\,
      \ENG_RADDR_reg[3][7]\(4) => \ENG_RADDR_reg_n_0_[3][4]\,
      \ENG_RADDR_reg[3][7]\(3) => \ENG_RADDR_reg_n_0_[3][3]\,
      \ENG_RADDR_reg[3][7]\(2) => \ENG_RADDR_reg_n_0_[3][2]\,
      \ENG_RADDR_reg[3][7]\(1) => \ENG_RADDR_reg_n_0_[3][1]\,
      \ENG_RADDR_reg[3][7]\(0) => \ENG_RADDR_reg_n_0_[3][0]\,
      \ENG_RDATA[3]__0\(7 downto 0) => \ENG_RDATA[3]__0\(7 downto 0),
      \ENG_REN_reg[3]\ => \ENG_REN_reg_n_0_[3]\,
      \ENG_WDATA_reg[3][7]\(7) => \ENG_WDATA_reg_n_0_[3][7]\,
      \ENG_WDATA_reg[3][7]\(6) => \ENG_WDATA_reg_n_0_[3][6]\,
      \ENG_WDATA_reg[3][7]\(5) => \ENG_WDATA_reg_n_0_[3][5]\,
      \ENG_WDATA_reg[3][7]\(4) => \ENG_WDATA_reg_n_0_[3][4]\,
      \ENG_WDATA_reg[3][7]\(3) => \ENG_WDATA_reg_n_0_[3][3]\,
      \ENG_WDATA_reg[3][7]\(2) => \ENG_WDATA_reg_n_0_[3][2]\,
      \ENG_WDATA_reg[3][7]\(1) => \ENG_WDATA_reg_n_0_[3][1]\,
      \ENG_WDATA_reg[3][7]\(0) => \ENG_WDATA_reg_n_0_[3][0]\,
      \ENG_WEN_reg[3]\ => \ENG_WEN_reg_n_0_[3]\,
      Q(7) => \ENG_WADDR_reg_n_0_[3][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[3][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[3][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[3][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[3][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[3][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[3][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[3][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(3),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[4].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__5\
     port map (
      \ENG_RADDR_reg[4][6]\ => \eng_slv_rdata[31]_i_47_n_0\,
      \ENG_RADDR_reg[4][7]\(7) => \ENG_RADDR_reg_n_0_[4][7]\,
      \ENG_RADDR_reg[4][7]\(6) => \ENG_RADDR_reg_n_0_[4][6]\,
      \ENG_RADDR_reg[4][7]\(5) => \ENG_RADDR_reg_n_0_[4][5]\,
      \ENG_RADDR_reg[4][7]\(4) => \ENG_RADDR_reg_n_0_[4][4]\,
      \ENG_RADDR_reg[4][7]\(3) => \ENG_RADDR_reg_n_0_[4][3]\,
      \ENG_RADDR_reg[4][7]\(2) => \ENG_RADDR_reg_n_0_[4][2]\,
      \ENG_RADDR_reg[4][7]\(1) => \ENG_RADDR_reg_n_0_[4][1]\,
      \ENG_RADDR_reg[4][7]\(0) => \ENG_RADDR_reg_n_0_[4][0]\,
      \ENG_RDATA[4]__0\(7 downto 0) => \ENG_RDATA[4]__0\(7 downto 0),
      \ENG_REN_reg[4]\ => \ENG_REN_reg_n_0_[4]\,
      \ENG_WDATA_reg[4][7]\(7) => \ENG_WDATA_reg_n_0_[4][7]\,
      \ENG_WDATA_reg[4][7]\(6) => \ENG_WDATA_reg_n_0_[4][6]\,
      \ENG_WDATA_reg[4][7]\(5) => \ENG_WDATA_reg_n_0_[4][5]\,
      \ENG_WDATA_reg[4][7]\(4) => \ENG_WDATA_reg_n_0_[4][4]\,
      \ENG_WDATA_reg[4][7]\(3) => \ENG_WDATA_reg_n_0_[4][3]\,
      \ENG_WDATA_reg[4][7]\(2) => \ENG_WDATA_reg_n_0_[4][2]\,
      \ENG_WDATA_reg[4][7]\(1) => \ENG_WDATA_reg_n_0_[4][1]\,
      \ENG_WDATA_reg[4][7]\(0) => \ENG_WDATA_reg_n_0_[4][0]\,
      \ENG_WEN_reg[4]\ => \ENG_WEN_reg_n_0_[4]\,
      Q(7) => \ENG_WADDR_reg_n_0_[4][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[4][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[4][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[4][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[4][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[4][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[4][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[4][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(4),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[5].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__6\
     port map (
      \ENG_RADDR_reg[5][6]\ => \eng_slv_rdata[31]_i_49_n_0\,
      \ENG_RADDR_reg[5][7]\(7) => \ENG_RADDR_reg_n_0_[5][7]\,
      \ENG_RADDR_reg[5][7]\(6) => \ENG_RADDR_reg_n_0_[5][6]\,
      \ENG_RADDR_reg[5][7]\(5) => \ENG_RADDR_reg_n_0_[5][5]\,
      \ENG_RADDR_reg[5][7]\(4) => \ENG_RADDR_reg_n_0_[5][4]\,
      \ENG_RADDR_reg[5][7]\(3) => \ENG_RADDR_reg_n_0_[5][3]\,
      \ENG_RADDR_reg[5][7]\(2) => \ENG_RADDR_reg_n_0_[5][2]\,
      \ENG_RADDR_reg[5][7]\(1) => \ENG_RADDR_reg_n_0_[5][1]\,
      \ENG_RADDR_reg[5][7]\(0) => \ENG_RADDR_reg_n_0_[5][0]\,
      \ENG_RDATA[5]__0\(7 downto 0) => \ENG_RDATA[5]__0\(7 downto 0),
      \ENG_REN_reg[5]\ => \ENG_REN_reg_n_0_[5]\,
      \ENG_WDATA_reg[5][7]\(7) => \ENG_WDATA_reg_n_0_[5][7]\,
      \ENG_WDATA_reg[5][7]\(6) => \ENG_WDATA_reg_n_0_[5][6]\,
      \ENG_WDATA_reg[5][7]\(5) => \ENG_WDATA_reg_n_0_[5][5]\,
      \ENG_WDATA_reg[5][7]\(4) => \ENG_WDATA_reg_n_0_[5][4]\,
      \ENG_WDATA_reg[5][7]\(3) => \ENG_WDATA_reg_n_0_[5][3]\,
      \ENG_WDATA_reg[5][7]\(2) => \ENG_WDATA_reg_n_0_[5][2]\,
      \ENG_WDATA_reg[5][7]\(1) => \ENG_WDATA_reg_n_0_[5][1]\,
      \ENG_WDATA_reg[5][7]\(0) => \ENG_WDATA_reg_n_0_[5][0]\,
      \ENG_WEN_reg[5]\ => \ENG_WEN_reg_n_0_[5]\,
      Q(7) => \ENG_WADDR_reg_n_0_[5][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[5][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[5][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[5][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[5][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[5][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[5][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[5][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(5),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[6].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__7\
     port map (
      \ENG_RADDR_reg[6][6]\ => \eng_slv_rdata[31]_i_51_n_0\,
      \ENG_RADDR_reg[6][7]\(7) => \ENG_RADDR_reg_n_0_[6][7]\,
      \ENG_RADDR_reg[6][7]\(6) => \ENG_RADDR_reg_n_0_[6][6]\,
      \ENG_RADDR_reg[6][7]\(5) => \ENG_RADDR_reg_n_0_[6][5]\,
      \ENG_RADDR_reg[6][7]\(4) => \ENG_RADDR_reg_n_0_[6][4]\,
      \ENG_RADDR_reg[6][7]\(3) => \ENG_RADDR_reg_n_0_[6][3]\,
      \ENG_RADDR_reg[6][7]\(2) => \ENG_RADDR_reg_n_0_[6][2]\,
      \ENG_RADDR_reg[6][7]\(1) => \ENG_RADDR_reg_n_0_[6][1]\,
      \ENG_RADDR_reg[6][7]\(0) => \ENG_RADDR_reg_n_0_[6][0]\,
      \ENG_RDATA[6]__0\(7 downto 0) => \ENG_RDATA[6]__0\(7 downto 0),
      \ENG_REN_reg[6]\ => \ENG_REN_reg_n_0_[6]\,
      \ENG_WDATA_reg[6][7]\(7) => \ENG_WDATA_reg_n_0_[6][7]\,
      \ENG_WDATA_reg[6][7]\(6) => \ENG_WDATA_reg_n_0_[6][6]\,
      \ENG_WDATA_reg[6][7]\(5) => \ENG_WDATA_reg_n_0_[6][5]\,
      \ENG_WDATA_reg[6][7]\(4) => \ENG_WDATA_reg_n_0_[6][4]\,
      \ENG_WDATA_reg[6][7]\(3) => \ENG_WDATA_reg_n_0_[6][3]\,
      \ENG_WDATA_reg[6][7]\(2) => \ENG_WDATA_reg_n_0_[6][2]\,
      \ENG_WDATA_reg[6][7]\(1) => \ENG_WDATA_reg_n_0_[6][1]\,
      \ENG_WDATA_reg[6][7]\(0) => \ENG_WDATA_reg_n_0_[6][0]\,
      \ENG_WEN_reg[6]\ => \ENG_WEN_reg_n_0_[6]\,
      Q(7) => \ENG_WADDR_reg_n_0_[6][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[6][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[6][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[6][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[6][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[6][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[6][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[6][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(6),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[7].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__8\
     port map (
      \ENG_RADDR_reg[7][6]\ => \eng_slv_rdata[31]_i_53_n_0\,
      \ENG_RADDR_reg[7][7]\(7) => \ENG_RADDR_reg_n_0_[7][7]\,
      \ENG_RADDR_reg[7][7]\(6) => \ENG_RADDR_reg_n_0_[7][6]\,
      \ENG_RADDR_reg[7][7]\(5) => \ENG_RADDR_reg_n_0_[7][5]\,
      \ENG_RADDR_reg[7][7]\(4) => \ENG_RADDR_reg_n_0_[7][4]\,
      \ENG_RADDR_reg[7][7]\(3) => \ENG_RADDR_reg_n_0_[7][3]\,
      \ENG_RADDR_reg[7][7]\(2) => \ENG_RADDR_reg_n_0_[7][2]\,
      \ENG_RADDR_reg[7][7]\(1) => \ENG_RADDR_reg_n_0_[7][1]\,
      \ENG_RADDR_reg[7][7]\(0) => \ENG_RADDR_reg_n_0_[7][0]\,
      \ENG_RDATA[7]__0\(7 downto 0) => \ENG_RDATA[7]__0\(7 downto 0),
      \ENG_REN_reg[7]\ => \ENG_REN_reg_n_0_[7]\,
      \ENG_WDATA_reg[7][7]\(7) => \ENG_WDATA_reg_n_0_[7][7]\,
      \ENG_WDATA_reg[7][7]\(6) => \ENG_WDATA_reg_n_0_[7][6]\,
      \ENG_WDATA_reg[7][7]\(5) => \ENG_WDATA_reg_n_0_[7][5]\,
      \ENG_WDATA_reg[7][7]\(4) => \ENG_WDATA_reg_n_0_[7][4]\,
      \ENG_WDATA_reg[7][7]\(3) => \ENG_WDATA_reg_n_0_[7][3]\,
      \ENG_WDATA_reg[7][7]\(2) => \ENG_WDATA_reg_n_0_[7][2]\,
      \ENG_WDATA_reg[7][7]\(1) => \ENG_WDATA_reg_n_0_[7][1]\,
      \ENG_WDATA_reg[7][7]\(0) => \ENG_WDATA_reg_n_0_[7][0]\,
      \ENG_WEN_reg[7]\ => \ENG_WEN_reg_n_0_[7]\,
      Q(7) => \ENG_WADDR_reg_n_0_[7][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[7][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[7][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[7][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[7][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[7][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[7][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[7][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(7),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[8].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__9\
     port map (
      \ENG_RADDR_reg[8][6]\ => \eng_slv_rdata[31]_i_39_n_0\,
      \ENG_RADDR_reg[8][7]\(7) => \ENG_RADDR_reg_n_0_[8][7]\,
      \ENG_RADDR_reg[8][7]\(6) => \ENG_RADDR_reg_n_0_[8][6]\,
      \ENG_RADDR_reg[8][7]\(5) => \ENG_RADDR_reg_n_0_[8][5]\,
      \ENG_RADDR_reg[8][7]\(4) => \ENG_RADDR_reg_n_0_[8][4]\,
      \ENG_RADDR_reg[8][7]\(3) => \ENG_RADDR_reg_n_0_[8][3]\,
      \ENG_RADDR_reg[8][7]\(2) => \ENG_RADDR_reg_n_0_[8][2]\,
      \ENG_RADDR_reg[8][7]\(1) => \ENG_RADDR_reg_n_0_[8][1]\,
      \ENG_RADDR_reg[8][7]\(0) => \ENG_RADDR_reg_n_0_[8][0]\,
      \ENG_RDATA[8]\(7 downto 0) => \ENG_RDATA[8]\(7 downto 0),
      \ENG_REN_reg[8]\ => \ENG_REN_reg_n_0_[8]\,
      \ENG_WDATA_reg[8][7]\(7) => \ENG_WDATA_reg_n_0_[8][7]\,
      \ENG_WDATA_reg[8][7]\(6) => \ENG_WDATA_reg_n_0_[8][6]\,
      \ENG_WDATA_reg[8][7]\(5) => \ENG_WDATA_reg_n_0_[8][5]\,
      \ENG_WDATA_reg[8][7]\(4) => \ENG_WDATA_reg_n_0_[8][4]\,
      \ENG_WDATA_reg[8][7]\(3) => \ENG_WDATA_reg_n_0_[8][3]\,
      \ENG_WDATA_reg[8][7]\(2) => \ENG_WDATA_reg_n_0_[8][2]\,
      \ENG_WDATA_reg[8][7]\(1) => \ENG_WDATA_reg_n_0_[8][1]\,
      \ENG_WDATA_reg[8][7]\(0) => \ENG_WDATA_reg_n_0_[8][0]\,
      \ENG_WEN_reg[8]\ => \ENG_WEN_reg_n_0_[8]\,
      PATTERN_FOUNDED_reg_0(4) => \^debug_engine_match\(9),
      PATTERN_FOUNDED_reg_0(3 downto 0) => \^debug_engine_match\(7 downto 4),
      Q(7) => \ENG_WADDR_reg_n_0_[8][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[8][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[8][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[8][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[8][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[8][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[8][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[8][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(8),
      drop_packet_reg => \generate_engines[8].ENGINE_inst_n_9\,
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\generate_engines[9].ENGINE_inst\: entity work.\main_design_inspection_unit_0_0_engine__xdcDup__10\
     port map (
      \ENG_RADDR_reg[9][6]\ => \eng_slv_rdata[31]_i_41_n_0\,
      \ENG_RADDR_reg[9][7]\(7) => \ENG_RADDR_reg_n_0_[9][7]\,
      \ENG_RADDR_reg[9][7]\(6) => \ENG_RADDR_reg_n_0_[9][6]\,
      \ENG_RADDR_reg[9][7]\(5) => \ENG_RADDR_reg_n_0_[9][5]\,
      \ENG_RADDR_reg[9][7]\(4) => \ENG_RADDR_reg_n_0_[9][4]\,
      \ENG_RADDR_reg[9][7]\(3) => \ENG_RADDR_reg_n_0_[9][3]\,
      \ENG_RADDR_reg[9][7]\(2) => \ENG_RADDR_reg_n_0_[9][2]\,
      \ENG_RADDR_reg[9][7]\(1) => \ENG_RADDR_reg_n_0_[9][1]\,
      \ENG_RADDR_reg[9][7]\(0) => \ENG_RADDR_reg_n_0_[9][0]\,
      \ENG_RDATA[9]\(7 downto 0) => \ENG_RDATA[9]\(7 downto 0),
      \ENG_REN_reg[9]\ => \ENG_REN_reg_n_0_[9]\,
      \ENG_WDATA_reg[9][7]\(7) => \ENG_WDATA_reg_n_0_[9][7]\,
      \ENG_WDATA_reg[9][7]\(6) => \ENG_WDATA_reg_n_0_[9][6]\,
      \ENG_WDATA_reg[9][7]\(5) => \ENG_WDATA_reg_n_0_[9][5]\,
      \ENG_WDATA_reg[9][7]\(4) => \ENG_WDATA_reg_n_0_[9][4]\,
      \ENG_WDATA_reg[9][7]\(3) => \ENG_WDATA_reg_n_0_[9][3]\,
      \ENG_WDATA_reg[9][7]\(2) => \ENG_WDATA_reg_n_0_[9][2]\,
      \ENG_WDATA_reg[9][7]\(1) => \ENG_WDATA_reg_n_0_[9][1]\,
      \ENG_WDATA_reg[9][7]\(0) => \ENG_WDATA_reg_n_0_[9][0]\,
      \ENG_WEN_reg[9]\ => \ENG_WEN_reg_n_0_[9]\,
      Q(7) => \ENG_WADDR_reg_n_0_[9][7]\,
      Q(6) => \ENG_WADDR_reg_n_0_[9][6]\,
      Q(5) => \ENG_WADDR_reg_n_0_[9][5]\,
      Q(4) => \ENG_WADDR_reg_n_0_[9][4]\,
      Q(3) => \ENG_WADDR_reg_n_0_[9][3]\,
      Q(2) => \ENG_WADDR_reg_n_0_[9][2]\,
      Q(1) => \ENG_WADDR_reg_n_0_[9][1]\,
      Q(0) => \ENG_WADDR_reg_n_0_[9][0]\,
      SR(0) => \generate_engines[14].ENGINE_inst_n_0\,
      \_m_axis_eng_tdata\(7 downto 0) => \_m_axis_eng_tdata\(7 downto 0),
      \_m_axis_eng_tvalid\ => \_m_axis_eng_tvalid\,
      \_transfer_active\ => \_transfer_active\,
      debug_engine_match(0) => \^debug_engine_match\(9),
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock
    );
\index[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^s_axis_tvalid\,
      I1 => \index[0]_i_3_n_0\,
      I2 => index_reg(14),
      I3 => index_reg(13),
      I4 => index_reg(15),
      I5 => \index[0]_i_4_n_0\,
      O => index
    );
\index[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => index_reg(6),
      I1 => index_reg(5),
      I2 => index_reg(8),
      I3 => index_reg(7),
      I4 => \index[0]_i_6_n_0\,
      O => \index[0]_i_3_n_0\
    );
\index[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => index_reg(11),
      I1 => index_reg(12),
      I2 => index_reg(9),
      I3 => index_reg(10),
      O => \index[0]_i_4_n_0\
    );
\index[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index_reg(0),
      O => \index[0]_i_5_n_0\
    );
\index[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => index_reg(3),
      I1 => index_reg(4),
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \index[0]_i_6_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[0]_i_2_n_7\,
      Q => index_reg(0),
      R => index
    );
\index_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \index_reg[0]_i_2_n_0\,
      CO(2) => \index_reg[0]_i_2_n_1\,
      CO(1) => \index_reg[0]_i_2_n_2\,
      CO(0) => \index_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \index_reg[0]_i_2_n_4\,
      O(2) => \index_reg[0]_i_2_n_5\,
      O(1) => \index_reg[0]_i_2_n_6\,
      O(0) => \index_reg[0]_i_2_n_7\,
      S(3 downto 1) => index_reg(3 downto 1),
      S(0) => \index[0]_i_5_n_0\
    );
\index_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[8]_i_1_n_5\,
      Q => index_reg(10),
      R => index
    );
\index_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[8]_i_1_n_4\,
      Q => index_reg(11),
      R => index
    );
\index_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[12]_i_1_n_7\,
      Q => index_reg(12),
      R => index
    );
\index_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[8]_i_1_n_0\,
      CO(3) => \NLW_index_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \index_reg[12]_i_1_n_1\,
      CO(1) => \index_reg[12]_i_1_n_2\,
      CO(0) => \index_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[12]_i_1_n_4\,
      O(2) => \index_reg[12]_i_1_n_5\,
      O(1) => \index_reg[12]_i_1_n_6\,
      O(0) => \index_reg[12]_i_1_n_7\,
      S(3 downto 0) => index_reg(15 downto 12)
    );
\index_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[12]_i_1_n_6\,
      Q => index_reg(13),
      R => index
    );
\index_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[12]_i_1_n_5\,
      Q => index_reg(14),
      R => index
    );
\index_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[12]_i_1_n_4\,
      Q => index_reg(15),
      R => index
    );
\index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[0]_i_2_n_6\,
      Q => index_reg(1),
      R => index
    );
\index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[0]_i_2_n_5\,
      Q => index_reg(2),
      R => index
    );
\index_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[0]_i_2_n_4\,
      Q => index_reg(3),
      R => index
    );
\index_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[4]_i_1_n_7\,
      Q => index_reg(4),
      R => index
    );
\index_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[0]_i_2_n_0\,
      CO(3) => \index_reg[4]_i_1_n_0\,
      CO(2) => \index_reg[4]_i_1_n_1\,
      CO(1) => \index_reg[4]_i_1_n_2\,
      CO(0) => \index_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[4]_i_1_n_4\,
      O(2) => \index_reg[4]_i_1_n_5\,
      O(1) => \index_reg[4]_i_1_n_6\,
      O(0) => \index_reg[4]_i_1_n_7\,
      S(3 downto 0) => index_reg(7 downto 4)
    );
\index_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[4]_i_1_n_6\,
      Q => index_reg(5),
      R => index
    );
\index_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[4]_i_1_n_5\,
      Q => index_reg(6),
      R => index
    );
\index_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[4]_i_1_n_4\,
      Q => index_reg(7),
      R => index
    );
\index_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[8]_i_1_n_7\,
      Q => index_reg(8),
      R => index
    );
\index_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[4]_i_1_n_0\,
      CO(3) => \index_reg[8]_i_1_n_0\,
      CO(2) => \index_reg[8]_i_1_n_1\,
      CO(1) => \index_reg[8]_i_1_n_2\,
      CO(0) => \index_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[8]_i_1_n_4\,
      O(2) => \index_reg[8]_i_1_n_5\,
      O(1) => \index_reg[8]_i_1_n_6\,
      O(0) => \index_reg[8]_i_1_n_7\,
      S(3 downto 0) => index_reg(11 downto 8)
    );
\index_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \^s_axis_tvalid\,
      D => \index_reg[8]_i_1_n_6\,
      Q => index_reg(9),
      R => index
    );
\m_axis_eng_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => broadcast_state(0),
      I1 => broadcast_state(1),
      O => \m_axis_eng_tdata[7]_i_1_n_0\
    );
\m_axis_eng_tdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \m_axis_eng_tdata[7]_i_1_n_0\,
      D => \_mem_doutb\(0),
      Q => \m_axis_eng_tdata_reg_n_0_[0]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\m_axis_eng_tdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \m_axis_eng_tdata[7]_i_1_n_0\,
      D => \_mem_doutb\(1),
      Q => \m_axis_eng_tdata_reg_n_0_[1]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\m_axis_eng_tdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \m_axis_eng_tdata[7]_i_1_n_0\,
      D => \_mem_doutb\(2),
      Q => \m_axis_eng_tdata_reg_n_0_[2]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\m_axis_eng_tdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \m_axis_eng_tdata[7]_i_1_n_0\,
      D => \_mem_doutb\(3),
      Q => \m_axis_eng_tdata_reg_n_0_[3]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\m_axis_eng_tdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \m_axis_eng_tdata[7]_i_1_n_0\,
      D => \_mem_doutb\(4),
      Q => \m_axis_eng_tdata_reg_n_0_[4]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\m_axis_eng_tdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \m_axis_eng_tdata[7]_i_1_n_0\,
      D => \_mem_doutb\(5),
      Q => \m_axis_eng_tdata_reg_n_0_[5]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\m_axis_eng_tdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \m_axis_eng_tdata[7]_i_1_n_0\,
      D => \_mem_doutb\(6),
      Q => \m_axis_eng_tdata_reg_n_0_[6]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\m_axis_eng_tdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => \m_axis_eng_tdata[7]_i_1_n_0\,
      D => \_mem_doutb\(7),
      Q => \m_axis_eng_tdata_reg_n_0_[7]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
m_axis_eng_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BF00B0"
    )
        port map (
      I0 => \^debug_start_search\,
      I1 => last_transfer07_in,
      I2 => broadcast_state(0),
      I3 => broadcast_state(1),
      I4 => m_axis_eng_tvalid,
      O => m_axis_eng_tvalid_i_1_n_0
    );
m_axis_eng_tvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => m_axis_eng_tvalid_i_1_n_0,
      Q => m_axis_eng_tvalid,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\m_axis_tdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => drop_packet,
      I1 => axis_aresetn,
      I2 => search_ready,
      I3 => \^debug_state\(1),
      I4 => \^m_axis_tdata\(0),
      O => \m_axis_tdata[0]_i_1_n_0\
    );
\m_axis_tdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF4000"
    )
        port map (
      I0 => drop_packet,
      I1 => axis_aresetn,
      I2 => search_ready,
      I3 => \^debug_state\(1),
      I4 => \^m_axis_tdata\(1),
      O => \m_axis_tdata[1]_i_1_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => \m_axis_tdata[0]_i_1_n_0\,
      Q => \^m_axis_tdata\(0),
      R => '0'
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => \m_axis_tdata[1]_i_1_n_0\,
      Q => \^m_axis_tdata\(1),
      R => '0'
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FFA000"
    )
        port map (
      I0 => \^debug_state\(1),
      I1 => m_axis_tready,
      I2 => search_ready,
      I3 => axis_aresetn,
      I4 => \^m_axis_tlast\,
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => m_axis_tvalid_i_1_n_0,
      Q => \^m_axis_tlast\,
      R => '0'
    );
packet_received_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axis_tvalid\,
      I2 => \^s_axis_tlast\,
      I3 => \^debug_state\(0),
      I4 => packet_received_reg_n_0,
      O => packet_received_i_1_n_0
    );
packet_received_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => packet_received_i_1_n_0,
      Q => packet_received_reg_n_0,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88822282"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \rec_counter_reg_n_0_[0]\,
      I2 => s_axis_tkeep(1),
      I3 => s_axis_tkeep(2),
      I4 => s_axis_tkeep(3),
      O => \rec_counter[0]_i_1_n_0\
    );
\rec_counter[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \rec_counter[10]_i_3_n_0\,
      O => \rec_counter[10]_i_1_n_0\
    );
\rec_counter[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \rec_counter[10]_i_4_n_0\,
      I2 => s_axis_tkeep(2),
      I3 => \rec_counter[10]_i_5_n_0\,
      O => \rec_counter[10]_i_2_n_0\
    );
\rec_counter[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808000800000000"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => s_axis_tkeep(0),
      I2 => s_axis_tkeep(3),
      I3 => s_axis_tkeep(2),
      I4 => s_axis_tkeep(1),
      I5 => \^s_axis_tvalid\,
      O => \rec_counter[10]_i_3_n_0\
    );
\rec_counter[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FFB800"
    )
        port map (
      I0 => \rec_counter[10]_i_6_n_0\,
      I1 => s_axis_tkeep(1),
      I2 => \rec_counter[10]_i_7_n_0\,
      I3 => \rec_counter_reg_n_0_[9]\,
      I4 => \rec_counter_reg_n_0_[10]\,
      O => \rec_counter[10]_i_4_n_0\
    );
\rec_counter[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707FFFFF8F800000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[8]\,
      I1 => \rec_counter[10]_i_8_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => \rec_counter[10]_i_9_n_0\,
      I4 => \rec_counter_reg_n_0_[9]\,
      I5 => \rec_counter_reg_n_0_[10]\,
      O => \rec_counter[10]_i_5_n_0\
    );
\rec_counter[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[8]\,
      I1 => \rec_counter[9]_i_4_n_0\,
      I2 => \rec_counter_reg_n_0_[7]\,
      O => \rec_counter[10]_i_6_n_0\
    );
\rec_counter[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[8]\,
      I1 => \rec_counter_reg_n_0_[6]\,
      I2 => \rec_counter[8]_i_4_n_0\,
      I3 => \rec_counter_reg_n_0_[7]\,
      O => \rec_counter[10]_i_7_n_0\
    );
\rec_counter[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[7]\,
      I1 => \rec_counter_reg_n_0_[5]\,
      I2 => \rec_counter_reg_n_0_[3]\,
      I3 => \rec_counter_reg_n_0_[2]\,
      I4 => \rec_counter_reg_n_0_[4]\,
      I5 => \rec_counter_reg_n_0_[6]\,
      O => \rec_counter[10]_i_8_n_0\
    );
\rec_counter[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[8]\,
      I1 => \rec_counter_reg_n_0_[6]\,
      I2 => \rec_counter[8]_i_5_n_0\,
      I3 => \rec_counter_reg_n_0_[7]\,
      O => \rec_counter[10]_i_9_n_0\
    );
\rec_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888222882822228"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \rec_counter_reg_n_0_[1]\,
      I2 => \rec_counter_reg_n_0_[0]\,
      I3 => s_axis_tkeep(1),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tkeep(3),
      O => \rec_counter[1]_i_1_n_0\
    );
\rec_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => rec_counter(2),
      I2 => \^debug_state\(0),
      O => \rec_counter[2]_i_1_n_0\
    );
\rec_counter[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00033377FFFCCC88"
    )
        port map (
      I0 => s_axis_tkeep(3),
      I1 => s_axis_tkeep(2),
      I2 => s_axis_tkeep(1),
      I3 => \rec_counter_reg_n_0_[0]\,
      I4 => \rec_counter_reg_n_0_[1]\,
      I5 => \rec_counter_reg_n_0_[2]\,
      O => rec_counter(2)
    );
\rec_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \rec_counter[3]_i_2_n_0\,
      I2 => s_axis_tkeep(2),
      I3 => \rec_counter[3]_i_3_n_0\,
      O => \rec_counter[3]_i_1_n_0\
    );
\rec_counter[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37FFC800"
    )
        port map (
      I0 => s_axis_tkeep(1),
      I1 => \rec_counter_reg_n_0_[1]\,
      I2 => \rec_counter_reg_n_0_[0]\,
      I3 => \rec_counter_reg_n_0_[2]\,
      I4 => \rec_counter_reg_n_0_[3]\,
      O => \rec_counter[3]_i_2_n_0\
    );
\rec_counter[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => s_axis_tkeep(3),
      I1 => \rec_counter_reg_n_0_[0]\,
      I2 => \rec_counter_reg_n_0_[1]\,
      I3 => \rec_counter_reg_n_0_[2]\,
      I4 => \rec_counter_reg_n_0_[3]\,
      O => \rec_counter[3]_i_3_n_0\
    );
\rec_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \rec_counter[4]_i_2_n_0\,
      I2 => s_axis_tkeep(2),
      I3 => \rec_counter[4]_i_3_n_0\,
      O => \rec_counter[4]_i_1_n_0\
    );
\rec_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37FFFFFFC8000000"
    )
        port map (
      I0 => s_axis_tkeep(1),
      I1 => \rec_counter_reg_n_0_[2]\,
      I2 => \rec_counter_reg_n_0_[0]\,
      I3 => \rec_counter_reg_n_0_[1]\,
      I4 => \rec_counter_reg_n_0_[3]\,
      I5 => \rec_counter_reg_n_0_[4]\,
      O => \rec_counter[4]_i_2_n_0\
    );
\rec_counter[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3337FFFFCCC80000"
    )
        port map (
      I0 => s_axis_tkeep(3),
      I1 => \rec_counter_reg_n_0_[2]\,
      I2 => \rec_counter_reg_n_0_[1]\,
      I3 => \rec_counter_reg_n_0_[0]\,
      I4 => \rec_counter_reg_n_0_[3]\,
      I5 => \rec_counter_reg_n_0_[4]\,
      O => \rec_counter[4]_i_3_n_0\
    );
\rec_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \rec_counter[5]_i_2_n_0\,
      I2 => s_axis_tkeep(2),
      I3 => \rec_counter[5]_i_3_n_0\,
      O => \rec_counter[5]_i_1_n_0\
    );
\rec_counter[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \rec_counter[5]_i_4_n_0\,
      I1 => s_axis_tkeep(1),
      I2 => \rec_counter[5]_i_5_n_0\,
      I3 => \rec_counter_reg_n_0_[5]\,
      O => \rec_counter[5]_i_2_n_0\
    );
\rec_counter[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007FFF80FF8000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[3]\,
      I1 => \rec_counter_reg_n_0_[2]\,
      I2 => \rec_counter_reg_n_0_[4]\,
      I3 => s_axis_tkeep(3),
      I4 => \rec_counter[5]_i_6_n_0\,
      I5 => \rec_counter_reg_n_0_[5]\,
      O => \rec_counter[5]_i_3_n_0\
    );
\rec_counter[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[4]\,
      I1 => \rec_counter_reg_n_0_[2]\,
      I2 => \rec_counter_reg_n_0_[1]\,
      I3 => \rec_counter_reg_n_0_[3]\,
      O => \rec_counter[5]_i_4_n_0\
    );
\rec_counter[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[4]\,
      I1 => \rec_counter_reg_n_0_[2]\,
      I2 => \rec_counter_reg_n_0_[0]\,
      I3 => \rec_counter_reg_n_0_[1]\,
      I4 => \rec_counter_reg_n_0_[3]\,
      O => \rec_counter[5]_i_5_n_0\
    );
\rec_counter[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[4]\,
      I1 => \rec_counter_reg_n_0_[2]\,
      I2 => \rec_counter_reg_n_0_[1]\,
      I3 => \rec_counter_reg_n_0_[0]\,
      I4 => \rec_counter_reg_n_0_[3]\,
      O => \rec_counter[5]_i_6_n_0\
    );
\rec_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \rec_counter[6]_i_2_n_0\,
      I2 => s_axis_tkeep(2),
      I3 => \rec_counter[6]_i_3_n_0\,
      O => \rec_counter[6]_i_1_n_0\
    );
\rec_counter[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \rec_counter[6]_i_4_n_0\,
      I1 => s_axis_tkeep(1),
      I2 => \rec_counter[8]_i_4_n_0\,
      I3 => \rec_counter_reg_n_0_[6]\,
      O => \rec_counter[6]_i_2_n_0\
    );
\rec_counter[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \rec_counter[6]_i_5_n_0\,
      I1 => s_axis_tkeep(3),
      I2 => \rec_counter[8]_i_5_n_0\,
      I3 => \rec_counter_reg_n_0_[6]\,
      O => \rec_counter[6]_i_3_n_0\
    );
\rec_counter[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[5]\,
      I1 => \rec_counter_reg_n_0_[3]\,
      I2 => \rec_counter_reg_n_0_[1]\,
      I3 => \rec_counter_reg_n_0_[2]\,
      I4 => \rec_counter_reg_n_0_[4]\,
      O => \rec_counter[6]_i_4_n_0\
    );
\rec_counter[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[5]\,
      I1 => \rec_counter_reg_n_0_[3]\,
      I2 => \rec_counter_reg_n_0_[2]\,
      I3 => \rec_counter_reg_n_0_[4]\,
      O => \rec_counter[6]_i_5_n_0\
    );
\rec_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \rec_counter[7]_i_2_n_0\,
      I2 => s_axis_tkeep(2),
      I3 => \rec_counter[7]_i_3_n_0\,
      O => \rec_counter[7]_i_1_n_0\
    );
\rec_counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777B888"
    )
        port map (
      I0 => \rec_counter[9]_i_4_n_0\,
      I1 => s_axis_tkeep(1),
      I2 => \rec_counter[8]_i_4_n_0\,
      I3 => \rec_counter_reg_n_0_[6]\,
      I4 => \rec_counter_reg_n_0_[7]\,
      O => \rec_counter[7]_i_2_n_0\
    );
\rec_counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777B888"
    )
        port map (
      I0 => \rec_counter[7]_i_4_n_0\,
      I1 => s_axis_tkeep(3),
      I2 => \rec_counter[8]_i_5_n_0\,
      I3 => \rec_counter_reg_n_0_[6]\,
      I4 => \rec_counter_reg_n_0_[7]\,
      O => \rec_counter[7]_i_3_n_0\
    );
\rec_counter[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[6]\,
      I1 => \rec_counter_reg_n_0_[4]\,
      I2 => \rec_counter_reg_n_0_[2]\,
      I3 => \rec_counter_reg_n_0_[3]\,
      I4 => \rec_counter_reg_n_0_[5]\,
      O => \rec_counter[7]_i_4_n_0\
    );
\rec_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \rec_counter[8]_i_2_n_0\,
      I2 => s_axis_tkeep(2),
      I3 => \rec_counter[8]_i_3_n_0\,
      O => \rec_counter[8]_i_1_n_0\
    );
\rec_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777FFFFB8880000"
    )
        port map (
      I0 => \rec_counter[9]_i_4_n_0\,
      I1 => s_axis_tkeep(1),
      I2 => \rec_counter_reg_n_0_[6]\,
      I3 => \rec_counter[8]_i_4_n_0\,
      I4 => \rec_counter_reg_n_0_[7]\,
      I5 => \rec_counter_reg_n_0_[8]\,
      O => \rec_counter[8]_i_2_n_0\
    );
\rec_counter[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777777B8888888"
    )
        port map (
      I0 => \rec_counter[10]_i_8_n_0\,
      I1 => s_axis_tkeep(3),
      I2 => \rec_counter_reg_n_0_[6]\,
      I3 => \rec_counter[8]_i_5_n_0\,
      I4 => \rec_counter_reg_n_0_[7]\,
      I5 => \rec_counter_reg_n_0_[8]\,
      O => \rec_counter[8]_i_3_n_0\
    );
\rec_counter[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[5]\,
      I1 => \rec_counter_reg_n_0_[3]\,
      I2 => \rec_counter_reg_n_0_[1]\,
      I3 => \rec_counter_reg_n_0_[0]\,
      I4 => \rec_counter_reg_n_0_[2]\,
      I5 => \rec_counter_reg_n_0_[4]\,
      O => \rec_counter[8]_i_4_n_0\
    );
\rec_counter[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[5]\,
      I1 => \rec_counter_reg_n_0_[3]\,
      I2 => \rec_counter_reg_n_0_[0]\,
      I3 => \rec_counter_reg_n_0_[1]\,
      I4 => \rec_counter_reg_n_0_[2]\,
      I5 => \rec_counter_reg_n_0_[4]\,
      O => \rec_counter[8]_i_5_n_0\
    );
\rec_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^debug_state\(0),
      I1 => \rec_counter[9]_i_2_n_0\,
      I2 => s_axis_tkeep(2),
      I3 => \rec_counter[9]_i_3_n_0\,
      O => \rec_counter[9]_i_1_n_0\
    );
\rec_counter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007FFF80FF8000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[7]\,
      I1 => \rec_counter[9]_i_4_n_0\,
      I2 => \rec_counter_reg_n_0_[8]\,
      I3 => s_axis_tkeep(1),
      I4 => \rec_counter[10]_i_7_n_0\,
      I5 => \rec_counter_reg_n_0_[9]\,
      O => \rec_counter[9]_i_2_n_0\
    );
\rec_counter[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"707F8F80"
    )
        port map (
      I0 => \rec_counter[10]_i_8_n_0\,
      I1 => \rec_counter_reg_n_0_[8]\,
      I2 => s_axis_tkeep(3),
      I3 => \rec_counter[10]_i_9_n_0\,
      I4 => \rec_counter_reg_n_0_[9]\,
      O => \rec_counter[9]_i_3_n_0\
    );
\rec_counter[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \rec_counter_reg_n_0_[6]\,
      I1 => \rec_counter_reg_n_0_[4]\,
      I2 => \rec_counter_reg_n_0_[2]\,
      I3 => \rec_counter_reg_n_0_[1]\,
      I4 => \rec_counter_reg_n_0_[3]\,
      I5 => \rec_counter_reg_n_0_[5]\,
      O => \rec_counter[9]_i_4_n_0\
    );
\rec_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[0]_i_1_n_0\,
      Q => \rec_counter_reg_n_0_[0]\,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[10]_i_2_n_0\,
      Q => \rec_counter_reg_n_0_[10]\,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[1]_i_1_n_0\,
      Q => \rec_counter_reg_n_0_[1]\,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[2]_i_1_n_0\,
      Q => \rec_counter_reg_n_0_[2]\,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[3]_i_1_n_0\,
      Q => \rec_counter_reg_n_0_[3]\,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[4]_i_1_n_0\,
      Q => \rec_counter_reg_n_0_[4]\,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[5]_i_1_n_0\,
      Q => \rec_counter_reg_n_0_[5]\,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[6]_i_1_n_0\,
      Q => \rec_counter_reg_n_0_[6]\,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[7]_i_1_n_0\,
      Q => \rec_counter_reg_n_0_[7]\,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[8]_i_1_n_0\,
      Q => \rec_counter_reg_n_0_[8]\,
      R => s_axis_tready_i_1_n_0
    );
\rec_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => \rec_counter[10]_i_1_n_0\,
      D => \rec_counter[9]_i_1_n_0\,
      Q => \rec_counter_reg_n_0_[9]\,
      R => s_axis_tready_i_1_n_0
    );
s_axis_tready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axis_aresetn,
      O => s_axis_tready_i_1_n_0
    );
s_axis_tready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axis_tvalid\,
      I2 => \^s_axis_tlast\,
      I3 => \^debug_state\(0),
      I4 => \^s_axis_tready\,
      O => s_axis_tready_i_2_n_0
    );
s_axis_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => s_axis_tready_i_2_n_0,
      Q => \^s_axis_tready\,
      R => s_axis_tready_i_1_n_0
    );
\slv_rdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(0),
      Q => \^s_axi_lite_rdata\(0),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(10),
      Q => \^s_axi_lite_rdata\(10),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_2,
      Q => \^s_axi_lite_rdata\(11),
      R => '0'
    );
\slv_rdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(12),
      Q => \^s_axi_lite_rdata\(12),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(13),
      Q => \^s_axi_lite_rdata\(13),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(14),
      Q => \^s_axi_lite_rdata\(14),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(15),
      Q => \^s_axi_lite_rdata\(15),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(16),
      Q => \^s_axi_lite_rdata\(16),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(17),
      Q => \^s_axi_lite_rdata\(17),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(18),
      Q => \^s_axi_lite_rdata\(18),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(19),
      Q => \^s_axi_lite_rdata\(19),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(1),
      Q => \^s_axi_lite_rdata\(1),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(20),
      Q => \^s_axi_lite_rdata\(20),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(21),
      Q => \^s_axi_lite_rdata\(21),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(22),
      Q => \^s_axi_lite_rdata\(22),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(23),
      Q => \^s_axi_lite_rdata\(23),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_3,
      Q => \^s_axi_lite_rdata\(24),
      R => '0'
    );
\slv_rdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(25),
      Q => \^s_axi_lite_rdata\(25),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(26),
      Q => \^s_axi_lite_rdata\(26),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(27),
      Q => \^s_axi_lite_rdata\(27),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(28),
      Q => \^s_axi_lite_rdata\(28),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(29),
      Q => \^s_axi_lite_rdata\(29),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(2),
      Q => \^s_axi_lite_rdata\(2),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(30),
      Q => \^s_axi_lite_rdata\(30),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(31),
      Q => \^s_axi_lite_rdata\(31),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(3),
      Q => \^s_axi_lite_rdata\(3),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_0,
      Q => \^s_axi_lite_rdata\(4),
      R => '0'
    );
\slv_rdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(5),
      Q => \^s_axi_lite_rdata\(5),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(6),
      Q => \^s_axi_lite_rdata\(6),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(7),
      Q => \^s_axi_lite_rdata\(7),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(8),
      Q => \^s_axi_lite_rdata\(8),
      R => AXI_LITE_STAVE_inst_n_98
    );
\slv_rdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => AXI_LITE_STAVE_inst_n_1,
      D => eng_slv_rdata(9),
      Q => \^s_axi_lite_rdata\(9),
      R => AXI_LITE_STAVE_inst_n_98
    );
slv_rdvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_95,
      Q => slv_rdvalid_reg_n_0,
      R => p_0_in
    );
start_operation_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_LITE_ACLK,
      CE => '1',
      D => AXI_LITE_STAVE_inst_n_100,
      Q => start_operation_reg_n_0,
      R => p_0_in
    );
start_search_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axis_tvalid\,
      I2 => \^s_axis_tready\,
      O => start_search
    );
start_search_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => start_search,
      Q => start_search_reg_n_0,
      R => s_axis_tready_i_1_n_0
    );
tdata_buf0: unisim.vcomponents.BUFG
     port map (
      I => \m_axis_eng_tdata_reg_n_0_[0]\,
      O => \_m_axis_eng_tdata\(0)
    );
tdata_buf1: unisim.vcomponents.BUFG
     port map (
      I => \m_axis_eng_tdata_reg_n_0_[1]\,
      O => \_m_axis_eng_tdata\(1)
    );
tdata_buf2: unisim.vcomponents.BUFG
     port map (
      I => \m_axis_eng_tdata_reg_n_0_[2]\,
      O => \_m_axis_eng_tdata\(2)
    );
tdata_buf3: unisim.vcomponents.BUFG
     port map (
      I => \m_axis_eng_tdata_reg_n_0_[3]\,
      O => \_m_axis_eng_tdata\(3)
    );
tdata_buf4: unisim.vcomponents.BUFG
     port map (
      I => \m_axis_eng_tdata_reg_n_0_[4]\,
      O => \_m_axis_eng_tdata\(4)
    );
tdata_buf5: unisim.vcomponents.BUFG
     port map (
      I => \m_axis_eng_tdata_reg_n_0_[5]\,
      O => \_m_axis_eng_tdata\(5)
    );
tdata_buf6: unisim.vcomponents.BUFG
     port map (
      I => \m_axis_eng_tdata_reg_n_0_[6]\,
      O => \_m_axis_eng_tdata\(6)
    );
tdata_buf7: unisim.vcomponents.BUFG
     port map (
      I => \m_axis_eng_tdata_reg_n_0_[7]\,
      O => \_m_axis_eng_tdata\(7)
    );
tlast_buf: unisim.vcomponents.BUFG
     port map (
      I => I0,
      O => \_transfer_active\
    );
tlast_buf_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^debug_search_ready\,
      O => I0
    );
\transfer_to_eng_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000EEEA"
    )
        port map (
      I0 => eng_alite_state(0),
      I1 => eng_al_op_fin,
      I2 => \transfer_to_eng_counter_reg_n_0_[2]\,
      I3 => \transfer_to_eng_counter_reg_n_0_[3]\,
      I4 => \transfer_to_eng_counter_reg_n_0_[0]\,
      I5 => \transfer_to_eng_counter_reg_n_0_[1]\,
      O => transfer_to_eng_counter(0)
    );
\transfer_to_eng_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE00000000EEEA"
    )
        port map (
      I0 => eng_alite_state(0),
      I1 => eng_al_op_fin,
      I2 => \transfer_to_eng_counter_reg_n_0_[2]\,
      I3 => \transfer_to_eng_counter_reg_n_0_[3]\,
      I4 => \transfer_to_eng_counter_reg_n_0_[0]\,
      I5 => \transfer_to_eng_counter_reg_n_0_[1]\,
      O => transfer_to_eng_counter(1)
    );
\transfer_to_eng_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F10FF5F5F55F"
    )
        port map (
      I0 => eng_al_op_fin,
      I1 => \transfer_to_eng_counter_reg_n_0_[3]\,
      I2 => \transfer_to_eng_counter_reg_n_0_[2]\,
      I3 => \transfer_to_eng_counter_reg_n_0_[0]\,
      I4 => \transfer_to_eng_counter_reg_n_0_[1]\,
      I5 => eng_alite_state(0),
      O => transfer_to_eng_counter(2)
    );
\transfer_to_eng_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EE00EE00E00A"
    )
        port map (
      I0 => eng_alite_state(0),
      I1 => eng_al_op_fin,
      I2 => \transfer_to_eng_counter_reg_n_0_[2]\,
      I3 => \transfer_to_eng_counter_reg_n_0_[3]\,
      I4 => \transfer_to_eng_counter_reg_n_0_[0]\,
      I5 => \transfer_to_eng_counter_reg_n_0_[1]\,
      O => transfer_to_eng_counter(3)
    );
\transfer_to_eng_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => transfer_to_eng_counter(0),
      Q => \transfer_to_eng_counter_reg_n_0_[0]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\transfer_to_eng_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => transfer_to_eng_counter(1),
      Q => \transfer_to_eng_counter_reg_n_0_[1]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
\transfer_to_eng_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => transfer_to_eng_counter(2),
      Q => \transfer_to_eng_counter_reg_n_0_[2]\,
      S => \generate_engines[14].ENGINE_inst_n_0\
    );
\transfer_to_eng_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => engine_clock,
      CE => '1',
      D => transfer_to_eng_counter(3),
      Q => \transfer_to_eng_counter_reg_n_0_[3]\,
      R => \generate_engines[14].ENGINE_inst_n_0\
    );
tvalid_buf: unisim.vcomponents.BUFG
     port map (
      I => m_axis_eng_tvalid,
      O => \_m_axis_eng_tvalid\
    );
xpm_cdc_single_inst0: entity work.\main_design_inspection_unit_0_0_xpm_cdc_single__1\
     port map (
      dest_clk => S_AXI_LITE_ACLK,
      dest_out => al_op_fin,
      src_clk => engine_clock,
      src_in => eng_al_op_fin_reg_n_0
    );
xpm_cdc_single_inst3: entity work.\main_design_inspection_unit_0_0_xpm_cdc_single__2\
     port map (
      dest_clk => axis_clk,
      dest_out => search_ready,
      src_clk => engine_clock,
      src_in => \^debug_search_ready\
    );
xpm_cdc_single_inst4: entity work.\main_design_inspection_unit_0_0_xpm_cdc_single__3\
     port map (
      dest_clk => engine_clock,
      dest_out => \^debug_start_search\,
      src_clk => axis_clk,
      src_in => start_search_reg_n_0
    );
xpm_cdc_single_inst5: entity work.\main_design_inspection_unit_0_0_xpm_cdc_single__4\
     port map (
      dest_clk => engine_clock,
      dest_out => eng_packet_received,
      src_clk => axis_clk,
      src_in => packet_received_reg_n_0
    );
xpm_cdc_single_inst6: entity work.main_design_inspection_unit_0_0_xpm_cdc_single
     port map (
      dest_clk => engine_clock,
      dest_out => eng_start_operation,
      src_clk => S_AXI_LITE_ACLK,
      src_in => start_operation_reg_n_0
    );
xpm_memory_sdpram_inst: entity work.main_design_inspection_unit_0_0_xpm_memory_sdpram
     port map (
      addra(8) => \_mem_addra_reg_n_0_[8]\,
      addra(7) => \_mem_addra_reg_n_0_[7]\,
      addra(6) => \_mem_addra_reg_n_0_[6]\,
      addra(5) => \_mem_addra_reg_n_0_[5]\,
      addra(4) => \_mem_addra_reg_n_0_[4]\,
      addra(3) => \_mem_addra_reg_n_0_[3]\,
      addra(2) => \_mem_addra_reg_n_0_[2]\,
      addra(1) => \_mem_addra_reg_n_0_[1]\,
      addra(0) => \_mem_addra_reg_n_0_[0]\,
      addrb(10 downto 0) => \_mem_addrb_reg__0\(10 downto 0),
      clka => axis_clk,
      clkb => engine_clock,
      dbiterrb => NLW_xpm_memory_sdpram_inst_dbiterrb_UNCONNECTED,
      dina(31) => \_mem_dina_reg_n_0_[31]\,
      dina(30) => \_mem_dina_reg_n_0_[30]\,
      dina(29) => \_mem_dina_reg_n_0_[29]\,
      dina(28) => \_mem_dina_reg_n_0_[28]\,
      dina(27) => \_mem_dina_reg_n_0_[27]\,
      dina(26) => \_mem_dina_reg_n_0_[26]\,
      dina(25) => \_mem_dina_reg_n_0_[25]\,
      dina(24) => \_mem_dina_reg_n_0_[24]\,
      dina(23) => \_mem_dina_reg_n_0_[23]\,
      dina(22) => \_mem_dina_reg_n_0_[22]\,
      dina(21) => \_mem_dina_reg_n_0_[21]\,
      dina(20) => \_mem_dina_reg_n_0_[20]\,
      dina(19) => \_mem_dina_reg_n_0_[19]\,
      dina(18) => \_mem_dina_reg_n_0_[18]\,
      dina(17) => \_mem_dina_reg_n_0_[17]\,
      dina(16) => \_mem_dina_reg_n_0_[16]\,
      dina(15) => \_mem_dina_reg_n_0_[15]\,
      dina(14) => \_mem_dina_reg_n_0_[14]\,
      dina(13) => \_mem_dina_reg_n_0_[13]\,
      dina(12) => \_mem_dina_reg_n_0_[12]\,
      dina(11) => \_mem_dina_reg_n_0_[11]\,
      dina(10) => \_mem_dina_reg_n_0_[10]\,
      dina(9) => \_mem_dina_reg_n_0_[9]\,
      dina(8) => \_mem_dina_reg_n_0_[8]\,
      dina(7) => \_mem_dina_reg_n_0_[7]\,
      dina(6) => \_mem_dina_reg_n_0_[6]\,
      dina(5) => \_mem_dina_reg_n_0_[5]\,
      dina(4) => \_mem_dina_reg_n_0_[4]\,
      dina(3) => \_mem_dina_reg_n_0_[3]\,
      dina(2) => \_mem_dina_reg_n_0_[2]\,
      dina(1) => \_mem_dina_reg_n_0_[1]\,
      dina(0) => \_mem_dina_reg_n_0_[0]\,
      doutb(7 downto 0) => \_mem_doutb\(7 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectsbiterra => '0',
      regceb => '1',
      rstb => \generate_engines[14].ENGINE_inst_n_0\,
      sbiterrb => NLW_xpm_memory_sdpram_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => \_mem_wea_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity main_design_inspection_unit_0_0 is
  port (
    S_AXI_LITE_ARESETN : in STD_LOGIC;
    S_AXI_LITE_ACLK : in STD_LOGIC;
    S_AXI_LITE_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_LITE_AWVALID : in STD_LOGIC;
    S_AXI_LITE_AWREADY : out STD_LOGIC;
    S_AXI_LITE_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_LITE_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_LITE_WVALID : in STD_LOGIC;
    S_AXI_LITE_WREADY : out STD_LOGIC;
    S_AXI_LITE_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_LITE_BVALID : out STD_LOGIC;
    S_AXI_LITE_BREADY : in STD_LOGIC;
    S_AXI_LITE_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_LITE_ARVALID : in STD_LOGIC;
    S_AXI_LITE_ARREADY : out STD_LOGIC;
    S_AXI_LITE_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_LITE_RVALID : out STD_LOGIC;
    S_AXI_LITE_RREADY : in STD_LOGIC;
    S_AXI_LITE_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axis_aresetn : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    engine_aresetn : in STD_LOGIC;
    engine_clock : in STD_LOGIC;
    debug_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    debug_tlast : out STD_LOGIC;
    debug_tready : out STD_LOGIC;
    debug_tvalid : out STD_LOGIC;
    debug_data : out STD_LOGIC_VECTOR ( 95 downto 0 );
    debug_search_ready : out STD_LOGIC;
    debug_engine_match : out STD_LOGIC_VECTOR ( 15 downto 0 );
    debug_start_search : out STD_LOGIC;
    debug_state : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of main_design_inspection_unit_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of main_design_inspection_unit_0_0 : entity is "main_design_inspection_unit_0_0,inspection_unit,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of main_design_inspection_unit_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of main_design_inspection_unit_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of main_design_inspection_unit_0_0 : entity is "inspection_unit,Vivado 2018.2";
end main_design_inspection_unit_0_0;

architecture STRUCTURE of main_design_inspection_unit_0_0 is
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of inst : label is 16;
  attribute AL_IDLE : string;
  attribute AL_IDLE of inst : label is "2'b00";
  attribute AL_WAIT_OP_FIN : string;
  attribute AL_WAIT_OP_FIN of inst : label is "2'b01";
  attribute AXI_LITE_DATA_BYTES : integer;
  attribute AXI_LITE_DATA_BYTES of inst : label is 4;
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of inst : label is 32;
  attribute ENGINES_NUMBER : string;
  attribute ENGINES_NUMBER of inst : label is "16'b0000000000010000";
  attribute ENGINE_MAX_SIZE : string;
  attribute ENGINE_MAX_SIZE of inst : label is "16'b0000000100000000";
  attribute ENG_ADDR_SIZE : integer;
  attribute ENG_ADDR_SIZE of inst : label is 8;
  attribute ENG_AL_ADDR_SIZE : integer;
  attribute ENG_AL_ADDR_SIZE of inst : label is 6;
  attribute ENG_DATA_SIZE : integer;
  attribute ENG_DATA_SIZE of inst : label is 8;
  attribute ENG_NR_ADDR : integer;
  attribute ENG_NR_ADDR of inst : label is 4;
  attribute ENL_IDLE : string;
  attribute ENL_IDLE of inst : label is "2'b00";
  attribute ENL_READ_FROM_ENG : string;
  attribute ENL_READ_FROM_ENG of inst : label is "2'b10";
  attribute ENL_WRITE_TO_ENG : string;
  attribute ENL_WRITE_TO_ENG of inst : label is "2'b01";
  attribute IDLE : string;
  attribute IDLE of inst : label is "2'b00";
  attribute MAX_PACKET_LENGTH : integer;
  attribute MAX_PACKET_LENGTH of inst : label is 2048;
  attribute MEMORY_RADDR_INCR : string;
  attribute MEMORY_RADDR_INCR of inst : label is "11'b00000000001";
  attribute MEMORY_RADDR_WIDTH : integer;
  attribute MEMORY_RADDR_WIDTH of inst : label is 11;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of inst : label is 16384;
  attribute MEMORY_WADDR_INCR : string;
  attribute MEMORY_WADDR_INCR of inst : label is "9'b000000001";
  attribute MEMORY_WADDR_WIDTH : integer;
  attribute MEMORY_WADDR_WIDTH of inst : label is 9;
  attribute RECEIVE_PACKET : string;
  attribute RECEIVE_PACKET of inst : label is "2'b01";
  attribute SEND_TO_ENGINES : string;
  attribute SEND_TO_ENGINES of inst : label is "2'b01";
  attribute SLV_ADDR_SIZE : integer;
  attribute SLV_ADDR_SIZE of inst : label is 14;
  attribute SLV_DATA_SIZE : integer;
  attribute SLV_DATA_SIZE of inst : label is 32;
  attribute SLV_STRB_SIZE : integer;
  attribute SLV_STRB_SIZE of inst : label is 4;
  attribute TCQ : integer;
  attribute TCQ of inst : label is 1;
  attribute WAIT_A_CICLE : string;
  attribute WAIT_A_CICLE of inst : label is "2'b10";
  attribute WAIT_PACKET : string;
  attribute WAIT_PACKET of inst : label is "2'b00";
  attribute WAIT_SEARCH : string;
  attribute WAIT_SEARCH of inst : label is "2'b10";
  attribute WAIT_SIGNALING : string;
  attribute WAIT_SIGNALING of inst : label is "2'b11";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of S_AXI_LITE_ACLK : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of S_AXI_LITE_ACLK : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET S_AXI_LITE_ARESETN, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of S_AXI_LITE_ARESETN : signal is "xilinx.com:signal:reset:1.0 S_AXI_LITE_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of S_AXI_LITE_ARESETN : signal is "XIL_INTERFACENAME S_AXI_LITE_ARESETN, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of S_AXI_LITE_ARREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute X_INTERFACE_INFO of S_AXI_LITE_ARVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute X_INTERFACE_INFO of S_AXI_LITE_AWREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute X_INTERFACE_INFO of S_AXI_LITE_AWVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute X_INTERFACE_INFO of S_AXI_LITE_BREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute X_INTERFACE_INFO of S_AXI_LITE_BVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute X_INTERFACE_INFO of S_AXI_LITE_RREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute X_INTERFACE_INFO of S_AXI_LITE_RVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute X_INTERFACE_INFO of S_AXI_LITE_WREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute X_INTERFACE_INFO of S_AXI_LITE_WVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute X_INTERFACE_INFO of axis_aresetn : signal is "xilinx.com:signal:reset:1.0 axis_aresetn RST, xilinx.com:signal:reset:1.0 RESETN RST";
  attribute X_INTERFACE_PARAMETER of axis_aresetn : signal is "XIL_INTERFACENAME axis_aresetn, POLARITY ACTIVE_LOW, XIL_INTERFACENAME RESETN, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of axis_clk : signal is "xilinx.com:signal:clock:1.0 axis_clk CLK, xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER of axis_clk : signal is "XIL_INTERFACENAME axis_clk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, XIL_INTERFACENAME CLOCK, ASSOCIATED_RESET axis_aresetn, ASSOCIATED_BUSIF m_axis:s_axis, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of engine_aresetn : signal is "xilinx.com:signal:reset:1.0 engine_aresetn RST";
  attribute X_INTERFACE_PARAMETER of engine_aresetn : signal is "XIL_INTERFACENAME engine_aresetn, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of engine_clock : signal is "xilinx.com:signal:clock:1.0 engine_clock CLK";
  attribute X_INTERFACE_PARAMETER of engine_clock : signal is "XIL_INTERFACENAME engine_clock, ASSOCIATED_RESET engine_aresetn, FREQ_HZ 200000000, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK1";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_tvalid : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_tvalid : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of S_AXI_LITE_ARADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute X_INTERFACE_INFO of S_AXI_LITE_AWADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute X_INTERFACE_INFO of S_AXI_LITE_BRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute X_INTERFACE_INFO of S_AXI_LITE_RDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of S_AXI_LITE_RRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute X_INTERFACE_PARAMETER of S_AXI_LITE_RRESP : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN main_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of S_AXI_LITE_WDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
  attribute X_INTERFACE_INFO of S_AXI_LITE_WSTRB : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WSTRB";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of m_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis TKEEP";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
  attribute X_INTERFACE_INFO of s_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 s_axis TKEEP";
begin
inst: entity work.main_design_inspection_unit_0_0_inspection_unit
     port map (
      S_AXI_LITE_ACLK => S_AXI_LITE_ACLK,
      S_AXI_LITE_ARADDR(15 downto 0) => S_AXI_LITE_ARADDR(15 downto 0),
      S_AXI_LITE_ARESETN => S_AXI_LITE_ARESETN,
      S_AXI_LITE_ARREADY => S_AXI_LITE_ARREADY,
      S_AXI_LITE_ARVALID => S_AXI_LITE_ARVALID,
      S_AXI_LITE_AWADDR(15 downto 0) => S_AXI_LITE_AWADDR(15 downto 0),
      S_AXI_LITE_AWREADY => S_AXI_LITE_AWREADY,
      S_AXI_LITE_AWVALID => S_AXI_LITE_AWVALID,
      S_AXI_LITE_BREADY => S_AXI_LITE_BREADY,
      S_AXI_LITE_BRESP(1 downto 0) => S_AXI_LITE_BRESP(1 downto 0),
      S_AXI_LITE_BVALID => S_AXI_LITE_BVALID,
      S_AXI_LITE_RDATA(31 downto 0) => S_AXI_LITE_RDATA(31 downto 0),
      S_AXI_LITE_RREADY => S_AXI_LITE_RREADY,
      S_AXI_LITE_RRESP(1 downto 0) => S_AXI_LITE_RRESP(1 downto 0),
      S_AXI_LITE_RVALID => S_AXI_LITE_RVALID,
      S_AXI_LITE_WDATA(31 downto 0) => S_AXI_LITE_WDATA(31 downto 0),
      S_AXI_LITE_WREADY => S_AXI_LITE_WREADY,
      S_AXI_LITE_WSTRB(3 downto 0) => S_AXI_LITE_WSTRB(3 downto 0),
      S_AXI_LITE_WVALID => S_AXI_LITE_WVALID,
      axis_aresetn => axis_aresetn,
      axis_clk => axis_clk,
      debug_data(95 downto 0) => debug_data(95 downto 0),
      debug_engine_match(15 downto 0) => debug_engine_match(15 downto 0),
      debug_search_ready => debug_search_ready,
      debug_start_search => debug_start_search,
      debug_state(1 downto 0) => debug_state(1 downto 0),
      debug_tdata(31 downto 0) => debug_tdata(31 downto 0),
      debug_tlast => debug_tlast,
      debug_tready => debug_tready,
      debug_tvalid => debug_tvalid,
      engine_aresetn => engine_aresetn,
      engine_clock => engine_clock,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
