
        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/BFS
Running md5sum using "md5sum /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/BFS "
a1777bf433a618dda998ae75d5f99c46  /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/BFS
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/BFS > _cuobjdump_complete_output_4NTEVT"
Parsing file _cuobjdump_complete_output_4NTEVT
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x4037f0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_W1dHNX"
Running: cat _ptx_W1dHNX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HYnKF1
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HYnKF1 --output-file  /dev/null 2> _ptx_W1dHNXinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_W1dHNX _ptx2_HYnKF1 _ptx_W1dHNXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph4096.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 16384 (ipc=32.8) sim_rate=16384 (inst/sec) elapsed = 0:0:00:01 / Mon May 22 07:34:26 2017
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1164,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1176,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1177,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1182,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1188,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1194,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1200,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1206,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1212,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1218,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1224,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1230,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1236,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1242,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1248,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 57323 (ipc=38.2) sim_rate=28661 (inst/sec) elapsed = 0:0:00:02 / Mon May 22 07:34:27 2017
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 57544 (ipc=10.5) sim_rate=19181 (inst/sec) elapsed = 0:0:00:03 / Mon May 22 07:34:28 2017
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6497,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6498
gpu_sim_insn = 57630
gpu_ipc =       8.8689
gpu_tot_sim_cycle = 6498
gpu_tot_sim_insn = 57630
gpu_tot_ipc =       8.8689
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=19210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1566
	L1I_total_cache_misses = 257
	L1I_total_cache_miss_rate = 0.1641
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 279
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.4588
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1309
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 257
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 71008
gpgpu_n_tot_w_icount = 2219
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8215
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32	W0_Idle:23942	W0_Scoreboard:20671	W1:299	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 238 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6497 
mrq_lat_table:60 	0 	2 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	46 	14 	0 	0 	0 	0 	0 	2 	11 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0         0         0         0         0         0         0       869       841         0         0         0         0 
dram[1]:      1113         0         0         0         0         0         0         0         0         0       872       837         0         0         0         0 
dram[2]:         0         0         0         0         0      1447         0         0         0         0       876       844         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       881       857         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2021         0         0         0       832       860         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan 
average row locality = 74/18 = 4.111111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         5         4         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         4         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         6         4         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 62
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         2         3         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1296    none      none      none      none      none      none      none      none      none         298       266    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         224       299    none      none      none      none  
dram[2]:     none      none      none      none      none         268    none      none      none      none         208       236    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         171       177    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268    none      none      none         443       298    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         262       208    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       269       269         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       269       269         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0       269       270         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       269       269         0         0         0         0
dram[4]:          0         0         0         0         0         0       268         0         0         0       270       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       269       270         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8545 n_act=5 n_pre=2 n_req=13 n_rd=24 n_write=1 bw_util=0.00583
n_activity=277 dram_eff=0.1805
bk0: 6a 8504i bk1: 0a 8574i bk2: 0a 8576i bk3: 0a 8576i bk4: 0a 8576i bk5: 0a 8577i bk6: 0a 8579i bk7: 0a 8579i bk8: 0a 8579i bk9: 0a 8579i bk10: 8a 8548i bk11: 10a 8528i bk12: 0a 8575i bk13: 0a 8576i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00349773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8550 n_act=3 n_pre=0 n_req=13 n_rd=22 n_write=2 bw_util=0.005596
n_activity=209 dram_eff=0.2297
bk0: 4a 8556i bk1: 0a 8576i bk2: 0a 8576i bk3: 0a 8576i bk4: 0a 8576i bk5: 0a 8577i bk6: 0a 8578i bk7: 0a 8579i bk8: 0a 8579i bk9: 0a 8579i bk10: 10a 8522i bk11: 8a 8544i bk12: 0a 8575i bk13: 0a 8576i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00221523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8554 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004664
n_activity=202 dram_eff=0.198
bk0: 0a 8577i bk1: 0a 8578i bk2: 0a 8578i bk3: 0a 8578i bk4: 0a 8578i bk5: 2a 8561i bk6: 0a 8576i bk7: 0a 8577i bk8: 0a 8578i bk9: 0a 8578i bk10: 8a 8536i bk11: 8a 8534i bk12: 0a 8574i bk13: 0a 8575i bk14: 0a 8576i bk15: 0a 8577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00233182
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80022300, atomic=0 1 entries : 0x7f39a8f24420 :  mf: uid=  2069, sid01:w00, part=3, addr=0x80022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6495), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8552 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.005363
n_activity=194 dram_eff=0.2371
bk0: 0a 8576i bk1: 0a 8577i bk2: 0a 8577i bk3: 0a 8577i bk4: 0a 8577i bk5: 0a 8577i GPGPU-Sim: synchronize waiting for inactive GPU simulation
bk6: 0a 8577i bk7: 0a 8578i bk8: 0a 8579i bk9: 0a 8579i bk10: 8a 8526i bk11: 10a 8511i bk12: 0a 8575i bk13: 0a 8575i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00221523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8551 n_act=3 n_pre=0 n_req=12 n_rd=22 n_write=1 bw_util=0.005363
n_activity=202 dram_eff=0.2277
bk0: 0a 8577i bk1: 0a 8578i bk2: 0a 8578i bk3: 0a 8578i bk4: 0a 8578i bk5: 0a 8579i bk6: 2a 8562i bk7: 0a 8577i bk8: 0a 8577i bk9: 0a 8577i bk10: 12a 8528i bk11: 8a 8545i bk12: 0a 8574i bk13: 0a 8575i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00233182
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8554 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004897
n_activity=145 dram_eff=0.2897
bk0: 0a 8576i bk1: 0a 8577i bk2: 0a 8577i bk3: 0a 8577i bk4: 0a 8577i bk5: 0a 8578i bk6: 0a 8578i bk7: 0a 8578i bk8: 0a 8578i bk9: 0a 8578i bk10: 12a 8539i bk11: 8a 8535i bk12: 0a 8575i bk13: 0a 8576i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00244841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 7, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 223
L2_cache_bank[1]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 23, Miss = 7, Miss_rate = 0.304, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124
L2_total_cache_misses = 62
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=462
icnt_total_pkts_simt_to_mem=156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1492
	minimum = 6
	maximum = 34
Network latency average = 9.20565
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.74434
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00141354
	minimum = 0.000615574 (at node 19)
	maximum = 0.00831025 (at node 1)
Accepted packet rate average = 0.00141354
	minimum = 0.000615574 (at node 19)
	maximum = 0.00831025 (at node 1)
Injected flit rate average = 0.00352245
	minimum = 0.000769468 (at node 0)
	maximum = 0.0224685 (at node 15)
Accepted flit rate average= 0.00352245
	minimum = 0.000769468 (at node 19)
	maximum = 0.0215451 (at node 1)
Injected packet length average = 2.49194
Accepted packet length average = 2.49194
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1492 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.20565 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.74434 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00141354 (1 samples)
	minimum = 0.000615574 (1 samples)
	maximum = 0.00831025 (1 samples)
Accepted packet rate average = 0.00141354 (1 samples)
	minimum = 0.000615574 (1 samples)
	maximum = 0.00831025 (1 samples)
Injected flit rate average = 0.00352245 (1 samples)
	minimum = 0.000769468 (1 samples)
	maximum = 0.0224685 (1 samples)
Accepted flit rate average = 0.00352245 (1 samples)
	minimum = 0.000769468 (1 samples)
	maximum = 0.0215451 (1 samples)
Injected packet size average = 2.49194 (1 samples)
Accepted packet size average = 2.49194 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 19210 (inst/sec)
gpgpu_simulation_rate = 2166 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6498)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(14,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (243,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (249,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7498  inst.: 114828 (ipc=57.2) sim_rate=28707 (inst/sec) elapsed = 0:0:00:04 / Mon May 22 07:34:29 2017
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2446,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9498  inst.: 116212 (ipc=19.5) sim_rate=23242 (inst/sec) elapsed = 0:0:00:05 / Mon May 22 07:34:30 2017
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3102,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3137,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3173,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3566,6498), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3684,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3985,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4331,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4524,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4525
gpu_sim_insn = 59234
gpu_ipc =      13.0904
gpu_tot_sim_cycle = 11023
gpu_tot_sim_insn = 116864
gpu_tot_ipc =      10.6018
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 152
gpu_total_sim_rate=23372

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3777
	L1I_total_cache_misses = 275
	L1I_total_cache_miss_rate = 0.0728
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 146, Miss = 67, Miss_rate = 0.459, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[2]: Access = 156, Miss = 72, Miss_rate = 0.462, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 102, Miss = 46, Miss_rate = 0.451, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 62, Miss = 29, Miss_rate = 0.468, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 86, Miss = 41, Miss_rate = 0.477, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 108, Miss = 53, Miss_rate = 0.491, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 880
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4386
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 685
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.1869
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 195808
gpgpu_n_tot_w_icount = 6119
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8584
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16557
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54	W0_Idle:54436	W0_Scoreboard:46423	W1:2279	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3840
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11022 
mrq_lat_table:176 	2 	6 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	318 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	452 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	162 	24 	0 	0 	0 	0 	0 	2 	11 	45 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672         0         0         0         0       869       841         0         0         0         0 
dram[1]:      1113         0         0         0         0         0         0      1124      1099         0       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653         0      1101         0       876       844         0         0         0         0 
dram[3]:         0         0         0         0         0       666       501         0         0      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2021       688         0      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0       647      1135         0       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 15.000000 17.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 12.000000  7.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000      -nan 25.000000 15.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000 15.000000 12.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000 18.000000 17.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  8.000000 14.000000      -nan      -nan      -nan      -nan 
average row locality = 202/32 = 6.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         1         1         0         0         0         0        10        11         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         1         2         0         8         6         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         2         0        15        10         0         0         0         0 
dram[3]:         0         0         0         0         0         1         2         0         0         1         9         8         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         3         0         1        12        12         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         1         0         7        10         0         0         0         0 
total reads: 145
min_bank_accesses = 0!
chip skew: 31/19 = 1.63
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5         6         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        10         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         5         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         4         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1296    none      none      none         268       268    none      none      none      none         321       323    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none         268       263    none         369       565    none      none      none      none  
dram[2]:     none      none      none      none         263       268       268    none         266    none         226       388    none      none      none      none  
dram[3]:     none      none      none      none      none         268       263    none      none         268       234       335    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268       262    none         268       878       322    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none         268       268    none         531       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268         0         0         0         0       269       269         0         0         0         0
dram[1]:          0         0         0         0         0         0         0       268       268         0       269       269         0         0         0         0
dram[2]:          0         0         0         0       268       268       268         0       273         0       269       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       267         0         0       268       269       269         0         0         0         0
dram[4]:          0         0         0         0         0         0       268       268         0       268       270       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0       268       268         0       269       270         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14477 n_act=7 n_pre=2 n_req=37 n_rd=52 n_write=11 bw_util=0.00866
n_activity=615 dram_eff=0.2049
bk0: 6a 14476i bk1: 0a 14546i bk2: 0a 14548i bk3: 0a 14549i bk4: 2a 14532i bk5: 2a 14533i bk6: 0a 14550i bk7: 0a 14551i bk8: 0a 14551i bk9: 0a 14551i bk10: 20a 14432i bk11: 22a 14422i bk12: 0a 14547i bk13: 0a 14548i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00426146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14501 n_act=5 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005911
n_activity=390 dram_eff=0.2205
bk0: 4a 14528i bk1: 0a 14548i bk2: 0a 14548i bk3: 0a 14548i bk4: 0a 14548i bk5: 0a 14549i bk6: 0a 14551i bk7: 2a 14535i bk8: 4a 14530i bk9: 0a 14549i bk10: 16a 14460i bk11: 12a 14498i bk12: 0a 14547i bk13: 0a 14548i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00130593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14466 n_act=6 n_pre=0 n_req=46 n_rd=62 n_write=15 bw_util=0.01058
n_activity=689 dram_eff=0.2235
bk0: 0a 14549i bk1: 0a 14550i bk2: 0a 14551i bk3: 0a 14552i bk4: 4a 14531i bk5: 2a 14533i bk6: 2a 14532i bk7: 0a 14547i bk8: 4a 14529i bk9: 0a 14548i bk10: 30a 14334i bk11: 20a 14416i bk12: 0a 14546i bk13: 0a 14547i bk14: 0a 14548i bk15: 0a 14549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00501753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14492 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.007148
n_activity=495 dram_eff=0.2101
bk0: 0a 14548i bk1: 0a 14549i bk2: 0a 14549i bk3: 0a 14550i bk4: 0a 14550i bk5: 2a 14533i bk6: 4a 14528i bk7: 0a 14550i bk8: 0a 14551i bk9: 2a 14535i bk10: 18a 14433i bk11: 16a 14450i bk12: 0a 14546i bk13: 0a 14547i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00130593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14475 n_act=5 n_pre=0 n_req=40 n_rd=58 n_write=11 bw_util=0.009485
n_activity=612 dram_eff=0.2255
bk0: 0a 14549i bk1: 0a 14550i bk2: 0a 14550i bk3: 0a 14551i bk4: 0a 14551i bk5: 0a 14552i bk6: 2a 14536i bk7: 6a 14524i bk8: 0a 14549i bk9: 2a 14532i bk10: 24a 14409i bk11: 24a 14416i bk12: 0a 14544i bk13: 0a 14546i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00426146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14502 n_act=4 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005911
n_activity=374 dram_eff=0.2299
bk0: 0a 14548i bk1: 0a 14549i bk2: 0a 14549i bk3: 0a 14549i bk4: 0a 14549i bk5: 0a 14551i bk6: 0a 14551i bk7: 2a 14534i bk8: 2a 14533i bk9: 0a 14548i bk10: 14a 14495i bk11: 20a 14451i bk12: 0a 14547i bk13: 0a 14548i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0014434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 14, Miss_rate = 0.219, Pending_hits = 7, Reservation_fails = 223
L2_cache_bank[1]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 50, Miss = 12, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 464
L2_total_cache_misses = 145
L2_total_cache_miss_rate = 0.3125
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1362
icnt_total_pkts_simt_to_mem=696
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.36324
	minimum = 6
	maximum = 21
Network latency average = 7.26618
	minimum = 6
	maximum = 16
Slowest packet = 292
Flit latency average = 6.21736
	minimum = 6
	maximum = 13
Slowest flit = 811
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00556579
	minimum = 0.000441989 (at node 0)
	maximum = 0.0187845 (at node 23)
Accepted packet rate average = 0.00556579
	minimum = 0.000441989 (at node 0)
	maximum = 0.0187845 (at node 23)
Injected flit rate average = 0.0117864
	minimum = 0.000441989 (at node 0)
	maximum = 0.0271823 (at node 2)
Accepted flit rate average= 0.0117864
	minimum = 0.00220994 (at node 0)
	maximum = 0.038453 (at node 2)
Injected packet length average = 2.11765
Accepted packet length average = 2.11765
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.75621 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27.5 (2 samples)
Network latency average = 8.23591 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25 (2 samples)
Flit latency average = 6.98085 (2 samples)
	minimum = 6 (2 samples)
	maximum = 23.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00348966 (2 samples)
	minimum = 0.000528781 (2 samples)
	maximum = 0.0135474 (2 samples)
Accepted packet rate average = 0.00348966 (2 samples)
	minimum = 0.000528781 (2 samples)
	maximum = 0.0135474 (2 samples)
Injected flit rate average = 0.00765441 (2 samples)
	minimum = 0.000605728 (2 samples)
	maximum = 0.0248254 (2 samples)
Accepted flit rate average = 0.00765441 (2 samples)
	minimum = 0.00148971 (2 samples)
	maximum = 0.0299991 (2 samples)
Injected packet size average = 2.19345 (2 samples)
Accepted packet size average = 2.19345 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 23372 (inst/sec)
gpgpu_simulation_rate = 2204 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11023)
GPGPU-Sim uArch: cycles simulated: 11523  inst.: 173120 (ipc=112.5) sim_rate=28853 (inst/sec) elapsed = 0:0:00:06 / Mon May 22 07:34:31 2017
GPGPU-Sim uArch: cycles simulated: 12523  inst.: 175181 (ipc=38.9) sim_rate=25025 (inst/sec) elapsed = 0:0:00:07 / Mon May 22 07:34:32 2017
GPGPU-Sim uArch: cycles simulated: 13023  inst.: 178022 (ipc=30.6) sim_rate=22252 (inst/sec) elapsed = 0:0:00:08 / Mon May 22 07:34:33 2017
GPGPU-Sim uArch: cycles simulated: 13523  inst.: 181009 (ipc=25.7) sim_rate=20112 (inst/sec) elapsed = 0:0:00:09 / Mon May 22 07:34:34 2017
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2761,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2995,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3067,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3219,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3340,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3393,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3438,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3485,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 14523  inst.: 184883 (ipc=19.4) sim_rate=18488 (inst/sec) elapsed = 0:0:00:10 / Mon May 22 07:34:35 2017
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3572,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3583,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3611,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3848,11023), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4108,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4169,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4182,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4478,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4479
gpu_sim_insn = 68544
gpu_ipc =      15.3034
gpu_tot_sim_cycle = 15502
gpu_tot_sim_insn = 185408
gpu_tot_ipc =      11.9603
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 158
gpu_total_sim_rate=18540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10361
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0316
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 179, Miss_rate = 0.466, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 306, Miss = 143, Miss_rate = 0.467, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 352, Miss = 160, Miss_rate = 0.455, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 310, Miss = 142, Miss_rate = 0.458, Pending_hits = 29, Reservation_fails = 0
	L1D_cache_core[4]: Access = 236, Miss = 108, Miss_rate = 0.458, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[5]: Access = 170, Miss = 79, Miss_rate = 0.465, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[6]: Access = 359, Miss = 171, Miss_rate = 0.476, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 105, Miss_rate = 0.469, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[8]: Access = 274, Miss = 124, Miss_rate = 0.453, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[9]: Access = 308, Miss = 143, Miss_rate = 0.464, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[10]: Access = 196, Miss = 91, Miss_rate = 0.464, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[11]: Access = 448, Miss = 204, Miss_rate = 0.455, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[12]: Access = 226, Miss = 109, Miss_rate = 0.482, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[13]: Access = 162, Miss = 78, Miss_rate = 0.481, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[14]: Access = 110, Miss = 46, Miss_rate = 0.418, Pending_hits = 18, Reservation_fails = 0
	L1D_total_cache_accesses = 4065
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4630
	L1D_total_cache_pending_hits = 310
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 1716
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1588
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10034
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
383, 45, 45, 131, 243, 215, 215, 288, 
gpgpu_n_tot_thrd_icount = 584576
gpgpu_n_tot_w_icount = 18268
gpgpu_n_stall_shd_mem = 257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14694
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25637
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:315	W0_Idle:80924	W0_Scoreboard:114357	W1:11275	W2:961	W3:272	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 50 
maxdqlatency = 0 
maxmflatency = 297 
averagemflatency = 164 
max_icnt2mem_latency = 47 
max_icnt2sh_latency = 15501 
mrq_lat_table:411 	8 	13 	35 	10 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1733 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1917 	110 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	510 	112 	7 	0 	0 	0 	0 	2 	11 	45 	1294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529         0       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513         0       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0         0       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000  2.000000  6.000000  1.000000      -nan  5.000000 28.000000 30.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  6.000000      -nan  4.000000  6.000000  6.000000  5.000000 28.000000 26.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  7.000000  3.000000  6.000000  6.000000  3.000000 31.000000 27.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000  5.000000  5.000000  2.000000  1.000000 30.000000 25.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  1.000000  9.000000  8.000000  3.000000  2.000000 29.000000 28.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 10.000000  3.000000 27.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 479/49 = 9.775510
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         2         6         1         0         5        16        18         0         0         0         0 
dram[1]:         2         0         0         0         6         0         4         6         6         5        16        16         0         0         0         0 
dram[2]:         0         0         0         0         5         7         3         6         6         3        19        16         0         0         0         0 
dram[3]:         0         0         0         0         0         2         5         5         2         1        17        15         0         0         0         0 
dram[4]:         0         0         0         0         1         1         9         8         3         2        18        17         0         0         0         0 
dram[5]:         0         0         0         0         2         2         4         4        10         3        17        17         0         0         0         0 
total reads: 344
min_bank_accesses = 0!
chip skew: 65/47 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        12        10         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        10         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 135
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1296    none      none      none         276       264       269       271    none         264       603       790    none      none      none      none  
dram[1]:          0    none      none      none         277    none         276       269       264       272       594       749    none      none      none      none  
dram[2]:     none      none      none      none         293       268       263       270       267       264       650       685    none      none      none      none  
dram[3]:     none      none      none      none      none         265       267       271       270       268       549       642    none      none      none      none  
dram[4]:     none      none      none      none         284       281       261       261       264       269      2630       791    none      none      none      none  
dram[5]:     none      none      none      none         266       274       276       303       265       277       730       670    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       285       268       297       271         0       275       269       269         0         0         0         0
dram[1]:          0         0         0         0       292         0       281       285       277       285       269       275         0         0         0         0
dram[2]:          0         0         0         0       269       286       268       275       290       268       269       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       284       283       272       268       269       269         0         0         0         0
dram[4]:          0         0         0         0       284       281       270       270       273       270       270       280         0         0         0         0
dram[5]:          0         0         0         0       268       280       286       279       282       283       297       273         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20318 n_act=10 n_pre=2 n_req=77 n_rd=106 n_write=24 bw_util=0.01271
n_activity=1135 dram_eff=0.2291
bk0: 6a 20387i bk1: 0a 20457i bk2: 0a 20460i bk3: 0a 20461i bk4: 4a 20440i bk5: 4a 20440i bk6: 12a 20422i GPGPU-Sim: synchronize waiting for inactive GPU simulation
bk7: 2a 20446i bk8: 0a 20461i bk9: 10a 20425i bk10: 32a 20227i bk11: 36a 20238i bk12: 0a 20457i bk13: 0a 20459i bk14: 0a 20459i bk15: 0a 20459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00591398
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20308 n_act=8 n_pre=0 n_req=83 n_rd=122 n_write=22 bw_util=0.01408
n_activity=1050 dram_eff=0.2743
bk0: 4a 20438i bk1: 0a 20459i bk2: 0a 20461i bk3: 0a 20462i bk4: 12a 20410i bk5: 0a 20461i bk6: 8a 20435i bk7: 12a 20393i bk8: 12a 20424i bk9: 10a 20425i bk10: 32a 20242i bk11: 32a 20245i bk12: 0a 20457i bk13: 0a 20458i bk14: 0a 20458i bk15: 0a 20458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00762463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20299 n_act=8 n_pre=0 n_req=88 n_rd=130 n_write=23 bw_util=0.01496
n_activity=1162 dram_eff=0.2633
bk0: 0a 20460i bk1: 0a 20462i bk2: 0a 20463i bk3: 0a 20464i bk4: 10a 20427i bk5: 14a 20404i bk6: 6a 20433i bk7: 12a 20409i bk8: 12a 20424i bk9: 6a 20434i bk10: 38a 20199i bk11: 32a 20225i bk12: 0a 20456i bk13: 0a 20457i bk14: 0a 20458i bk15: 0a 20460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00713588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20336 n_act=7 n_pre=0 n_req=70 n_rd=94 n_write=23 bw_util=0.01144
n_activity=1026 dram_eff=0.2281
bk0: 0a 20459i bk1: 0a 20460i bk2: 0a 20460i bk3: 0a 20462i bk4: 0a 20462i bk5: 4a 20441i bk6: 10a 20426i bk7: 10a 20426i bk8: 4a 20441i bk9: 2a 20445i bk10: 34a 20234i bk11: 30a 20265i bk12: 0a 20456i bk13: 0a 20457i bk14: 0a 20458i bk15: 0a 20459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0016129
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20312 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01369
n_activity=1154 dram_eff=0.2426
bk0: 0a 20460i bk1: 0a 20461i bk2: 0a 20462i bk3: 0a 20463i bk4: 2a 20443i bk5: 2a 20446i bk6: 18a 20414i bk7: 16a 20404i bk8: 6a 20436i bk9: 4a 20438i bk10: 36a 20241i bk11: 34a 20201i bk12: 0a 20454i bk13: 0a 20456i bk14: 0a 20459i bk15: 0a 20459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00571848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20313 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01359
n_activity=1010 dram_eff=0.2752
bk0: 0a 20459i bk1: 0a 20460i bk2: 0a 20460i bk3: 0a 20460i bk4: 4a 20440i bk5: 4a 20440i bk6: 8a 20421i bk7: 8a 20428i bk8: 20a 20405i bk9: 6a 20423i bk10: 34a 20202i bk11: 34a 20204i bk12: 0a 20457i bk13: 0a 20458i bk14: 0a 20458i bk15: 0a 20458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0173021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 27, Miss_rate = 0.173, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 34, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2041
L2_total_cache_misses = 344
L2_total_cache_miss_rate = 0.1685
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4767
icnt_total_pkts_simt_to_mem=3393
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.22828
	minimum = 6
	maximum = 44
Network latency average = 8.05707
	minimum = 6
	maximum = 43
Slowest packet = 2355
Flit latency average = 7.48017
	minimum = 6
	maximum = 42
Slowest flit = 5206
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0260806
	minimum = 0.0107167 (at node 14)
	maximum = 0.0957803 (at node 23)
Accepted packet rate average = 0.0260806
	minimum = 0.0107167 (at node 14)
	maximum = 0.0957803 (at node 23)
Injected flit rate average = 0.0504577
	minimum = 0.0178611 (at node 14)
	maximum = 0.13061 (at node 23)
Accepted flit rate average= 0.0504577
	minimum = 0.0250056 (at node 14)
	maximum = 0.182853 (at node 23)
Injected packet length average = 1.93469
Accepted packet length average = 1.93469
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58024 (3 samples)
	minimum = 6 (3 samples)
	maximum = 33 (3 samples)
Network latency average = 8.1763 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31 (3 samples)
Flit latency average = 7.14729 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.01102 (3 samples)
	minimum = 0.00392475 (3 samples)
	maximum = 0.0409584 (3 samples)
Accepted packet rate average = 0.01102 (3 samples)
	minimum = 0.00392475 (3 samples)
	maximum = 0.0409584 (3 samples)
Injected flit rate average = 0.0219222 (3 samples)
	minimum = 0.00635753 (3 samples)
	maximum = 0.0600868 (3 samples)
Accepted flit rate average = 0.0219222 (3 samples)
	minimum = 0.00932833 (3 samples)
	maximum = 0.0809505 (3 samples)
Injected packet size average = 1.98931 (3 samples)
Accepted packet size average = 1.98931 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 18540 (inst/sec)
gpgpu_simulation_rate = 1550 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,15502)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 16002  inst.: 241700 (ipc=112.6) sim_rate=21972 (inst/sec) elapsed = 0:0:00:11 / Mon May 22 07:34:36 2017
GPGPU-Sim uArch: cycles simulated: 16502  inst.: 245491 (ipc=60.1) sim_rate=20457 (inst/sec) elapsed = 0:0:00:12 / Mon May 22 07:34:37 2017
GPGPU-Sim uArch: cycles simulated: 17502  inst.: 260973 (ipc=37.8) sim_rate=20074 (inst/sec) elapsed = 0:0:00:13 / Mon May 22 07:34:38 2017
GPGPU-Sim uArch: cycles simulated: 18002  inst.: 269048 (ipc=33.5) sim_rate=19217 (inst/sec) elapsed = 0:0:00:14 / Mon May 22 07:34:39 2017
GPGPU-Sim uArch: cycles simulated: 18502  inst.: 276393 (ipc=30.3) sim_rate=18426 (inst/sec) elapsed = 0:0:00:15 / Mon May 22 07:34:40 2017
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 19002  inst.: 283417 (ipc=28.0) sim_rate=17713 (inst/sec) elapsed = 0:0:00:16 / Mon May 22 07:34:41 2017
GPGPU-Sim uArch: cycles simulated: 19502  inst.: 289707 (ipc=26.1) sim_rate=17041 (inst/sec) elapsed = 0:0:00:17 / Mon May 22 07:34:42 2017
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4394,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 20002  inst.: 295169 (ipc=24.4) sim_rate=16398 (inst/sec) elapsed = 0:0:00:18 / Mon May 22 07:34:43 2017
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4634,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4742,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4883,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4919,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4934,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4952,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5175,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5244,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5322,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5343,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 21002  inst.: 301507 (ipc=21.1) sim_rate=15868 (inst/sec) elapsed = 0:0:00:19 / Mon May 22 07:34:44 2017
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5622,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5628,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5688,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5872,15502), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6874,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6875
gpu_sim_insn = 117593
gpu_ipc =      17.1044
gpu_tot_sim_cycle = 22377
gpu_tot_sim_insn = 303001
gpu_tot_ipc =      13.5407
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 2015
gpu_total_sim_rate=15947

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27493
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1097, Miss = 468, Miss_rate = 0.427, Pending_hits = 34, Reservation_fails = 1369
	L1D_cache_core[1]: Access = 1028, Miss = 429, Miss_rate = 0.417, Pending_hits = 36, Reservation_fails = 1033
	L1D_cache_core[2]: Access = 1102, Miss = 464, Miss_rate = 0.421, Pending_hits = 33, Reservation_fails = 1144
	L1D_cache_core[3]: Access = 1347, Miss = 577, Miss_rate = 0.428, Pending_hits = 38, Reservation_fails = 2133
	L1D_cache_core[4]: Access = 1838, Miss = 796, Miss_rate = 0.433, Pending_hits = 62, Reservation_fails = 2444
	L1D_cache_core[5]: Access = 1045, Miss = 445, Miss_rate = 0.426, Pending_hits = 32, Reservation_fails = 1524
	L1D_cache_core[6]: Access = 1315, Miss = 586, Miss_rate = 0.446, Pending_hits = 29, Reservation_fails = 1987
	L1D_cache_core[7]: Access = 1101, Miss = 483, Miss_rate = 0.439, Pending_hits = 27, Reservation_fails = 1114
	L1D_cache_core[8]: Access = 1103, Miss = 478, Miss_rate = 0.433, Pending_hits = 30, Reservation_fails = 1359
	L1D_cache_core[9]: Access = 1039, Miss = 453, Miss_rate = 0.436, Pending_hits = 28, Reservation_fails = 1722
	L1D_cache_core[10]: Access = 1148, Miss = 500, Miss_rate = 0.436, Pending_hits = 31, Reservation_fails = 1556
	L1D_cache_core[11]: Access = 1211, Miss = 518, Miss_rate = 0.428, Pending_hits = 29, Reservation_fails = 1677
	L1D_cache_core[12]: Access = 1021, Miss = 438, Miss_rate = 0.429, Pending_hits = 32, Reservation_fails = 1550
	L1D_cache_core[13]: Access = 931, Miss = 412, Miss_rate = 0.443, Pending_hits = 35, Reservation_fails = 1594
	L1D_cache_core[14]: Access = 1066, Miss = 467, Miss_rate = 0.438, Pending_hits = 35, Reservation_fails = 2014
	L1D_total_cache_accesses = 17392
	L1D_total_cache_misses = 7514
	L1D_total_cache_miss_rate = 0.4320
	L1D_total_cache_pending_hits = 511
	L1D_total_cache_reservation_fails = 24220
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 4280
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0299
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2924
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27166
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
585, 303, 314, 146, 512, 417, 389, 602, 
gpgpu_n_tot_thrd_icount = 1618016
gpgpu_n_tot_w_icount = 50563
gpgpu_n_stall_shd_mem = 29262
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1608
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 29601
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38495
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29262
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37379	W0_Idle:91279	W0_Scoreboard:191381	W1:23840	W2:9199	W3:6062	W4:2486	W5:1039	W6:257	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12864 {8:1608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 218688 {136:1608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 606 
averagemflatency = 245 
max_icnt2mem_latency = 450 
max_icnt2sh_latency = 22376 
mrq_lat_table:696 	48 	48 	61 	52 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3956 	3849 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3034 	499 	397 	820 	2605 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	989 	486 	139 	9 	0 	0 	0 	2 	11 	45 	1538 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  9.000000 10.000000 22.000000 21.000000 13.000000 18.000000 33.000000 35.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000  8.000000 20.000000 24.000000 16.000000 17.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000 11.000000 19.000000 16.000000 15.000000 13.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000 10.000000 22.000000 20.000000 13.000000 17.000000 32.000000 34.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000 23.000000 19.000000 15.000000 13.000000 32.000000 31.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000 10.000000 19.000000 14.000000 24.000000 16.000000 29.000000 30.000000      -nan      -nan      -nan      -nan 
average row locality = 939/52 = 18.057692
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         9        10        22        21        13        18        21        23         0         0         0         0 
dram[1]:         2         0         0         0        10         8        20        24        16        17        23        21         0         0         0         0 
dram[2]:         0         0         0         0         9        11        19        16        15        13        23        21         0         0         0         0 
dram[3]:         0         0         0         0         9        10        22        20        13        17        19        21         0         0         0         0 
dram[4]:         0         0         0         0        10        10        23        19        15        13        21        20         0         0         0         0 
dram[5]:         0         0         0         0         8        10        19        14        24        16        19        19         0         0         0         0 
total reads: 799
min_bank_accesses = 0!
chip skew: 141/127 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 26/21 = 1.24
average mf latency per bank:
dram[0]:       1296    none      none      none         359       381       336       358       295       305      3048      3749    none      none      none      none  
dram[1]:          0    none      none      none         320       320       398       335       335       298      3036      4020    none      none      none      none  
dram[2]:     none      none      none      none         346       324       339       350       309       289      2968      3380    none      none      none      none  
dram[3]:     none      none      none      none         310       325       346       322       315       342      3517      2944    none      none      none      none  
dram[4]:     none      none      none      none         314       380       336       358       330       330     15297      3633    none      none      none      none  
dram[5]:     none      none      none      none         308       344       350       336       315       320      4530      3579    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       317       337       346       422       388       477       534       578         0         0         0         0
dram[1]:          0         0         0         0       316       334       464       409       571       330       526       485         0         0         0         0
dram[2]:          0         0         0         0       310       313       408       472       374       304       489       487         0         0         0         0
dram[3]:          0         0         0         0       347       356       463       388       328       565       489       495         0         0         0         0
dram[4]:          0         0         0         0       331       371       468       406       424       471       580       563         0         0         0         0
dram[5]:          0         0         0         0       307       351       414       378       606       344       464       481         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29534 n_nop=29217 n_act=11 n_pre=2 n_req=164 n_rd=280 n_write=24 bw_util=0.02059
n_activity=1762 dram_eff=0.3451
bk0: 6a 29461i bk1: 0a 29531i bk2: 0a 29534i bk3: 0a 29536i bk4: 18a 29479i bk5: 20a 29423i bk6: 44a 29337i bk7: 42a 29268i bk8: 26a 29451i bk9: 36a 29395i bk10: 42a 29268i bk11: 46a 29234i bk12: 0a 29530i bk13: 0a 29532i bk14: 0a 29532i bk15: 0a 29533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0261732
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29534 n_nop=29219 n_act=9 n_pre=0 n_req=165 n_rd=282 n_write=24 bw_util=0.02072
n_activity=1671 dram_eff=0.3662
bk0: 4a 29512i bk1: 0a 29534i bk2: 0a 29536i bk3: 0a 29537i bk4: 20a 29450i bk5: 16a 29459i bk6: 40a 29364i bk7: 48a 29259i bk8: 32a 29446i bk9: 34a 29406i bk10: 46a 29254i bk11: 42a 29277i bk12: 0a 29531i bk13: 0a 29532i bk14: 0a 29532i bk15: 0a 29532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0329789
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29534 n_nop=29249 n_act=8 n_pre=0 n_req=150 n_rd=254 n_write=23 bw_util=0.01876
n_activity=1635 dram_eff=0.3388
bk0: 0a 29534i bk1: 0a 29536i bk2: 0a 29537i bk3: 0a 29538i bk4: 18a 29482i bk5: 22a 29457i bk6: 38a 29397i bk7: 32a 29388i bk8: 30a 29440i bk9: 26a 29444i bk10: 46a 29236i bk11: 42a 29225i bk12: 0a 29530i bk13: 0a 29531i bk14: 0a 29532i bk15: 0a 29534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00809237
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29534 n_nop=29238 n_act=8 n_pre=0 n_req=157 n_rd=262 n_write=26 bw_util=0.0195
n_activity=1695 dram_eff=0.3398
bk0: 0a 29534i bk1: 0a 29535i bk2: 0a 29535i bk3: 0a 29537i bk4: 18a 29451i bk5: 20a 29428i bk6: 44a 29358i bk7: 40a 29303i bk8: 26a 29434i bk9: 34a 29362i bk10: 38a 29292i bk11: 42a 29281i bk12: 0a 29530i bk13: 0a 29531i bk14: 0a 29532i bk15: 0a 29534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.021907
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29534 n_nop=29242 n_act=8 n_pre=0 n_req=153 n_rd=262 n_write=22 bw_util=0.01923
n_activity=1649 dram_eff=0.3445
bk0: 0a 29534i bk1: 0a 29535i bk2: 0a 29536i bk3: 0a 29537i bk4: 20a 29451i bk5: 20a 29424i bk6: 46a 29328i bk7: 38a 29270i bk8: 30a 29438i bk9: 26a 29397i bk10: 42a 29293i bk11: 40a 29251i bk12: 0a 29528i bk13: 0a 29530i bk14: 0a 29533i bk15: 0a 29533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0326065
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29534 n_nop=29247 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01889
n_activity=1453 dram_eff=0.384
bk0: 0a 29533i bk1: 0a 29534i bk2: 0a 29534i bk3: 0a 29534i bk4: 16a 29483i bk5: 20a 29439i bk6: 38a 29330i bk7: 28a 29349i bk8: 48a 29373i bk9: 32a 29340i bk10: 38a 29194i bk11: 38a 29238i bk12: 0a 29531i bk13: 0a 29532i bk14: 0a 29532i bk15: 0a 29532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.039954

========= L2 cache stats =========
L2_cache_bank[0]: Access = 524, Miss = 68, Miss_rate = 0.130, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 617, Miss = 72, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 541, Miss = 71, Miss_rate = 0.131, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 491, Miss = 66, Miss_rate = 0.134, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 507, Miss = 61, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 517, Miss = 63, Miss_rate = 0.122, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 478, Miss = 68, Miss_rate = 0.142, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1965, Miss = 69, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 539, Miss = 62, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 605, Miss = 70, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 501, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7880
L2_total_cache_misses = 799
L2_total_cache_miss_rate = 0.1014
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 938
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14582
icnt_total_pkts_simt_to_mem=14089
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.4653
	minimum = 6
	maximum = 273
Network latency average = 24.3142
	minimum = 6
	maximum = 181
Slowest packet = 5659
Flit latency average = 25.3964
	minimum = 6
	maximum = 180
Slowest flit = 20088
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0629118
	minimum = 0.0436364 (at node 1)
	maximum = 0.208436 (at node 23)
Accepted packet rate average = 0.0629118
	minimum = 0.0436364 (at node 1)
	maximum = 0.208436 (at node 23)
Injected flit rate average = 0.110497
	minimum = 0.0801455 (at node 1)
	maximum = 0.250909 (at node 23)
Accepted flit rate average= 0.110497
	minimum = 0.0721455 (at node 1)
	maximum = 0.406691 (at node 23)
Injected packet length average = 1.75638
Accepted packet length average = 1.75638
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8015 (4 samples)
	minimum = 6 (4 samples)
	maximum = 93 (4 samples)
Network latency average = 12.2108 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.5 (4 samples)
Flit latency average = 11.7096 (4 samples)
	minimum = 6 (4 samples)
	maximum = 67.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0239929 (4 samples)
	minimum = 0.0138527 (4 samples)
	maximum = 0.0828279 (4 samples)
Accepted packet rate average = 0.0239929 (4 samples)
	minimum = 0.0138527 (4 samples)
	maximum = 0.0828279 (4 samples)
Injected flit rate average = 0.0440659 (4 samples)
	minimum = 0.0248045 (4 samples)
	maximum = 0.107792 (4 samples)
Accepted flit rate average = 0.0440659 (4 samples)
	minimum = 0.0250326 (4 samples)
	maximum = 0.162386 (4 samples)
Injected packet size average = 1.83662 (4 samples)
Accepted packet size average = 1.83662 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 15947 (inst/sec)
gpgpu_simulation_rate = 1177 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,22377)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,22377)
GPGPU-Sim uArch: cycles simulated: 22877  inst.: 368869 (ipc=131.7) sim_rate=18443 (inst/sec) elapsed = 0:0:00:20 / Mon May 22 07:34:45 2017
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(8,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 23377  inst.: 382815 (ipc=79.8) sim_rate=18229 (inst/sec) elapsed = 0:0:00:21 / Mon May 22 07:34:46 2017
GPGPU-Sim uArch: cycles simulated: 23877  inst.: 397820 (ipc=63.2) sim_rate=18082 (inst/sec) elapsed = 0:0:00:22 / Mon May 22 07:34:47 2017
GPGPU-Sim uArch: cycles simulated: 24377  inst.: 414251 (ipc=55.6) sim_rate=18010 (inst/sec) elapsed = 0:0:00:23 / Mon May 22 07:34:48 2017
GPGPU-Sim uArch: cycles simulated: 24877  inst.: 430731 (ipc=51.1) sim_rate=17947 (inst/sec) elapsed = 0:0:00:24 / Mon May 22 07:34:49 2017
GPGPU-Sim uArch: cycles simulated: 25377  inst.: 446382 (ipc=47.8) sim_rate=17855 (inst/sec) elapsed = 0:0:00:25 / Mon May 22 07:34:50 2017
GPGPU-Sim uArch: cycles simulated: 25877  inst.: 462768 (ipc=45.6) sim_rate=17798 (inst/sec) elapsed = 0:0:00:26 / Mon May 22 07:34:51 2017
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(9,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 26377  inst.: 477687 (ipc=43.7) sim_rate=17692 (inst/sec) elapsed = 0:0:00:27 / Mon May 22 07:34:52 2017
GPGPU-Sim uArch: cycles simulated: 26877  inst.: 491034 (ipc=41.8) sim_rate=17536 (inst/sec) elapsed = 0:0:00:28 / Mon May 22 07:34:53 2017
GPGPU-Sim uArch: cycles simulated: 27377  inst.: 503365 (ipc=40.1) sim_rate=17357 (inst/sec) elapsed = 0:0:00:29 / Mon May 22 07:34:54 2017
GPGPU-Sim uArch: cycles simulated: 27877  inst.: 515097 (ipc=38.6) sim_rate=17169 (inst/sec) elapsed = 0:0:00:30 / Mon May 22 07:34:55 2017
GPGPU-Sim uArch: cycles simulated: 28377  inst.: 526028 (ipc=37.2) sim_rate=16968 (inst/sec) elapsed = 0:0:00:31 / Mon May 22 07:34:56 2017
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6222,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6437,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6745,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6787,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6917,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29377  inst.: 543724 (ipc=34.4) sim_rate=16991 (inst/sec) elapsed = 0:0:00:32 / Mon May 22 07:34:57 2017
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7044,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29877  inst.: 549761 (ipc=32.9) sim_rate=16659 (inst/sec) elapsed = 0:0:00:33 / Mon May 22 07:34:58 2017
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7527,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7750,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7811,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7987,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8071,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8207,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8331,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9138,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 31877  inst.: 558280 (ipc=26.9) sim_rate=16420 (inst/sec) elapsed = 0:0:00:34 / Mon May 22 07:34:59 2017
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11625,22377), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11644,22377), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11645
gpu_sim_insn = 260872
gpu_ipc =      22.4021
gpu_tot_sim_cycle = 34022
gpu_tot_sim_insn = 563873
gpu_tot_ipc =      16.5738
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1181
gpu_stall_icnt2sh    = 10027
gpu_total_sim_rate=16584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 49474
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2928, Miss = 1154, Miss_rate = 0.394, Pending_hits = 55, Reservation_fails = 3833
	L1D_cache_core[1]: Access = 3144, Miss = 1260, Miss_rate = 0.401, Pending_hits = 71, Reservation_fails = 3855
	L1D_cache_core[2]: Access = 2868, Miss = 1167, Miss_rate = 0.407, Pending_hits = 71, Reservation_fails = 3174
	L1D_cache_core[3]: Access = 3258, Miss = 1293, Miss_rate = 0.397, Pending_hits = 51, Reservation_fails = 5275
	L1D_cache_core[4]: Access = 3636, Miss = 1460, Miss_rate = 0.402, Pending_hits = 78, Reservation_fails = 5298
	L1D_cache_core[5]: Access = 5128, Miss = 2383, Miss_rate = 0.465, Pending_hits = 254, Reservation_fails = 6385
	L1D_cache_core[6]: Access = 3554, Miss = 1448, Miss_rate = 0.407, Pending_hits = 56, Reservation_fails = 5686
	L1D_cache_core[7]: Access = 3192, Miss = 1254, Miss_rate = 0.393, Pending_hits = 44, Reservation_fails = 4572
	L1D_cache_core[8]: Access = 3003, Miss = 1244, Miss_rate = 0.414, Pending_hits = 79, Reservation_fails = 3657
	L1D_cache_core[9]: Access = 3297, Miss = 1384, Miss_rate = 0.420, Pending_hits = 78, Reservation_fails = 4790
	L1D_cache_core[10]: Access = 3187, Miss = 1245, Miss_rate = 0.391, Pending_hits = 59, Reservation_fails = 5032
	L1D_cache_core[11]: Access = 3059, Miss = 1190, Miss_rate = 0.389, Pending_hits = 44, Reservation_fails = 3861
	L1D_cache_core[12]: Access = 3002, Miss = 1213, Miss_rate = 0.404, Pending_hits = 65, Reservation_fails = 4333
	L1D_cache_core[13]: Access = 2937, Miss = 1245, Miss_rate = 0.424, Pending_hits = 86, Reservation_fails = 3988
	L1D_cache_core[14]: Access = 2987, Miss = 1164, Miss_rate = 0.390, Pending_hits = 51, Reservation_fails = 4780
	L1D_total_cache_accesses = 49180
	L1D_total_cache_misses = 20104
	L1D_total_cache_miss_rate = 0.4088
	L1D_total_cache_pending_hits = 1142
	L1D_total_cache_reservation_fails = 68519
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7418
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0173
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11243
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7290
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57276
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 49147
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
938, 572, 510, 471, 820, 703, 770, 899, 
gpgpu_n_tot_thrd_icount = 2936576
gpgpu_n_tot_w_icount = 91768
gpgpu_n_stall_shd_mem = 94375
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3914
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69802
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60373
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 94375
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:118913	W0_Idle:103525	W0_Scoreboard:289662	W1:30740	W2:13585	W3:10144	W4:6480	W5:4923	W6:3375	W7:2625W8:1790	W9:1742	W10:1496	W11:1224	W12:1505	W13:1088	W14:772	W15:378	W16:104	W17:156	W18:41	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31312 {8:3914,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 532304 {136:3914,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 653 
averagemflatency = 244 
max_icnt2mem_latency = 450 
max_icnt2sh_latency = 34021 
mrq_lat_table:1022 	82 	81 	74 	59 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11827 	8911 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4562 	1467 	1833 	5856 	6526 	601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1639 	1510 	720 	58 	2 	0 	0 	2 	11 	45 	1538 	15060 	200 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 31.000000 31.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 31.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 36.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 30.000000 31.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1353/52 = 26.019230
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        31        31        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        31        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        25         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        30        31        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        31        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        31        26        26         0         0         0         0 
total reads: 1213
min_bank_accesses = 0!
chip skew: 203/201 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 26/21 = 1.24
average mf latency per bank:
dram[0]:       1296    none      none      none         766       716       777       671       466       584      7397      9748    none      none      none      none  
dram[1]:          0    none      none      none         922       713       736       722       511       565      7307     10040    none      none      none      none  
dram[2]:     none      none      none      none         894       727       620       668       448       485      7659      7832    none      none      none      none  
dram[3]:     none      none      none      none         917       807       716       708       524       557      7264      7288    none      none      none      none  
dram[4]:     none      none      none      none         669       752       717       654       548       500     28045      7405    none      none      none      none  
dram[5]:     none      none      none      none         659       864       689       774       622       650     10252      7512    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       369       337       489       456       450       497       534       578         0         0         0         0
dram[1]:          0         0         0         0       413       467       464       415       571       479       526       485         0         0         0         0
dram[2]:          0         0         0         0       372       436       408       472       374       389       489       487         0         0         0         0
dram[3]:          0         0         0         0       436       389       463       400       424       565       489       495         0         0         0         0
dram[4]:          0         0         0         0       331       371       473       473       511       471       580       563         0         0         0         0
dram[5]:          0         0         0         0       379       441       464       620       606       615       485       653         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44905 n_nop=44462 n_act=11 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01915
n_activity=2311 dram_eff=0.3721
bk0: 6a 44832i bk1: 0a 44902i bk2: 0a 44905i bk3: 0a 44907i bk4: 20a 44846i bk5: 20a 44794i bk6: 64a 44661i bk7: 64a 44584i bk8: 62a 44706i bk9: 62a 44671i bk10: 56a 44581i bk11: 52a 44591i bk12: 0a 44901i bk13: 0a 44903i bk14: 0a 44903i bk15: 0a 44904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0189734
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44905 n_nop=44466 n_act=9 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.01915
n_activity=2249 dram_eff=0.3824
bk0: 4a 44883i bk1: 0a 44905i bk2: 0a 44907i bk3: 0a 44908i bk4: 20a 44821i bk5: 20a 44822i bk6: 64a 44675i bk7: 64a 44592i bk8: 64a 44715i bk9: 62a 44697i bk10: 56a 44593i bk11: 52a 44617i bk12: 0a 44902i bk13: 0a 44903i bk14: 0a 44903i bk15: 0a 44903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0224919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44905 n_nop=44468 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01911
n_activity=2285 dram_eff=0.3755
bk0: 0a 44905i bk1: 0a 44907i bk2: 0a 44908i bk3: 0a 44909i bk4: 20a 44849i bk5: 24a 44824i bk6: 64a 44708i bk7: 64a 44661i bk8: 64a 44711i bk9: 64a 44680i bk10: 56a 44551i bk11: 50a 44577i bk12: 0a 44901i bk13: 0a 44902i bk14: 0a 44903i bk15: 0a 44905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00717069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44905 n_nop=44469 n_act=8 n_pre=0 n_req=227 n_rd=402 n_write=26 bw_util=0.01906
n_activity=2239 dram_eff=0.3823
bk0: 0a 44905i bk1: 0a 44906i bk2: 0a 44906i bk3: 0a 44908i bk4: 20a 44816i bk5: 24a 44791i bk6: 64a 44684i bk7: 64a 44591i bk8: 60a 44711i bk9: 62a 44651i bk10: 56a 44606i bk11: 52a 44555i bk12: 0a 44901i bk13: 0a 44902i bk14: 0a 44903i bk15: 0a 44905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0169914
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44905 n_nop=44471 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.01897
n_activity=2163 dram_eff=0.3939
bk0: 0a 44905i bk1: 0a 44906i bk2: 0a 44907i bk3: 0a 44908i bk4: 20a 44822i bk5: 24a 44787i bk6: 64a 44639i bk7: 64a 44537i bk8: 64a 44696i bk9: 62a 44629i bk10: 54a 44597i bk11: 52a 44558i bk12: 0a 44899i bk13: 0a 44901i bk14: 0a 44904i bk15: 0a 44904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0249415
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44905 n_nop=44474 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01884
n_activity=2117 dram_eff=0.3996
bk0: 0a 44904i bk1: 0a 44905i bk2: 0a 44905i bk3: 0a 44905i bk4: 20a 44846i bk5: 24a 44800i bk6: 64a 44640i bk7: 64a 44619i bk8: 64a 44705i bk9: 62a 44610i bk10: 52a 44517i bk11: 52a 44525i bk12: 0a 44902i bk13: 0a 44903i bk14: 0a 44903i bk15: 0a 44903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0313328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1477, Miss = 104, Miss_rate = 0.070, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 1749, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1460, Miss = 104, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 1742, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1463, Miss = 102, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1368, Miss = 101, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1435, Miss = 100, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1396, Miss = 101, Miss_rate = 0.072, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 4345, Miss = 101, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1349, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1732, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1329, Miss = 101, Miss_rate = 0.076, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20845
L2_total_cache_misses = 1213
L2_total_cache_miss_rate = 0.0582
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=36771
icnt_total_pkts_simt_to_mem=37854
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.9752
	minimum = 6
	maximum = 236
Network latency average = 21.0052
	minimum = 6
	maximum = 176
Slowest packet = 16926
Flit latency average = 21.2753
	minimum = 6
	maximum = 175
Slowest flit = 49955
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0824706
	minimum = 0.0589953 (at node 4)
	maximum = 0.20438 (at node 23)
Accepted packet rate average = 0.0824706
	minimum = 0.0589953 (at node 4)
	maximum = 0.20438 (at node 23)
Injected flit rate average = 0.146157
	minimum = 0.110949 (at node 4)
	maximum = 0.288536 (at node 5)
Accepted flit rate average= 0.146157
	minimum = 0.0885359 (at node 11)
	maximum = 0.394418 (at node 23)
Injected packet length average = 1.77223
Accepted packet length average = 1.77223
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2362 (5 samples)
	minimum = 6 (5 samples)
	maximum = 121.6 (5 samples)
Network latency average = 13.9697 (5 samples)
	minimum = 6 (5 samples)
	maximum = 90 (5 samples)
Flit latency average = 13.6227 (5 samples)
	minimum = 6 (5 samples)
	maximum = 88.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0356885 (5 samples)
	minimum = 0.0228812 (5 samples)
	maximum = 0.107138 (5 samples)
Accepted packet rate average = 0.0356885 (5 samples)
	minimum = 0.0228812 (5 samples)
	maximum = 0.107138 (5 samples)
Injected flit rate average = 0.0644841 (5 samples)
	minimum = 0.0420334 (5 samples)
	maximum = 0.143941 (5 samples)
Accepted flit rate average = 0.0644841 (5 samples)
	minimum = 0.0377333 (5 samples)
	maximum = 0.208792 (5 samples)
Injected packet size average = 1.80686 (5 samples)
Accepted packet size average = 1.80686 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 16584 (inst/sec)
gpgpu_simulation_rate = 1000 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34022)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34022)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 34522  inst.: 635598 (ipc=143.4) sim_rate=18159 (inst/sec) elapsed = 0:0:00:35 / Mon May 22 07:35:00 2017
GPGPU-Sim uArch: cycles simulated: 35022  inst.: 652274 (ipc=88.4) sim_rate=18118 (inst/sec) elapsed = 0:0:00:36 / Mon May 22 07:35:01 2017
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(9,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 35522  inst.: 670864 (ipc=71.3) sim_rate=18131 (inst/sec) elapsed = 0:0:00:37 / Mon May 22 07:35:02 2017
GPGPU-Sim uArch: cycles simulated: 36022  inst.: 707014 (ipc=71.6) sim_rate=18605 (inst/sec) elapsed = 0:0:00:38 / Mon May 22 07:35:03 2017
GPGPU-Sim uArch: cycles simulated: 36522  inst.: 738344 (ipc=69.8) sim_rate=18931 (inst/sec) elapsed = 0:0:00:39 / Mon May 22 07:35:04 2017
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(11,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 37022  inst.: 760883 (ipc=65.7) sim_rate=19022 (inst/sec) elapsed = 0:0:00:40 / Mon May 22 07:35:05 2017
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3176,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3247,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3305,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3306,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 37522  inst.: 774094 (ipc=60.1) sim_rate=18880 (inst/sec) elapsed = 0:0:00:41 / Mon May 22 07:35:06 2017
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3547,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3727,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3921,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3923,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3925,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3951,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4174,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4261,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4335,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4699,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 39022  inst.: 785405 (ipc=44.3) sim_rate=18700 (inst/sec) elapsed = 0:0:00:42 / Mon May 22 07:35:07 2017
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6508,34022), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6640,34022), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 6641
gpu_sim_insn = 225642
gpu_ipc =      33.9771
gpu_tot_sim_cycle = 40663
gpu_tot_sim_insn = 789515
gpu_tot_ipc =      19.4161
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4565
gpu_stall_icnt2sh    = 19440
gpu_total_sim_rate=18797

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64765
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4292, Miss = 1385, Miss_rate = 0.323, Pending_hits = 81, Reservation_fails = 4259
	L1D_cache_core[1]: Access = 4574, Miss = 1498, Miss_rate = 0.328, Pending_hits = 92, Reservation_fails = 4557
	L1D_cache_core[2]: Access = 4148, Miss = 1396, Miss_rate = 0.337, Pending_hits = 106, Reservation_fails = 3327
	L1D_cache_core[3]: Access = 4580, Miss = 1522, Miss_rate = 0.332, Pending_hits = 90, Reservation_fails = 5549
	L1D_cache_core[4]: Access = 5109, Miss = 1694, Miss_rate = 0.332, Pending_hits = 119, Reservation_fails = 5984
	L1D_cache_core[5]: Access = 6482, Miss = 2612, Miss_rate = 0.403, Pending_hits = 291, Reservation_fails = 6811
	L1D_cache_core[6]: Access = 6364, Miss = 2228, Miss_rate = 0.350, Pending_hits = 214, Reservation_fails = 7042
	L1D_cache_core[7]: Access = 4362, Miss = 1452, Miss_rate = 0.333, Pending_hits = 69, Reservation_fails = 4927
	L1D_cache_core[8]: Access = 4282, Miss = 1451, Miss_rate = 0.339, Pending_hits = 95, Reservation_fails = 4138
	L1D_cache_core[9]: Access = 4630, Miss = 1639, Miss_rate = 0.354, Pending_hits = 106, Reservation_fails = 4987
	L1D_cache_core[10]: Access = 4517, Miss = 1484, Miss_rate = 0.329, Pending_hits = 94, Reservation_fails = 5375
	L1D_cache_core[11]: Access = 4314, Miss = 1406, Miss_rate = 0.326, Pending_hits = 73, Reservation_fails = 4096
	L1D_cache_core[12]: Access = 4230, Miss = 1419, Miss_rate = 0.335, Pending_hits = 81, Reservation_fails = 4687
	L1D_cache_core[13]: Access = 4303, Miss = 1518, Miss_rate = 0.353, Pending_hits = 121, Reservation_fails = 4464
	L1D_cache_core[14]: Access = 4295, Miss = 1421, Miss_rate = 0.331, Pending_hits = 101, Reservation_fails = 5066
	L1D_total_cache_accesses = 70482
	L1D_total_cache_misses = 24125
	L1D_total_cache_miss_rate = 0.3423
	L1D_total_cache_pending_hits = 1733
	L1D_total_cache_reservation_fails = 75269
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9130
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16386
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9002
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58883
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64438
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1206, 778, 734, 711, 1004, 988, 965, 1094, 
gpgpu_n_tot_thrd_icount = 3815520
gpgpu_n_tot_w_icount = 119235
gpgpu_n_stall_shd_mem = 116025
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5690
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 102767
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76077
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:127715	W0_Idle:111053	W0_Scoreboard:366169	W1:38512	W2:17218	W3:11527	W4:7352	W5:5556	W6:3925	W7:3076W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45520 {8:5690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 773840 {136:5690,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 653 
averagemflatency = 243 
max_icnt2mem_latency = 450 
max_icnt2sh_latency = 40578 
mrq_lat_table:1031 	82 	81 	74 	59 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14372 	10453 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6203 	2019 	2350 	6447 	7280 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1986 	2288 	1291 	137 	3 	0 	0 	2 	11 	45 	1538 	15060 	2558 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1362/52 = 26.192308
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 26/21 = 1.24
average mf latency per bank:
dram[0]:       1296    none      none      none        1138       926      1201       989       782       823      8551     10922    none      none      none      none  
dram[1]:          0    none      none      none        1328      1009      1071      1159       804       965      8310     11512    none      none      none      none  
dram[2]:     none      none      none      none        1311      1100       937      1058       713       831      8667      8685    none      none      none      none  
dram[3]:     none      none      none      none        1248      1255      1102      1171       895      1030      8321      8015    none      none      none      none  
dram[4]:     none      none      none      none         939      1104      1144      1111       852       937     32815      8454    none      none      none      none  
dram[5]:     none      none      none      none         934      1285      1125      1321       984      1147     11463      8703    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       369       337       489       456       454       497       534       578         0         0         0         0
dram[1]:          0         0         0         0       413       467       464       511       571       539       526       501         0         0         0         0
dram[2]:          0         0         0         0       372       436       408       472       374       438       489       487         0         0         0         0
dram[3]:          0         0         0         0       436       436       463       508       467       565       489       495         0         0         0         0
dram[4]:          0         0         0         0       365       371       473       553       511       551       580       563         0         0         0         0
dram[5]:          0         0         0         0       379       441       539       645       606       653       540       653         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53670 n_nop=53223 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01617
n_activity=2341 dram_eff=0.3708
bk0: 6a 53597i bk1: 0a 53667i bk2: 0a 53670i bk3: 0a 53672i bk4: 20a 53611i bk5: 20a 53559i bk6: 64a 53426i bk7: 64a 53349i bk8: 64a 53467i bk9: 64a 53432i bk10: 56a 53346i bk11: 52a 53356i bk12: 0a 53666i bk13: 0a 53668i bk14: 0a 53668i bk15: 0a 53669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0158748
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53670 n_nop=53229 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.0161
n_activity=2264 dram_eff=0.3816
bk0: 4a 53648i bk1: 0a 53670i bk2: 0a 53672i bk3: 0a 53673i bk4: 20a 53586i bk5: 20a 53587i bk6: 64a 53440i bk7: 64a 53357i bk8: 64a 53480i bk9: 64a 53458i bk10: 56a 53358i bk11: 52a 53382i bk12: 0a 53667i bk13: 0a 53668i bk14: 0a 53668i bk15: 0a 53668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0188187
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53670 n_nop=53231 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01606
n_activity=2300 dram_eff=0.3748
bk0: 0a 53670i bk1: 0a 53672i bk2: 0a 53673i bk3: 0a 53674i bk4: 20a 53614i bk5: 24a 53589i bk6: 64a 53473i bk7: 64a 53426i bk8: 64a 53476i bk9: 64a 53445i bk10: 56a 53316i bk11: 52a 53338i bk12: 0a 53666i bk13: 0a 53667i bk14: 0a 53668i bk15: 0a 53670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00599963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53670 n_nop=53228 n_act=8 n_pre=0 n_req=230 n_rd=408 n_write=26 bw_util=0.01617
n_activity=2284 dram_eff=0.38
bk0: 0a 53670i bk1: 0a 53671i bk2: 0a 53671i bk3: 0a 53673i bk4: 20a 53581i bk5: 24a 53556i bk6: 64a 53449i bk7: 64a 53356i bk8: 64a 53468i bk9: 64a 53412i bk10: 56a 53371i bk11: 52a 53320i bk12: 0a 53666i bk13: 0a 53667i bk14: 0a 53668i bk15: 0a 53670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0142165
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53670 n_nop=53234 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.01595
n_activity=2178 dram_eff=0.393
bk0: 0a 53670i bk1: 0a 53671i bk2: 0a 53672i bk3: 0a 53673i bk4: 20a 53587i bk5: 24a 53552i bk6: 64a 53404i bk7: 64a 53302i bk8: 64a 53461i bk9: 64a 53390i bk10: 54a 53362i bk11: 52a 53323i bk12: 0a 53664i bk13: 0a 53666i bk14: 0a 53669i bk15: 0a 53669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0208683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53670 n_nop=53237 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01584
n_activity=2132 dram_eff=0.3987
bk0: 0a 53669i bk1: 0a 53670i bk2: 0a 53670i bk3: 0a 53670i bk4: 20a 53611i bk5: 24a 53565i bk6: 64a 53405i bk7: 64a 53384i bk8: 64a 53470i bk9: 64a 53371i bk10: 52a 53282i bk11: 52a 53290i bk12: 0a 53667i bk13: 0a 53668i bk14: 0a 53668i bk15: 0a 53668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0262158

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1801, Miss = 105, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 2059, Miss = 100, Miss_rate = 0.049, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1767, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 2081, Miss = 100, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1751, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1663, Miss = 102, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1735, Miss = 102, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1635, Miss = 102, Miss_rate = 0.062, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 5206, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1628, Miss = 102, Miss_rate = 0.063, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2031, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1622, Miss = 102, Miss_rate = 0.063, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 24979
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0489
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=48009
icnt_total_pkts_simt_to_mem=44346
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.8774
	minimum = 6
	maximum = 288
Network latency average = 21.4095
	minimum = 6
	maximum = 172
Slowest packet = 45149
Flit latency average = 20.1274
	minimum = 6
	maximum = 171
Slowest flit = 87729
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0461109
	minimum = 0.0307183 (at node 7)
	maximum = 0.129649 (at node 23)
Accepted packet rate average = 0.0461109
	minimum = 0.0307183 (at node 7)
	maximum = 0.129649 (at node 23)
Injected flit rate average = 0.0988807
	minimum = 0.0492396 (at node 7)
	maximum = 0.213974 (at node 23)
Accepted flit rate average= 0.0988807
	minimum = 0.0474326 (at node 22)
	maximum = 0.403855 (at node 6)
Injected packet length average = 2.14441
Accepted packet length average = 2.14441
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0098 (6 samples)
	minimum = 6 (6 samples)
	maximum = 149.333 (6 samples)
Network latency average = 15.2096 (6 samples)
	minimum = 6 (6 samples)
	maximum = 103.667 (6 samples)
Flit latency average = 14.7068 (6 samples)
	minimum = 6 (6 samples)
	maximum = 102.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0374255 (6 samples)
	minimum = 0.0241874 (6 samples)
	maximum = 0.11089 (6 samples)
Accepted packet rate average = 0.0374255 (6 samples)
	minimum = 0.0241874 (6 samples)
	maximum = 0.11089 (6 samples)
Injected flit rate average = 0.0702169 (6 samples)
	minimum = 0.0432344 (6 samples)
	maximum = 0.155613 (6 samples)
Accepted flit rate average = 0.0702169 (6 samples)
	minimum = 0.0393498 (6 samples)
	maximum = 0.241303 (6 samples)
Injected packet size average = 1.87618 (6 samples)
Accepted packet size average = 1.87618 (6 samples)
Hops average = GPGPU-Sim: synchronize waiting for inactive GPU simulation
1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 18797 (inst/sec)
gpgpu_simulation_rate = 968 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40663)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40663)
GPGPU-Sim uArch: cycles simulated: 41163  inst.: 845966 (ipc=112.9) sim_rate=19673 (inst/sec) elapsed = 0:0:00:43 / Mon May 22 07:35:08 2017
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(6,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 41663  inst.: 854570 (ipc=65.1) sim_rate=19422 (inst/sec) elapsed = 0:0:00:44 / Mon May 22 07:35:09 2017
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1083,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1143,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1214,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1256,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1270,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1286,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1291,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1320,40663), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1336,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1392,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1440,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1465,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1528,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1531,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1586,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1722,40663), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1723
gpu_sim_insn = 70772
gpu_ipc =      41.0749
gpu_tot_sim_cycle = 42386
gpu_tot_sim_insn = 860287
gpu_tot_ipc =      20.2965
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4565
gpu_stall_icnt2sh    = 21101
gpu_total_sim_rate=19551

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70209
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4449, Miss = 1422, Miss_rate = 0.320, Pending_hits = 88, Reservation_fails = 4259
	L1D_cache_core[1]: Access = 4720, Miss = 1536, Miss_rate = 0.325, Pending_hits = 98, Reservation_fails = 4557
	L1D_cache_core[2]: Access = 4294, Miss = 1436, Miss_rate = 0.334, Pending_hits = 112, Reservation_fails = 3327
	L1D_cache_core[3]: Access = 4738, Miss = 1560, Miss_rate = 0.329, Pending_hits = 96, Reservation_fails = 5549
	L1D_cache_core[4]: Access = 5283, Miss = 1737, Miss_rate = 0.329, Pending_hits = 126, Reservation_fails = 5984
	L1D_cache_core[5]: Access = 6617, Miss = 2644, Miss_rate = 0.400, Pending_hits = 297, Reservation_fails = 6811
	L1D_cache_core[6]: Access = 6526, Miss = 2273, Miss_rate = 0.348, Pending_hits = 221, Reservation_fails = 7042
	L1D_cache_core[7]: Access = 4655, Miss = 1528, Miss_rate = 0.328, Pending_hits = 86, Reservation_fails = 4962
	L1D_cache_core[8]: Access = 4419, Miss = 1487, Miss_rate = 0.337, Pending_hits = 101, Reservation_fails = 4138
	L1D_cache_core[9]: Access = 4753, Miss = 1672, Miss_rate = 0.352, Pending_hits = 114, Reservation_fails = 4987
	L1D_cache_core[10]: Access = 4680, Miss = 1525, Miss_rate = 0.326, Pending_hits = 101, Reservation_fails = 5375
	L1D_cache_core[11]: Access = 4416, Miss = 1440, Miss_rate = 0.326, Pending_hits = 81, Reservation_fails = 4096
	L1D_cache_core[12]: Access = 4309, Miss = 1445, Miss_rate = 0.335, Pending_hits = 87, Reservation_fails = 4687
	L1D_cache_core[13]: Access = 4459, Miss = 1559, Miss_rate = 0.350, Pending_hits = 127, Reservation_fails = 4464
	L1D_cache_core[14]: Access = 4473, Miss = 1471, Miss_rate = 0.329, Pending_hits = 110, Reservation_fails = 5066
	L1D_total_cache_accesses = 72791
	L1D_total_cache_misses = 24735
	L1D_total_cache_miss_rate = 0.3398
	L1D_total_cache_pending_hits = 1845
	L1D_total_cache_reservation_fails = 75304
	L1D_cache_data_port_util = 0.121
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9722
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0132
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16421
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9594
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 778
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58883
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 69882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1284, 856, 812, 789, 1093, 1003, 1065, 1183, 
gpgpu_n_tot_thrd_icount = 4115840
gpgpu_n_tot_w_icount = 128620
gpgpu_n_stall_shd_mem = 116815
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6134
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 109082
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 85010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116815
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:128001	W0_Idle:114758	W0_Scoreboard:393909	W1:42011	W2:19365	W3:12575	W4:7978	W5:5701	W6:3925	W7:3076W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49072 {8:6134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 834224 {136:6134,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 653 
averagemflatency = 241 
max_icnt2mem_latency = 450 
max_icnt2sh_latency = 42385 
mrq_lat_table:1031 	82 	81 	74 	59 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15013 	10485 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6607 	2151 	2482 	6452 	7280 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2097 	2472 	1423 	154 	3 	0 	0 	2 	11 	45 	1538 	15060 	2787 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1362/52 = 26.192308
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 26/21 = 1.24
average mf latency per bank:
dram[0]:       1296    none      none      none        1264      1027      1285      1085       819       854      8631     11060    none      none      none      none  
dram[1]:          0    none      none      none        1473      1105      1128      1232       828      1031      8395     11658    none      none      none      none  
dram[2]:     none      none      none      none        1413      1225       980      1137       763       874      8748      8826    none      none      none      none  
dram[3]:     none      none      none      none        1337      1404      1158      1275       959      1108      8409      8115    none      none      none      none  
dram[4]:     none      none      none      none        1064      1219      1225      1192       934       986     32951      8593    none      none      none      none  
dram[5]:     none      none      none      none        1026      1386      1193      1419      1019      1197     11581      8861    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       369       337       489       456       454       497       534       578         0         0         0         0
dram[1]:          0         0         0         0       413       467       464       511       571       539       526       501         0         0         0         0
dram[2]:          0         0         0         0       372       436       408       472       374       438       489       487         0         0         0         0
dram[3]:          0         0         0         0       436       436       463       508       467       565       489       495         0         0         0         0
dram[4]:          0         0         0         0       365       371       473       553       511       551       580       563         0         0         0         0
dram[5]:          0         0         0         0       379       441       539       645       606       653       540       653         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55944 n_nop=55497 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01552
n_activity=2341 dram_eff=0.3708
bk0: 6a 55871i bk1: 0a 55941i bk2: 0a 55944i bk3: 0a 55946i bk4: 20a 55885i bk5: 20a 55833i bk6: 64a 55700i bk7: 64a 55623i bk8: 64a 55741i bk9: 64a 55706i bk10: 56a 55620i bk11: 52a 55630i bk12: 0a 55940i bk13: 0a 55942i bk14: 0a 55942i bk15: 0a 55943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0152295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55944 n_nop=55503 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01544
n_activity=2264 dram_eff=0.3816
bk0: 4a 55922i bk1: 0a 55944i bk2: 0a 55946i bk3: 0a 55947i bk4: 20a 55860i bk5: 20a 55861i bk6: 64a 55714i bk7: 64a 55631i bk8: 64a 55754i bk9: 64a 55732i bk10: 56a 55632i bk11: 52a 55656i bk12: 0a 55941i bk13: 0a 55942i bk14: 0a 55942i bk15: 0a 55942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0180538
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55944 n_nop=55505 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01541
n_activity=2300 dram_eff=0.3748
bk0: 0a 55944i bk1: 0a 55946i bk2: 0a 55947i bk3: 0a 55948i bk4: 20a 55888i bk5: 24a 55863i bk6: 64a 55747i bk7: 64a 55700i bk8: 64a 55750i bk9: 64a 55719i bk10: 56a 55590i bk11: 52a 55612i bk12: 0a 55940i bk13: 0a 55941i bk14: 0a 55942i bk15: 0a 55944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00575576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55944 n_nop=55502 n_act=8 n_pre=0 n_req=230 n_rd=408 n_write=26 bw_util=0.01552
n_activity=2284 dram_eff=0.38
bk0: 0a 55944i bk1: 0a 55945i bk2: 0a 55945i bk3: 0a 55947i bk4: 20a 55855i bk5: 24a 55830i bk6: 64a 55723i bk7: 64a 55630i bk8: 64a 55742i bk9: 64a 55686i bk10: 56a 55645i bk11: 52a 55594i bk12: 0a 55940i bk13: 0a 55941i bk14: 0a 55942i bk15: 0a 55944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0136386
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55944 n_nop=55508 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.0153
n_activity=2178 dram_eff=0.393
bk0: 0a 55944i bk1: 0a 55945i bk2: 0a 55946i bk3: 0a 55947i bk4: 20a 55861i bk5: 24a 55826i bk6: 64a 55678i bk7: 64a 55576i bk8: 64a 55735i bk9: 64a 55664i bk10: 54a 55636i bk11: 52a 55597i bk12: 0a 55938i bk13: 0a 55940i bk14: 0a 55943i bk15: 0a 55943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.02002
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55944 n_nop=55511 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01519
n_activity=2132 dram_eff=0.3987
bk0: 0a 55943i bk1: 0a 55944i bk2: 0a 55944i bk3: 0a 55944i bk4: 20a 55885i bk5: 24a 55839i bk6: 64a 55679i bk7: 64a 55658i bk8: 64a 55744i bk9: 64a 55645i bk10: 52a 55556i bk11: 52a 55564i bk12: 0a 55941i bk13: 0a 55942i bk14: 0a 55942i bk15: 0a 55942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0251502

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1850, Miss = 105, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 2120, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1813, Miss = 104, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 2141, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1722, Miss = 102, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1783, Miss = 102, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1697, Miss = 102, Miss_rate = 0.060, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 5273, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1690, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2082, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1685, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25652
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0476
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50458
icnt_total_pkts_simt_to_mem=45248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.818
	minimum = 6
	maximum = 112
Network latency average = 15.0728
	minimum = 6
	maximum = 97
Slowest packet = 50149
Flit latency average = 14.2429
	minimum = 6
	maximum = 96
Slowest flit = 94185
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0289332
	minimum = 0.0168311 (at node 12)
	maximum = 0.0487522 (at node 7)
Accepted packet rate average = 0.0289332
	minimum = 0.0168311 (at node 12)
	maximum = 0.0487522 (at node 7)
Injected flit rate average = 0.072032
	minimum = 0.0237957 (at node 12)
	maximum = 0.138712 (at node 23)
Accepted flit rate average= 0.072032
	minimum = 0.034823 (at node 17)
	maximum = 0.178758 (at node 7)
Injected packet length average = 2.4896
Accepted packet length average = 2.4896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5538 (7 samples)
	minimum = 6 (7 samples)
	maximum = 144 (7 samples)
Network latency average = 15.1901 (7 samples)
	minimum = 6 (7 samples)
	maximum = 102.714 (7 samples)
Flit latency average = 14.6405 (7 samples)
	minimum = 6 (7 samples)
	maximum = 101.571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0362123 (7 samples)
	minimum = 0.0231365 (7 samples)
	maximum = 0.102013 (7 samples)
Accepted packet rate average = 0.0362123 (7 samples)
	minimum = 0.0231365 (7 samples)
	maximum = 0.102013 (7 samples)
Injected flit rate average = 0.0704762 (7 samples)
	minimum = 0.0404575 (7 samples)
	maximum = 0.153199 (7 samples)
Accepted flit rate average = 0.0704762 (7 samples)
	minimum = 0.0387031 (7 samples)
	maximum = 0.232368 (7 samples)
Injected packet size average = 1.94619 (7 samples)
Accepted packet size average = 1.94619 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 19551 (inst/sec)
gpgpu_simulation_rate = 963 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,42386)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,42386)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (238,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (239,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (239,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (241,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (243,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (243,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (243,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (244,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (244,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (246,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (249,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (249,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (256,42386), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (277,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42886  inst.: 917601 (ipc=114.6) sim_rate=20391 (inst/sec) elapsed = 0:0:00:45 / Mon May 22 07:35:10 2017
GPGPU-Sim uArch: Shader 2 finished CTA #0 (676,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (746,42386), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 747
gpu_sim_insn = 57409
gpu_ipc =      76.8527
gpu_tot_sim_cycle = 43133
gpu_tot_sim_insn = 917696
gpu_tot_ipc =      21.2760
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4565
gpu_stall_icnt2sh    = 21101
gpu_total_sim_rate=20393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71398
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4457, Miss = 1424, Miss_rate = 0.319, Pending_hits = 94, Reservation_fails = 4259
	L1D_cache_core[1]: Access = 4728, Miss = 1538, Miss_rate = 0.325, Pending_hits = 104, Reservation_fails = 4557
	L1D_cache_core[2]: Access = 4308, Miss = 1440, Miss_rate = 0.334, Pending_hits = 118, Reservation_fails = 3327
	L1D_cache_core[3]: Access = 4754, Miss = 1564, Miss_rate = 0.329, Pending_hits = 102, Reservation_fails = 5549
	L1D_cache_core[4]: Access = 5291, Miss = 1739, Miss_rate = 0.329, Pending_hits = 132, Reservation_fails = 5984
	L1D_cache_core[5]: Access = 6625, Miss = 2646, Miss_rate = 0.399, Pending_hits = 303, Reservation_fails = 6811
	L1D_cache_core[6]: Access = 6534, Miss = 2275, Miss_rate = 0.348, Pending_hits = 227, Reservation_fails = 7042
	L1D_cache_core[7]: Access = 4663, Miss = 1530, Miss_rate = 0.328, Pending_hits = 92, Reservation_fails = 4962
	L1D_cache_core[8]: Access = 4435, Miss = 1491, Miss_rate = 0.336, Pending_hits = 113, Reservation_fails = 4138
	L1D_cache_core[9]: Access = 4761, Miss = 1674, Miss_rate = 0.352, Pending_hits = 120, Reservation_fails = 4987
	L1D_cache_core[10]: Access = 4688, Miss = 1527, Miss_rate = 0.326, Pending_hits = 107, Reservation_fails = 5375
	L1D_cache_core[11]: Access = 4424, Miss = 1442, Miss_rate = 0.326, Pending_hits = 87, Reservation_fails = 4096
	L1D_cache_core[12]: Access = 4317, Miss = 1447, Miss_rate = 0.335, Pending_hits = 93, Reservation_fails = 4687
	L1D_cache_core[13]: Access = 4467, Miss = 1561, Miss_rate = 0.349, Pending_hits = 133, Reservation_fails = 4464
	L1D_cache_core[14]: Access = 4481, Miss = 1473, Miss_rate = 0.329, Pending_hits = 116, Reservation_fails = 5066
	L1D_total_cache_accesses = 72933
	L1D_total_cache_misses = 24771
	L1D_total_cache_miss_rate = 0.3396
	L1D_total_cache_pending_hits = 1941
	L1D_total_cache_reservation_fails = 75304
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9984
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0128
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16421
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9856
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58883
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71071
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1299, 871, 827, 804, 1108, 1018, 1080, 1198, 
gpgpu_n_tot_thrd_icount = 4179552
gpgpu_n_tot_w_icount = 130611
gpgpu_n_stall_shd_mem = 116815
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6170
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 113188
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116815
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:128046	W0_Idle:116172	W0_Scoreboard:399723	W1:42082	W2:19365	W3:12575	W4:7978	W5:5701	W6:3925	W7:3076W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15360
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49360 {8:6170,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 839120 {136:6170,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 653 
averagemflatency = 241 
max_icnt2mem_latency = 450 
max_icnt2sh_latency = 42781 
mrq_lat_table:1031 	82 	81 	74 	59 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15053 	10485 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6647 	2151 	2482 	6452 	7280 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2128 	2477 	1423 	154 	3 	0 	0 	2 	11 	45 	1538 	15060 	2791 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1362/52 = 26.192308
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 26/21 = 1.24
average mf latency per bank:
dram[0]:       1296    none      none      none        1264      1027      1285      1085       824       854      8638     11079    none      none      none      none  
dram[1]:          0    none      none      none        1473      1105      1128      1232       828      1035      8405     11674    none      none      none      none  
dram[2]:     none      none      none      none        1413      1225       980      1137       763       874      8759      8834    none      none      none      none  
dram[3]:     none      none      none      none        1337      1404      1158      1280       959      1108      8416      8123    none      none      none      none  
dram[4]:     none      none      none      none        1064      1219      1225      1197       934       986     32966      8601    none      none      none      none  
dram[5]:     none      none      none      none        1026      1386      1193      1419      1019      1197     11601      8869    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       369       337       489       456       454       497       534       578         0         0         0         0
dram[1]:          0         0         0         0       413       467       464       511       571       539       526       501         0         0         0         0
dram[2]:          0         0         0         0       372       436       408       472       374       438       489       487         0         0         0         0
dram[3]:          0         0         0         0       436       436       463       508       467       565       489       495         0         0         0         0
dram[4]:          0         0         0         0       365       371       473       553       511       551       580       563         0         0         0         0
dram[5]:          0         0         0         0       379       441       539       645       606       653       540       653         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56929 n_nop=56482 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01525
n_activity=2341 dram_eff=0.3708
bk0: 6a 56856i bk1: 0a 56926i bk2: 0a 56929i bk3: 0a 56931i bk4: 20a 56870i bk5: 20a 56818i bk6: 64a 56685i bk7: 64a 56608i bk8: 64a 56726i bk9: 64a 56691i bk10: 56a 56605i bk11: 52a 56615i bk12: 0a 56925i bk13: 0a 56927i bk14: 0a 56927i bk15: 0a 56928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014966
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56929 n_nop=56488 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01518
n_activity=2264 dram_eff=0.3816
bk0: 4a 56907i bk1: 0a 56929i bk2: 0a 56931i bk3: 0a 56932i bk4: 20a 56845i bk5: 20a 56846i bk6: 64a 56699i bk7: 64a 56616i bk8: 64a 56739i bk9: 64a 56717i bk10: 56a 56617i bk11: 52a 56641i bk12: 0a 56926i bk13: 0a 56927i bk14: 0a 56927i bk15: 0a 56927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0177414
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56929 n_nop=56490 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01514
n_activity=2300 dram_eff=0.3748
bk0: 0a 56929i bk1: 0a 56931i bk2: 0a 56932i bk3: 0a 56933i bk4: 20a 56873i bk5: 24a 56848i bk6: 64a 56732i bk7: 64a 56685i bk8: 64a 56735i bk9: 64a 56704i bk10: 56a 56575i bk11: 52a 56597i bk12: 0a 56925i bk13: 0a 56926i bk14: 0a 56927i bk15: 0a 56929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00565617
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56929 n_nop=56487 n_act=8 n_pre=0 n_req=230 n_rd=408 n_write=26 bw_util=0.01525
n_activity=2284 dram_eff=0.38
bk0: 0a 56929i bk1: 0a 56930i bk2: 0a 56930i bk3: 0a 56932i bk4: 20a 56840i bk5: 24a 56815i bk6: 64a 56708i bk7: 64a 56615i bk8: 64a 56727i bk9: 64a 56671i bk10: 56a 56630i bk11: 52a 56579i bk12: 0a 56925i bk13: 0a 56926i bk14: 0a 56927i bk15: 0a 56929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0134027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56929 n_nop=56493 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.01504
n_activity=2178 dram_eff=0.393
bk0: 0a 56929i bk1: 0a 56930i bk2: 0a 56931i bk3: 0a 56932i bk4: 20a 56846i bk5: 24a 56811i bk6: 64a 56663i bk7: 64a 56561i bk8: 64a 56720i bk9: 64a 56649i bk10: 54a 56621i bk11: 52a 56582i bk12: 0a 56923i bk13: 0a 56925i bk14: 0a 56928i bk15: 0a 56928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0196736
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56929 n_nop=56496 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01493
n_activity=2132 dram_eff=0.3987
bk0: 0a 56928i bk1: 0a 56929i bk2: 0a 56929i bk3: 0a 56929i bk4: 20a 56870i bk5: 24a 56824i bk6: 64a 56664i bk7: 64a 56643i bk8: 64a 56729i bk9: 64a 56630i bk10: 52a 56541i bk11: 52a 56549i bk12: 0a 56926i bk13: 0a 56927i bk14: 0a 56927i bk15: 0a 56927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.024715

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1853, Miss = 105, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 2125, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1816, Miss = 104, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 2146, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1799, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1724, Miss = 102, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1785, Miss = 102, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1700, Miss = 102, Miss_rate = 0.060, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 5277, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1693, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2087, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1687, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25692
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0476
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=50642
icnt_total_pkts_simt_to_mem=45292
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.475
	minimum = 6
	maximum = 16
Network latency average = 8.2125
	minimum = 6
	maximum = 13
Slowest packet = 51346
Flit latency average = 6.5307
	minimum = 6
	maximum = 9
Slowest flit = 95873
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00396648
	minimum = 0.00267738 (at node 0)
	maximum = 0.00803213 (at node 2)
Accepted packet rate average = 0.00396648
	minimum = 0.00267738 (at node 0)
	maximum = 0.00803213 (at node 2)
Injected flit rate average = 0.0113045
	minimum = 0.00267738 (at node 0)
	maximum = 0.0334672 (at node 18)
Accepted flit rate average= 0.0113045
	minimum = 0.00267738 (at node 20)
	maximum = 0.0294511 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9189 (8 samples)
	minimum = 6 (8 samples)
	maximum = 128 (8 samples)
Network latency average = 14.3179 (8 samples)
	minimum = 6 (8 samples)
	maximum = 91.5 (8 samples)
Flit latency average = 13.6268 (8 samples)
	minimum = 6 (8 samples)
	maximum = 90 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0321816 (8 samples)
	minimum = 0.0205791 (8 samples)
	maximum = 0.0902656 (8 samples)
Accepted packet rate average = 0.0321816 (8 samples)
	minimum = 0.0205791 (8 samples)
	maximum = 0.0902656 (8 samples)
Injected flit rate average = 0.0630797 (8 samples)
	minimum = 0.0357349 (8 samples)
	maximum = 0.138232 (8 samples)
Accepted flit rate average = 0.0630797 (8 samples)
	minimum = 0.0341999 (8 samples)
	maximum = 0.207003 (8 samples)
Injected packet size average = 1.96012 (8 samples)
Accepted packet size average = 1.96012 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 20393 (inst/sec)
gpgpu_simulation_rate = 958 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 44558.066406 (ms)

