{
	"PFIC": {
		"info": "List of PFIC-related registers",
		"table": "3-2",

		"registers": {
			"R32_PFIC_ISR1": {
				"name": "R32_PFIC_ISR1",
				"address": "0x00",
				"info": "PFIC interrupt enable status register 1",
				"reset_value": "0x0000032C",
				"bits_fields": [
					{
						"range": "31:12",
						"name": "INTENSTA",
						"access": "RO",
						"reset_value": "0",
						"info": "Interrupts current enable status bits for interrupt numbers 31 and below. 1: Enable the current number interrupt; 0: Disable the current number interrupt."
					},
					{
						"range": "11:0",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved. Reset, NMI, EXC, ECALL, and other interrupt bits. The same below."
					}
				]
			},
			"R32_PFIC_ISR2": {
				"name": "R32_PFIC_ISR2",
				"address": "0x04",
				"info": "PFIC interrupt enable status register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:8",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "7:0",
						"name": "INTENSTA",
						"access": "RO",
						"reset_value": "0",
						"info": "Interrupts current enable status bits for interrupt numbers 32 and above. 1: Enable the current number interrupt; 0: Disable the current number interrupt."
					}
				]
			},
			"R32_PFIC_IPR1": {
				"name": "R32_PFIC_IPR1",
				"address": "0x20",
				"info": "PFIC interrupt pending status register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:0",
						"name": "PENDSTA",
						"access": "RO",
						"reset_value": "0",
						"info": "Interrupts current pending status bits for interrupt numbers 31 and below. 1: Current number interrupt has been pending; 0: Current number interrupt is not pending."
					}
				]
			},
			"R32_PFIC_IPR2": {
				"name": "R32_PFIC_IPR2",
				"address": "0x24",
				"info": "PFIC interrupt pending status register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:0",
						"name": "PENDSTA",
						"access": "RO",
						"reset_value": "0",
						"info": "Interrupts current pending status bits for interrupt numbers 32 and above. 1: Current number interrupt has been pending; 0: Current number interrupt is not pending."
					}
				]
			},
			"R32_PFIC_ITHRESDR": {
				"name": "R32_PFIC_ITHRESDR",
				"address": "0x40",
				"info": "PFIC interrupt priority threshold configuration register",	 
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:8",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "7:0",
						"name": "THRESHOLD",
						"access": "RW",
						"reset_value": "0",
						"info": "Interrupt priority threshold setting value. If the interrupt priority value is lower than the current setting value, interrupt service will not be performed when suspended. When this register is 0, the threshold register function is invalid. Bits [7:5]: Priority threshold. Bits [4:0]: Reserved; always 0; invalid if writing."
					}
				]
			},
			"R32_PFIC_GISR": {
				"name": "R32_PFIC_GISR",
				"address": "0x4C",
				"info": "PFIC interrupt global status register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:14",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "13",
						"name": "CPU_LOCK_STA",
						"access": "RO",
						"reset_value": "0",
						"info": "The current core is locked: 1: Locked; 0: Not locked."
					},
					{
						"range": "12",
						"name": "CPU_DBG_MODE",
						"access": "RO",
						"reset_value": "0",
						"info": "The current core is in the debug state: 1: Debugging; 0: Non-debugging."
					},
					{
						"range": "11",
						"name": "CPU_GL0BL_IE",
						"access": "RO",
						"reset_value": "0",
						"info": "Global interrupt enable: 1: Enable interrupt; 0: Disable interrupt."
					},
					{
						"range": "10",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "9",
						"name": "GPENDSTA",
						"access": "RO",
						"reset_value": "0",
						"info": "Whether there is interrupt pending currently: 1: Yes; 0: No."
					},
					{
						"range": "8",
						"name": "GACTSTA",
						"access": "RO",
						"reset_value": "0",
						"info": "Whether the interrupt is executed currently: 1: Yes; 0: No."
					},
					{
						"range": "7:0",
						"name": "NESTSTA",
						"access": "RO",
						"reset_value": "0",
						"info": "Current interrupt nesting status, supports 2-level nesting. [1:0] valid: 3: Level 2 interrupt in process; 1: Level 1 interrupt in process; 0: No interrupt occurs; Others: Impossible condition."
					}
				]
			},
			"R32_PFIC_IDCFGR": {
				"name": "R32_PFIC_IDCFGR",
				"address": "0x50",
				"info": "PFIC fast interrupt ID configuration register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": [
					{
						"range": "31:24",
						"name": "FIID3",
						"access": "RW",
						"reset_value": "0",
						"info": "Configure interrupt number of fast interrupt 3."
					},
					{
						"range": "23:16",
						"name": "FIID2",
						"access": "RW",
						"reset_value": "0",
						"info": "Configure interrupt number of fast interrupt 2."
					},
					{
						"range": "15:8",
						"name": "FIID1",
						"access": "RW",
						"reset_value": "0",
						"info": "Configure interrupt number of fast interrupt 1."
					},
					{
						"range": "7:0",
						"name": "FIID0",
						"access": "RW",
						"reset_value": "0",
						"info": "Configure interrupt number of fast interrupt 0."
					}
				]
			},
			"R32_PFIC_FIADDRR0": {
				"name": "R32_PFIC_FIADDRR0",
				"address": "0x60",
				"info": "PFIC fast interrupt 0 address register",
				"reset_value": "0xXXXXXXX0",
				"bits_fields": [
					{
						"range": "31:1",
						"name": "ADDR0",
						"access": "RW",
						"reset_value": "0",
						"info": "Fast interrupt 0 service program address bit[31:1], bit0 is 0."
					},
					{
						"range": "0",
						"name": "FI0EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Fast interrupt 0 channel enable bit: 1: Enable fast interrupt 0 channel; 0: Disable."
					}
				]
			},
			"R32_PFIC_FIADDRR1": {
				"name": "R32_PFIC_FIADDRR1",
				"address": "0x64",
				"info": "PFIC fast interrupt 1 address register",
				"reset_value": "0xXXXXXXX0",
				"bits_fields": [
					{
						"range": "31:1",
						"name": "ADDR1",
						"access": "RW",
						"reset_value": "0",
						"info": "Fast interrupt 1 service program address bit[31:1], bit0 is 0."
					},
					{
						"range": "0",
						"name": "FI1EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Fast interrupt 1 channel enable bit: 1: Enable fast interrupt 1 channel; 0: Disable."
					}
				]
			},
			"R32_PFIC_FIADDRR2": {
				"name": "R32_PFIC_FIADDRR2",
				"address": "0x68",
				"info": "PFIC fast interrupt 2 address register",
				"reset_value": "0xXXXXXXX0",
				"bits_fields": [
					{
						"range": "31:1",
						"name": "ADDR2",
						"access": "RW",
						"reset_value": "0",
						"info": "Fast interrupt 2 service program address bit[31:1], bit0 is 0."
					},
					{
						"range": "0",
						"name": "FI2EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Fast interrupt 2 channel enable bit: 1: Enable fast interrupt 2 channel; 0: Disable."
					}
				]
			},
			"R32_PFIC_FIADDRR3": {
				"name": "R32_PFIC_FIADDRR3",
				"address": "0x6C",
				"info": "PFIC fast interrupt 3 address register",
				"reset_value": "0xXXXXXXX0",
				"bits_fields": [
					{
						"range": "31:1",
						"name": "ADDR3",
						"access": "RW",
						"reset_value": "0",
						"info": "Fast interrupt 3 service program address bit[31:1], bit0 is 0."
					},
					{
						"range": "0",
						"name": "FI3EN",
						"access": "RW",
						"reset_value": "0",
						"info": "Fast interrupt 3 channel enable bit: 1: Enable fast interrupt 3 channel; 0: Disable."
					}
				]
			},
			"R32_PFIC_IENR1": {
				"name": "R32_PFIC_IENR1",
				"address": "0x100",
				"info": "PFIC interrupt enable set register",
				"reset_value": "1",
				"bits_fields": [
					{
						"range": "31:12",
						"name": "INTEN",
						"access": "WO",
						"reset_value": "0",
						"info": "Enable bits for interrupts 31 and below. Writing 1 enables the corresponding interrupt; writing 0 has no effect."
					},
					{
						"range": "11:0",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					}
				]
			},
			"R32_PFIC_IENR2": {
				"name": "R32_PFIC_IENR2",
				"address": "0x00000000",
				"info": "0x104 PFIC interrupt enable set register",
				"reset_value": "2",
				"bits_fields": [
					{
						"range": "31:8",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "7:0",
						"name": "INTEN",
						"access": "WO",
						"reset_value": "0",
						"info": "Enable bits for interrupts 32 and above. Writing 1 enables the corresponding interrupt; writing 0 has no effect."
					}
				]
			},
			"R32_PFIC_IRER1": {
				"name": "R32_PFIC_IRER1",
				"address": "0x00000000",
				"info": "0x180 PFIC interrupt enable clear register",
				"reset_value": "1",
				"bits_fields": [
					{
						"range": "31:12",
						"name": "INTRESET",
						"access": "WO",
						"reset_value": "0",
						"info": "Enable bits for interrupts 31 and below for reset. Writing 1 enables the corresponding interrupt reset; writing 0 has no effect."
					},
					{
						"range": "11:0",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					}
				]
			},
			"R32_PFIC_IRER2": {
				"name": "R32_PFIC_IRER2",
				"address": "0x00000000",
				"info": "0x184 PFIC interrupt enable clear register",
				"reset_value": "2",
				"bits_fields": [
					{
						"range": "31:8",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "7:0",
						"name": "INTEN",
						"access": "WO",
						"reset_value": "0",
						"info": "Enable bits for interrupts 32 and above. Writing 1 enables the corresponding interrupt; writing 0 has no effect."
					}
				]
			},
			"R32_PFIC_IPSR1": {
				"name": "R32_PFIC_IPSR1",
				"address": "0x00000000",
				"info": "0x200 PFIC interrupt pending set register",
				"reset_value": "1",
				"bits_fields": [
					{
						"range": "31:0",
						"name": "PENDSET",
						"access": "WO",
						"reset_value": "0",
						"info": "Set the pending status for interrupts 31 and below. Writing 1 sets the interrupt as pending; writing 0 has no effect."
					}
				]
			},
			"R32_PFIC_IPSR2": {
				"name": "R32_PFIC_IPSR2",
				"address": "0x00000000",
				"info": "0x204 PFIC interrupt pending set register",
				"reset_value": "2",
				"bits_fields": [
					{
						"range": "31:8",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved."
					},
					{
						"range": "7:0",
						"name": "PENDSET",
						"access": "WO",
						"reset_value": "0",
						"info": "Set the pending status for interrupts 32 and above. Writing 1 sets the interrupt as pending; writing 0 has no effect."
					}
				]
			},
			"R32_PFIC_IPRR1": {
				"name": "R32_PFIC_IPRR1",
				"address": "0x00000000",
				"info": "0x280 PFIC interrupt pending clear register",
				"reset_value": "1",
				"bits_fields": {
					"register": {
						"name": "PENDSET",
						"bit_range": "31:0",
						"access": "WO",
						"reset_value": 0,
						"description": "Clears the pending status for interrupts 31 and below. Writing 1 clears the pending status for the corresponding interrupt; writing 0 has no effect."
					}
				}
			},
			"R32_PFIC_IPRR2": {
				"name": "R32_PFIC_IPRR2",
				"address": "0x00000000",
				"info": "0x284 PFIC interrupt pending clear register",
				"reset_value": "2",
				"bits_fields": [
					{
						"name": "PENDSET",
						"bit_range": "31:8",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "PENDSET",
						"bit_range": "7:0",
						"access": "WO",
						"reset_value": 0,
						"description": "32# and above interrupts pending clear. Writing 1 clears the pending status for the corresponding interrupt; writing 0 has no effect."
					}
				]
			},
			"R32_PFIC_IACTR1": {
				"name": "R32_PFIC_IACTR1",
				"address": "0x00000000",
				"info": "0x300 PFIC interrupt activation status register",
				"reset_value": "1",
				"bits_fields": [
					{
						"name": "IACTS",
						"bit_range": "31:0",
						"access": "RO",
						"reset_value": 0,
						"description": "Interrupt activation status for interrupts 31 and below. A value of 1 indicates the current interrupt is executing; 0 indicates it is not executing."
					}
				]
			},
			"R32_PFIC_IACTR2": {
				"name": "R32_PFIC_IACTR2",
				"address": "0x00000000",
				"info": "0x304 PFIC interrupt activation status register",
				"reset_value": "2",
				"bits_fields": [
					{
						"name": "IACTS",
						"bit_range": "31:8",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "IACTS",
						"bit_range": "7:0",
						"access": "RO",
						"reset_value": 0,
						"description": "Interrupt activation status for interrupts 32 and above. 1 means the interrupt is currently executing; 0 means it is not executing."
					}
				]
			},
			"R32_PFIC_IPRIORx": {
				"name": "R32_PFIC_IPRIORx",
				"address": "0x00000000",
				"info": "0x400 PFIC interrupt priority configuration",
				"reset_value": "register",
				"bits_fields": [

				]
			},
			"R32_PFIC_SCTLR": {
				"name": "R32_PFIC_SCTLR",
				"address": "0x00000000",
				"info": "0xD10 PFIC system control register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "SYSRESET",
						"bit_range": "31",
						"access": "WO",
						"description": "System reset. Cleared to 0 automatically. Writing 1 is valid, writing 0 is invalid."
					},
					{
						"name": "Reserved",
						"bit_range": "30:6",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "SETEVENT",
						"bit_range": "5",
						"access": "WO",
						"description": "Set event to wake up the WFE."
					},
					{
						"name": "SEVONPEND",
						"bit_range": "4",
						"access": "RW",
						"reset_value": 0,
						"description": "Setting a new interrupt into the pending state as a wakeup event allows you to wake up the system after a WFE instruction, or immediately after the next execution of the instruction. 1: New interrupt enters pending state as wake-up event; 0: Does not."
					},
					{
						"name": "WFITOWFE",
						"bit_range": "3",
						"access": "RW",
						"reset_value": 0,
						"description": "The WFI command is executed as WFE. 1: subsequent WFI command is deemed WFE; 0: No action."
					},
					{
						"name": "SLEEPDEEP",
						"bit_range": "2",
						"access": "RW",
						"description": "Low-power mode control: 1 = deep sleep; 0 = sleep."
					},
					{
						"name": "SLEEPONEXIT",
						"bit_range": "1",
						"access": "RW",
						"description": "Controls system status after interrupt service routine: 1 = system enters low-power mode; 0 = system goes to main program."
					},
					{
						"name": "Reserved",
						"bit_range": "0",
						"access": "RO",
						"description": "Reserved."
					}
				]
			}			
		}	
	},

	"STK": {
		"info": "STK-related registers list",
		"table": "3-3",

		"registers": {
			"R32_STK_CTRL": {
				"name": "R32_STK_CTRL",
				"address": "0x00",
				"info": "System count control register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:5",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "MODE",
						"bit_range": "4",
						"access": "RW",
						"description": "Count mode."
					},
					{
						"name": "STRE",
						"bit_range": "3",
						"access": "RW",
						"reset_value": 1,
						"description": "Downcount control: 1 for downcount; 0 for upcount. Auto reload enabled: counts up to comparison value then down to 0."
					},
					{
						"name": "STCLK",
						"bit_range": "2",
						"access": "RW",
						"reset_value": 0,
						"description": "Counter clock source select: 1 for HCLK; 0 for HCLK/8."
					},
					{
						"name": "STIE",
						"bit_range": "1",
						"access": "RW",
						"reset_value": 0,
						"description": "Counter interrupt enable: 1 enables interrupt; 0 no interrupt."
					},
					{
						"name": "STE",
						"bit_range": "0",
						"access": "RW",
						"reset_value": 0,
						"description": "System counter enable: 1 enables system counter STK; 0 disables system counter and stops counting."
					}
				]
			},
			"R32_STK_SR": {
				"name": "R32_STK_SR",
				"address": "0x04",
				"info": "System count status register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31",
						"access": "RW",
						"reset_value": 0,
						"description": "Software interrupt (SWI) trigger enable: 1 triggers software interrupt; 0 turns off trigger. Note: Must be cleared after entering SWI to avoid continuous trigger."
					},
					{
						"name": "Reserved",
						"bit_range": "30:1",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "CNTIF",
						"bit_range": "0",
						"access": "RW0",
						"reset_value": 0,
						"description": "Count value compare flag; writing 0 clears flag, writing 1 invalid. Flag indicates: 1 = upcount to comparison value then downcount to 0; 0 = not reached comparison value."
					}
				]
			},
			"R32_STK_CNTL": {
				"name": "R32_STK_CNTL",
				"address": "0x08",
				"info": "System counter low register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "CNTL",
						"bit_range": "31:0",
						"access": "RW",
						"reset_value": "XXXXXXXXh",
						"description": "STK counter count value lower 32 bits."
					}
				]
			},
			"R32_STK_CMPLR": {
				"name": "R32_STK_CMPLR",
				"address": "0x10",
				"info": "Count reloaded low register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "CMPL",
						"bit_range": "31:0",
						"access": "RW",
						"reset_value": "XXXXXXXXh",
						"description": "Set reloaded counter value lower 32 bits."
					}
				]
			}
		}
	},

	"SYS": {
		"info": "SYS-related registers list",
		"table": "4-1",

		"registers": {
			"R8_SAFE_MODE_CTRL": {
				"name": "R8_SAFE_MODE_CTRL",
				"address": "0x40001010",
				"info": "Safe access mode control register",
				"reset_value": "0x01",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:5",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_XROM_312M_SEL",
						"bit_range": "4",
						"access": "RW",
						"description": "XROM clock selection: 1 for 312MHz; 0 for 624MHz."
					},
					{
						"name": "Reserved",
						"bit_range": "3:1",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_SAFE_AUTO_EN",
						"bit_range": "0",
						"access": "RW",
						"reset_value": 1,
						"description": "Safe register auto-shutdown enable: 1 to enable; 0 to disable."
					}
				]
			},
			"R8_SAFE_CLK_CTRL": {
				"name": "R8_SAFE_CLK_CTRL",
				"address": "0x40001011",
				"info": "Safe access clock control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:3",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "RB_CLK_OFF_LED",
						"bit_range": "2",
						"access": "RWA",
						"reset_value": 0,
						"description": "LED main frequency clock off enable: 1 = Off, 0 = On."
					},
					{
						"name": "RB_CLK_OFF_ADC",
						"bit_range": "1",
						"access": "RWA",
						"reset_value": 0,
						"description": "ADC main frequency clock off enable: 1 = Off, 0 = On."
					},
					{
						"name": "RB_CLK_OFF_NFC",
						"bit_range": "0",
						"access": "RWA",
						"reset_value": 0,
						"description": "NFC main frequency clock off enable: 1 = Off, 0 = On."
					}
				]
			},
			"R8_SAFE_DEBUG_CTRL": {
				"name": "R8_SAFE_DEBUG_CTRL",
				"address": "0x40001012",
				"info": "Safe access debug control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:5",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "RB_DEBUG_DIS",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "DEBUG off enable: 1 to turn Off debug; 0 to keep On."
					},
					{
						"name": "Reserved",
						"bit_range": "3:0",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					}
				]
			},
			"R8_SAFE_LRST_CTRL": {
				"name": "R8_SAFE_LRST_CTRL",
				"address": "0x40001013",
				"info": "Safe access long-time reset control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:5",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "RB_IWDG_RST_EN",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "IWDG reset enable: 1 for power-on reset; 0 for global reset."
					},
					{
						"name": "Reserved",
						"bit_range": "3:2",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "RB_LONG_TIM_SEL",
						"bit_range": "1",
						"access": "RWA",
						"reset_value": 0,
						"description": "Long reset time selection: 1 for 31ms; 0 for 18ms."
					},
					{
						"name": "RB_LONG_RST_EN",
						"bit_range": "0",
						"access": "RWA",
						"reset_value": 0,
						"description": "Long reset enable."
					}
				]
			},
			"R8_SAFE_ACCESS_SIG": {
				"name": "R8_SAFE_ACCESS_SIG",
				"address": "0x40001040",
				"info": "Safe access sign register",
				"reset_value": "0xX2",
				"bits_fields": [
					{
						"name": "R8_SAFE_ACCESS_S",
						"bit_range": "7:0",
						"access": "IG WO",
						"reset_value": 0,
						"description": "Secure access sign register. Writing sequence 0x57 then 0xA8 enters secure access mode for about 112 clock cycles. Writing any other value exits secure mode."
					},
					{
						"name": "RB_CHIP_ID1",
						"bit_range": "7",
						"access": "RO",
						"reset_value": 1,
						"description": "Chip type identification bit 1."
					},
					{
						"name": "RB_SAFE_ACC_TIMER_X",
						"bit_range": "6:4",
						"access": "RO",
						"description": "Current safe access time count."
					},
					{
						"name": "RB_SAFE_ACC_ACT",
						"bit_range": "3",
						"access": "RO",
						"reset_value": 0,
						"description": "Current secure access mode status: 1 = unlocked/writable; 0 = locked (RWA registers protected)."
					},
					{
						"name": "RB_CHIP_ID0",
						"bit_range": "2",
						"access": "RO",
						"reset_value": 0,
						"description": "Chip type identification bit 0."
					},
					{
						"name": "RB_SAFE_ACC_MODE",
						"bit_range": "1:0",
						"access": "RO",
						"reset_value": 1,
						"description": "Current safe access mode status: 11 indicates safe mode (RWA writable), others non-secure mode."
					}
				]
			},
			"R8_CHIP_ID": {
				"name": "R8_CHIP_ID",
				"address": "0x40001041",
				"info": "Chip ID register",
				"reset_value": "0x93/0x92/0x90",
				"bits_fields": [
					{
						"name": "R8_CHIP_ID",
						"bit_range": "7:0",
						"access": "RF",
						"reset_value": "93h\n92h\n91h",
						"description": "Chip identification code. Fixed values: CH585 = 0x93, CH584 = 0x92, CH585C = 0x91."
					}
				]
			},
			"R8_SAFE_ACCESS_ID": {
				"name": "R8_SAFE_ACCESS_ID",
				"address": "0x40001042",
				"info": "Safe access ID register",
				"reset_value": "0x0C",
				"bits_fields": [
					{
						"name": "R8_SAFE_ACCESS_ID",
						"bit_range": "7:0",
						"access": "RF",
						"reset_value": 12,
						"description": "Fixed reset value register indicating safe access ID with value 0x0C."
					}
				]
			},
			"R8_WDOG_COUNT": {
				"name": "R8_WDOG_COUNT",
				"address": "0x40001043",
				"info": "Watchdog counter register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "R8_WDOG_COUNT",
						"bit_range": "7:0",
						"access": "RW",
						"description": "Watchdog counter with preset initial value, which increases automatically continuously. It cycles from 0xFF to 0x00 then continues. Counting period is 131072/Fsys."
					}
				]
			},
			"R8_RESET_STATUS": {
				"name": "R8_RESET_STATUS",
				"address": "0x40001044",
				"info": "Reset status register",
				"reset_value": "0x01",
				"bits_fields": [
					{
						"name": "RB_ROM_CODE_WE",
						"bit_range": "7:6",
						"access": "RWA",
						"reset_value": 0,
						"description": "Erase/program enable bit of FlashROM program storage area CodeFlash: 00 = Write-protect all; 01 = Permit erasing 129K-240K; 11 = Permit erasing 0-240K."
					},
					{
						"name": "RB_ROM_CODE_WE",
						"bit_range": "7",
						"access": "RWA",
						"reset_value": 0,
						"description": "Erase/program enable bit of FlashROM code storage area CodeFlash (0-128K): 1 = Allow erasing/programming; 0 = Write-protected."
					},
					{
						"name": "RB_ROM_DATA_WE",
						"bit_range": "6",
						"access": "RWA",
						"reset_value": 0,
						"description": "Erase/program enable bit of FlashROM data storage area CodeFlash (0-240K): 1 = Allow erasing/programming; 0 = Write-protected."
					},
					{
						"name": "RB_ROM_CTRL_EN",
						"bit_range": "5",
						"access": "RWA",
						"reset_value": 0,
						"description": "FlashROM access control interface enable: 1 = Allow control."
					},
					{
						"name": "RB_ROM_CODE_OFS",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "Starting offset address select for user program code in FlashROM: 0 = 0x000000; 1 = 0x040000 (skip first 256KB)."
					},
					{
						"name": "Reserved",
						"bit_range": "3",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "RB_RESET_FLAG",
						"bit_range": "2:0",
						"access": "RO",
						"reset_value": 0,
						"description": "Last reset status: 000 = Software reset SR; 001 = Power-on reset RPOR; 010 = Watchdog timeout reset; 011 = External manual reset MR; 101 = Reset GRWSM from power-down wake-up; 100/110/111 = Wake-up reset LRW."
					}
				]
			},
			"R8_GLOB_ROM_CFG": {
				"name": "R8_GLOB_ROM_CFG",
				"address": "0x40001044",
				"info": "FlashROM application configuration register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_GLOB_CFG_INFO": {
				"name": "R8_GLOB_CFG_INFO",
				"address": "0x40001045",
				"info": "Global configuration information status register",
				"reset_value": "0xX8",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:6",
						"access": "RO",
						"reset_value": 3,
						"description": "Reserved."
					},
					{
						"name": "RB_BOOT_LOADER",
						"bit_range": "5",
						"access": "RO",
						"reset_value": 1,
						"description": "Bootloader status: 1 means currently in bootloader; 0 means currently in user program."
					},
					{
						"name": "RB_CFG_DEBUG_EN",
						"bit_range": "4",
						"access": "RO",
						"reset_value": 0,
						"description": "Simulation debug interface enable: 1 enables FlashROM read and debug; 0 disables."
					},
					{
						"name": "RB_CFG_BOOT_EN",
						"bit_range": "3",
						"access": "RO",
						"reset_value": 1,
						"description": "System bootloader enable status: 1 enabled; 0 disabled."
					},
					{
						"name": "RB_CFG_RESET_EN",
						"bit_range": "2",
						"access": "RO",
						"reset_value": 0,
						"description": "External manual reset enable status (RST#): 1 enabled; 0 disabled."
					},
					{
						"name": "Reserved",
						"bit_range": "1",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "RB_CFG_ROM_READ",
						"bit_range": "0",
						"access": "RO",
						"reset_value": 0,
						"description": "Code and data protection status in FlashROM: 1 = External programmer readable; 0 = Protected/secret."
					}
				]
			},
			"R8_RST_WDOG_CTRL": {
				"name": "R8_RST_WDOG_CTRL",
				"address": "0x40001046",
				"info": "Watchdog and reset configuration register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:5",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "RB_WDOG_INT_FLAG",
						"bit_range": "4",
						"access": "RW1Z",
						"reset_value": 0,
						"description": "Watchdog timer interrupt flag: 1 indicates watchdog count overflow (R8_WDOG_COUNT wrapped from 0xFF to 0x00); 0 indicates no overflow. Write 1 or reload R8_WDOG_COUNT or execute SETEVENT to clear."
					},
					{
						"name": "Reserved",
						"bit_range": "3",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "RB_WDOG_INT_EN",
						"bit_range": "2",
						"access": "RWA",
						"reset_value": 0,
						"description": "Watchdog timer interrupt enable: 1 enables interrupt generation after watchdog count overflow; 0 disables interrupt."
					},
					{
						"name": "RB_WDOG_RST_EN",
						"bit_range": "1",
						"access": "RWA",
						"reset_value": 0,
						"description": "Watchdog timeout reset enable bit: 1 = Enable system reset after watchdog count overflow; 0 = Only use as a timer. Note: Once set to 1, software resets do not affect RB_RESET_FLAG."
					},
					{
						"name": "RB_SOFTWARE_RESET",
						"bit_range": "0",
						"access": "WA/WZ",
						"description": "System software reset control: Write 1 to perform software reset; 0 means no action. This bit clears automatically after reset."
					}
				]
			},
			"R8_GLOB_RESET_KEEP": {
				"name": "R8_GLOB_RESET_KEEP",
				"address": "0x40001047",
				"info": "Reset keep register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "R8_GLOB_RESET_KEEP",
						"bit_range": "7:0",
						"access": "RW",
						"description": "Reset keep register. Its value is not affected by manual reset, software reset, watchdog reset, or ordinary wake-up reset. Only cleared by power-on reset or GRWSM."
					}
				]
			},
			"R32_FLASH_DATA": {
				"name": "R32_FLASH_DATA",
				"address": "0x40001800",
				"info": "FlashROM word data register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			},
			"R32_FLASH_CONTROL": {
				"name": "R32_FLASH_CONTROL",
				"address": "0x40001804",
				"info": "FlashROM control register",
				"reset_value": "0x074000XX",
				"bits_fields": []
			},
			"R8_FLASH_DATA": {
				"name": "R8_FLASH_DATA",
				"address": "0x40001804",
				"info": "FlashROM byte data register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_FLASH_CTRL": {
				"name": "R8_FLASH_CTRL",
				"address": "0x40001806",
				"info": "FlashROM access control register",
				"reset_value": "0x40",
				"bits_fields": []
			},
			"R8_FLASH_CFG": {
				"name": "R8_FLASH_CFG",
				"address": "0x40001807",
				"info": "FlashROM access configuration register",
				"reset_value": "0x07",
				"bits_fields": []
			}
		}	
	},

	"PWR": {
		"info": "List of PWR-related registers",
		"table": "5-1",

		"registers": {
			"R8_SLP_CLK_OFF0": {
				"name": "R8_SLP_CLK_OFF0",
				"address": "0x4000100C",
				"info": "Sleep clock control register 0",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "RB_SLP_CLK_UART3",
						"bit_range": "7",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock source of UART3: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_UART2",
						"bit_range": "6",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock source of UART2: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_UART1",
						"bit_range": "5",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock source of UART1: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_UART0",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock source of UART0: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_TMR3",
						"bit_range": "3",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock source of timer 3: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_TMR2",
						"bit_range": "2",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock source of timer 2: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_TMR1",
						"bit_range": "1",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock source of timer 1: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_TMR0",
						"bit_range": "0",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock source of timer 0: 1 = Disable clock; 0 = Enable clock."
					}
				]
			},
			"R8_SLP_CLK_OFF1": {
				"name": "R8_SLP_CLK_OFF1",
				"address": "0x4000100D",
				"info": "Sleep clock control register 1",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "RB_SLP_CLK_BLE",
						"bit_range": "7",
						"access": "RWA",
						"reset_value": 1,
						"description": "Clock source of BLE controller: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_LCD_",
						"bit_range": "6",
						"access": "RWA",
						"reset_value": 0,
						"description": "LCD clock source: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_USB2",
						"bit_range": "5",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock source of high-speed USB controller: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_USB",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock source of full-speed USB controller: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_I2C",
						"bit_range": "3",
						"access": "RWA",
						"reset_value": 0,
						"description": "I2C clock source: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_PWMX",
						"bit_range": "2",
						"access": "RWA",
						"reset_value": 0,
						"description": "PWMx clock source: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_SPI1",
						"bit_range": "1",
						"access": "RWA",
						"reset_value": 0,
						"description": "SPI1 clock source: 1 = Disable clock; 0 = Enable clock."
					},
					{
						"name": "RB_SLP_CLK_SPI0",
						"bit_range": "0",
						"access": "RWA",
						"reset_value": 0,
						"description": "SPI0 clock source: 1 = Disable clock; 0 = Enable clock."
					}
				]
			},
			"R8_SLP_WAKE_CTRL": {
				"name": "R8_SLP_WAKE_CTRL",
				"address": "0x4000100E",
				"info": "Wakeup event configuration register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "RB_GPIO_WAKE_MODE",
						"bit_range": "7",
						"access": "RWA",
						"reset_value": 0,
						"description": "GPIO edge wakeup mode enable: 1 = Edge Wakeup (depending on polarity); 0 = Level Wakeup."
					},
					{
						"name": "RB_WAKE_EV_MODE",
						"bit_range": "6",
						"access": "RWA",
						"reset_value": 0,
						"description": "Wake-up event internal memory mode enable: 1 = Enable memory support for short-pulse event wake-up; 0 = Disable memory, event must remain valid until wake-up."
					},
					{
						"name": "RB_SLP_BAT_WAKE",
						"bit_range": "5",
						"access": "RWA",
						"reset_value": 0,
						"description": "Enable battery low voltage event wake-up system: 1 = Enable; 0 = Disable."
					},
					{
						"name": "RB_SLP_GPIO_WAKE",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "Enable GPIO event wake-up system: 1 = Enable; 0 = Disable."
					},
					{
						"name": "RB_SLP_RTC_WAKE",
						"bit_range": "3",
						"access": "RWA",
						"reset_value": 0,
						"description": "Enable RTC event wake-up system: 1 = Enable; 0 = Disable."
					},
					{
						"name": "RB_GPIO_EDGE_WAKE",
						"bit_range": "2",
						"access": "RWA",
						"reset_value": 1,
						"description": "GPIO edge wake-up mode selection: 1 = Any edge; 0 = Edge determined by polarity. Note: Any edge only supported for WFE."
					},
					{
						"name": "RB_SLP_USB2_WAKE",
						"bit_range": "1",
						"access": "RWA",
						"reset_value": 0,
						"description": "Enable high-speed USB event wake-up system: 1 = Enable; 0 = Disable."
					},
					{
						"name": "RB_SLP_USB_WAKE",
						"bit_range": "0",
						"access": "RWA",
						"reset_value": 0,
						"description": "Enable full-speed USB event wake-up system: 1 = Enable; 0 = Disable."
					}
				]
			},
			"R8_SLP_POWER_CTRL": {
				"name": "R8_SLP_POWER_CTRL",
				"address": "0x4000100F",
				"info": "Peripheral sleep power control register",
				"reset_value": "0x20",
				"bits_fields": [
					{
						"name": "RB_RAM_RETENT_LV",
						"bit_range": "7:6",
						"access": "RWA",
						"reset_value": 0,
						"description": "Auxiliary power low voltage enabled during SRAM sleep: 00 = Disable; 01 = low-power mode 1; 10 = low-power mode 2; 11 = low-power mode 3."
					},
					{
						"name": "RB_CLK_OFF_RAMR",
						"bit_range": "5",
						"access": "RWA",
						"reset_value": 0,
						"description": "SRAM clock control of RAM32K: 1 = Disable; 0 = Enable."
					},
					{
						"name": "RB_CLK_OFF_RAMX",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "Clock control of main SRAM (RAM96K): 1 = Disable; 0 = Enable."
					},
					{
						"name": "Reserved",
						"bit_range": "3",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "RB_CLK_OFF_UTMI",
						"bit_range": "2",
						"access": "RWA",
						"reset_value": 0,
						"description": "Utmi_clk clock source: 1 = Disable; 0 = Enable."
					},
					{
						"name": "RB_WAKE_DLY_MOD",
						"bit_range": "1:0",
						"access": "RWA",
						"reset_value": 3,
						"description": "Delay cycle select after wake-up: 11 = No delay (8 cycles + TSUCLK, disabled); 10 = Ultra short delay (70 cycles + TSUCLK); 01 = Short delay (520 cycles + TSUCLK, recommended); 00 = Long delay (3590 cycles + TSUCLK). TSUCLK depends on sleep mode and clock configuration."
					}
				]
			},
			"R16_POWER_PLAN": {
				"name": "R16_POWER_PLAN",
				"address": "0x40001020",
				"info": "Sleep power management register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "RB_PWR_PLAN_EN",
						"bit_range": "15",
						"access": "RWA/WZ",
						"reset_value": 0,
						"description": "Sleep power planning control enable: 1: Enable planning; 0: Disable or end planning. The power planning is enabled for execution when entering sleep or power-off mode later, and this bit is automatically cleared after execution.]"
					},
					{
						"name": "RB_PWR_MUST_0010",
						"bit_range": "14:11",
						"access": "RWA",
						"reset_value": 2,
						"description": "Reserved, 0010b must be written.]"
					},
					{
						"name": "RB_PWR_DCDC_PRE",
						"bit_range": "10",
						"access": "RWA",
						"reset_value": 0,
						"description": "DC-DC bias circuit enable (Effective immediately): 1: Enable; 0: Disable.]"
					},
					{
						"name": "RB_PWR_DCDC_EN",
						"bit_range": "9",
						"access": "RWA",
						"reset_value": 0,
						"description": "DC-DC enable bit (Effective immediately): 1: Enable DC-DC, the direct power is off; 0: Disable DC-DC, the direct power is on.]"
					},
					{
						"name": "RB_PWR_LDO_EN",
						"bit_range": "8",
						"access": "RWA",
						"reset_value": 0,
						"description": "Internal LDO control (Sleep planning): 1: Turn on LDO; 0: Plan to turn off LDO, saving more power.]"
					},
					{
						"name": "RB_PWR_SYS_EN",
						"bit_range": "7",
						"access": "RWA",
						"reset_value": 1,
						"description": "System power control (Sleep planning): 1: Provide system power (on VSW pin); 0: Turn off the system power, plan to enter sleep mode or power-off mode.]"
					},
					{
						"name": "Reserved",
						"bit_range": "6",
						"access": "RWA",
						"reset_value": 1,
						"description": "Reserved, 0 must be written.]"
					},
					{
						"name": "Reserved",
						"bit_range": "5",
						"access": "RO",
						"reset_value": 1,
						"description": "Reserved.]"
					},
					{
						"name": "RB_PWR_RAM96K",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "SRAM power supply of RAM96K (sleep planning): 1: Dual power; 0: No auxiliary power.]"
					},
					{
						"name": "RB_PWR_EXTEND",
						"bit_range": "3",
						"access": "RWA",
						"reset_value": 1,
						"description": "USB and RF configuration power supply (sleep planning): 1: Dual power; 0: No auxiliary power.]"
					},
					{
						"name": "RB_PWR_CORE",
						"bit_range": "2",
						"access": "RWA",
						"reset_value": 1,
						"description": "Power of the core and basic peripherals (sleep planning): 1: Dual power; 0: No auxiliary power.]"
					},
					{
						"name": "RB_PWR_RAM32K",
						"bit_range": "1",
						"access": "RWA",
						"reset_value": 1,
						"description": "SRAM power supply of RAM32K (sleep planning): 1: Dual power; 0: No auxiliary power.]"
					},
					{
						"name": "RB_PWR_XROM",
						"bit_range": "0",
						"access": "RWA",
						"reset_value": 1,
						"description": "FlashROM power supply (sleep planning): 1: Continuous power; 0: Power off during sleep.]"
					}
				]
			},
			"R16_AUX_POWER_ADJ": {
				"name": "R16_AUX_POWER_ADJ",
				"address": "0x40001022",
				"info": "Auxiliary power adjustment control register",
				"reset_value": "0x11DF",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "15:12",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "Reserved",
						"bit_range": "11:8",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved, read-only. Write operation has no effect."
					},
					{
						"name": "RB_DCDC_CHARGE",
						"bit_range": "7",
						"access": "RWA",
						"reset_value": 0,
						"description": "Low-power auxiliary DC-DC enable bit: 1: Auxiliary DC-DC enabled; 0: Auxiliary DC-DC disabled."
					},
					{
						"name": "Reserved",
						"bit_range": "6",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved."
					},
					{
						"name": "Reserved",
						"bit_range": "5:3",
						"access": "RWA",
						"reset_value": 0,
						"description": "Reserved, the original value must be kept unchanged when writing."
					},
					{
						"name": "RB_ULPLDO_ADJ",
						"bit_range": "2:0",
						"access": "RWA",
						"reset_value": 0,
						"description": "The auxiliary power output voltage adjustment value of ultra-low power LDO (The value is for reference only, and it is not recommended to modify): 000: 0.77V; 001: 0.80V; 010: 0.84V; 011: 0.88V; 100: 0.91V; 101: 0.94V; 110: 0.99V; 111: 1.03V."
					}
				]
			},
			"R8_BAT_DET_CTRL": {
				"name": "R8_BAT_DET_CTRL",
				"address": "0x40001024",
				"info": "Battery voltage detection control register",
				"reset_value": "0x0XXX",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:4",
						"access": "RO",
						"reset_value": 3,
						"description": "Reserved"
					},
					{
						"name": "RB_BAT_LOW_IE",
						"bit_range": "3",
						"access": "RWA",
						"reset_value": 0,
						"description": "Battery low voltage interrupt enable: 1: Enable; 0: Disable."
					},
					{
						"name": "RB_BAT_LOWER_IE",
						"bit_range": "2",
						"access": "RWA",
						"reset_value": 0,
						"description": "Battery ultra-low voltage interrupt enable."
					},
					{
						"name": "RB_BAT_MON_EN",
						"bit_range": "1",
						"access": "RWA",
						"reset_value": 1,
						"description": "Low-power battery voltage monitor function enable: 1: Enable, increasing about 1uA current; 0: Disable."
					},
					{
						"name": "RB_BAT_LOW_VTH",
						"bit_range": "0",
						"access": "RWA",
						"reset_value": 0,
						"description": "When RB_BAT_MON_EN=1, set the low power low voltage monitoring threshold. Refer to RB_BAT_LOW_VTH."
					},
					{
						"name": "RB_BAT_DET_EN",
						"access": "RWA",
						"reset_value": 0,
						"description": "High-precision battery voltage detection function enable when RB_BAT_MON_EN=0: 1: Enable, and turn on modules such as reference voltage simultaneously, and the current is 210uA in sleep mode; 0: Disable."
					}
				]
			},
			"R8_BAT_DET_CFG": {
				"name": "R8_BAT_DET_CFG",
				"address": "0x40001025",
				"info": "Battery voltage detection configuration register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:2",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_BAT_LOW_VTH",
						"bit_range": "1:0",
						"access": "RWA",
						"reset_value": 0,
						"description": "When RB_BAT_MON_EN=0, set the high precision ultra-low voltage and low voltage detection threshold: (ultra-low voltage reference threshold, low voltage reference threshold)\n00: 1.7V, 1.95V;\n01: 1.9V, 2.15V;\n10: 2.1V, 2.35V;\n11: 2.3V, 2.55V.\nWhen RB_BAT_MON_EN=1, take RB_BAT_LOW_VTHX as the highest bit, adding these 2 bits, these 3 bits are used to set the low-power low-voltage monitoring threshold:\n000: 1.7V;\n001: 1.8V;\n010: 1.9V;\n011: 2.0V;\n100: 2.1V;\n101: 2.2V;\n110: 2.3V;\n111: 2.4V."
					}
				]
			},
			"R8_BAT_STATUS": {
				"name": "R8_BAT_STATUS",
				"address": "0x40001026",
				"info": "Battery status register",
				"reset_value": "0x02",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:2",
						"access": "RO",
						"reset_value": 1,
						"description": "Reserved"
					},
					{
						"name": "RB_BAT_STAT_LOW",
						"bit_range": "1",
						"access": "RO",
						"reset_value": 0,
						"description": "The result of battery low-voltage detection or low-voltage monitoring, indicating that the battery voltage is in low voltage status: 1: Below the low voltage threshold; 0: No."
					},
					{
						"name": "RB_BAT_STAT_LOW_ER",
						"bit_range": "0",
						"access": "RO",
						"reset_value": 0,
						"description": "When RB_BAT_MON_EN=0, it indicates that battery voltage is in ultra-low voltage status: 1: Below the ultra-low voltage threshold; 0: No."
					}
				]
			}
		}
	},

	"CLK": {
		"info": "CLK-related registers list",
		"table": "6-1",

		"registers": {
			"R16_CLK_SYS_CFG": {
				"name": "R16_CLK_SYS_CFG",
				"address": "0x40001008",
				"info": "System clock configuration register",
				"reset_value": "",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "15:14",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_PLL_GATE_TIME",
						"bit_range": "13",
						"access": "RWA",
						"reset_value": 0,
						"description": "When switching the PLL clock source, the time to turn off the PLL clock is selected: 1: 40us; 0: 30us."
					},
					{
						"name": "RB_PLL_GATE_DIS",
						"bit_range": "12",
						"access": "RWA",
						"reset_value": 0,
						"description": "Whether to turn off the PLL clock when switching the PLL clock source: 1: On; 0: Off."
					},
					{
						"name": "Reserved",
						"bit_range": "11:10",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_OSC32M_SEL",
						"bit_range": "9",
						"access": "RWA",
						"reset_value": 0,
						"description": "PLL clock source selection: 1: External 32MHz oscillator HSE; 0: Internal 16MHz oscillator HSI. It takes about 1us to complete switching."
					},
					{
						"name": "RB_XROM_SCLK_SEL",
						"bit_range": "8",
						"access": "RWA",
						"reset_value": 0,
						"description": "XROM clock sources: 1: PLL clock source (624MHz) or 2 divided frequency of PLL clock source (312MHz); 0: 2X frequency of 16MHz or 32MHz."
					},
					{
						"name": "RB_CLK_SYS_MOD",
						"bit_range": "7:6",
						"access": "RWA",
						"reset_value": 0,
						"description": "HCLK system clock source mode selection: 00: CK32M or CK16M for frequency division; 01: 2-divided of PLL clock source (312MHz) for frequency division; 10: CK32M or CK16M as HCLK (default 16MHz); 11: CK32K (default 32KHz) as HCLK."
					},
					{
						"name": "Reserved",
						"bit_range": "5",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_CLK_PLL_DIV",
						"bit_range": "4:0",
						"access": "RWA",
						"reset_value": 3,
						"description": "HCLK output clock frequency division factor, the minimum value is 2. 0 means the maximum value 32. Write 1 to disable HCLK."
					}
				]
			},
			"R8_HFCK_PWR_CTRL": {
				"name": "R8_HFCK_PWR_CTRL",
				"address": "0x4000100A",
				"info": "High frequency clock module power control register",
				"reset_value": "0x0003",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:5",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_CLK_PLL_PON",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "PLL power control bit: 1: Power-on; 0: Power-down."
					},
					{
						"name": "RB_CLK_XT32M_KEEP",
						"bit_range": "3",
						"access": "RWA",
						"reset_value": 0,
						"description": "Used to control the stopping of the clock system in Halt mode: 1: HSE and PLL are not automatically stopped in Halt mode; 0: HSE and PLL are automatically stopped in Halt mode."
					},
					{
						"name": "RB_CLK_XT32M_PON",
						"bit_range": "2",
						"access": "RWA",
						"reset_value": 1,
						"description": "External 32MHz oscillator HSE power control bits: 1: Power-on; 0: Power-down."
					},
					{
						"name": "RB_CLK_RC16M_PON",
						"bit_range": "1",
						"access": "RWA",
						"reset_value": 1,
						"description": "Enable for internal 16MHz oscillator HSI: 1: On; 0: Off."
					},
					{
						"name": "Reserved",
						"bit_range": "0",
						"access": "RO",
						"reset_value": 1,
						"description": "Reserved"
					}
				]
			},
			"R16_INT32K_TUNE": {
				"name": "R16_INT32K_TUNE",
				"address": "0x4000102C",
				"info": "Internal 32KHz clock calibration register",
				"reset_value": "0x14",
				"bits_fields": [
					{
						"name": "RB_INT32K_TUNE",
						"bit_range": "12:0",
						"access": "RWA",
						"reset_value": "1011h",
						"description": "Internal RC 32KHz clock frequency calibration value."
					}
				]
			},
			"R8_XT32K_TUNE": {
				"name": "R8_XT32K_TUNE",
				"address": "0x4000102E",
				"info": "External 32KHz clock resonance control register",
				"reset_value": "0x1011",
				"bits_fields": [
					{
						"name": "RB_XT32K_C_LOAD",
						"bit_range": "7:4",
						"access": "RWA",
						"reset_value": 12,
						"description": "Select the built-in load capacitor matching the external 32KHz crystal (Which may affect the RTC clock accuracy). Capacitance = RB_XT32K_C_LOAD + 12pF. 0000b~1111b correspond to approximately 12pF~27pF, respectively. Select according to the crystal parameters used."
					},
					{
						"name": "RB_RC32K_I_TUNE",
						"bit_range": "3:2",
						"access": "RWA",
						"reset_value": 0,
						"description": "RC32K adjustment bit, internal 32KHz oscillator bias current selection: 00: 70% of rated current; 01: Rated current; 10: 140% of rated current; 11: 200% of rated current. Note: The current can be changed to the rated current after the crystal oscillator is stable."
					},
					{
						"name": "RB_XT32K_I_TUNE",
						"bit_range": "1:0",
						"access": "RWA",
						"reset_value": 3,
						"description": "External 32KHz oscillator bias current select: 00: 70% of rated current; 01: Rated current; 10: 140% of rated current; 11: 200% of rated current. Note: The current can be changed to the rated current after the crystal oscillator is stable."
					}
				]
			},
			"R8_CK32K_CONFIG": {
				"name": "R8_CK32K_CONFIG",
				"address": "0x4000102F",
				"info": "32KHz oscillator configuration register",
				"reset_value": "0xC7",
				"bits_fields": [
					{
						"name": "RB_32K_CLK_PIN",
						"bit_range": "7",
						"access": "RO",
						"reset_value": 0,
						"description": "32KHz clock pin status (Asynchronous signal)."
					},
					{
						"name": "Reserved",
						"bit_range": "6:4",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_CLK_OSC32K_FILT",
						"bit_range": "3",
						"access": "RWA",
						"reset_value": 0,
						"description": "Internal 32KHz oscillator noise filter mode."
					},
					{
						"name": "RB_CLK_OSC32K_XT",
						"bit_range": "2",
						"access": "RWA",
						"reset_value": 1,
						"description": "CK32K (32KHz) clock source select bit: 1: External 32KHz oscillator; 0: Internal 32KHz oscillator."
					},
					{
						"name": "RB_CLK_INT32K_PON",
						"bit_range": "1",
						"access": "RWA",
						"reset_value": 0,
						"description": "Internal 32KHz oscillator power control bit: 1: Power on; 0: Power down."
					},
					{
						"name": "RB_CLK_XT32K_PON",
						"bit_range": "0",
						"access": "RWA",
						"reset_value": 1,
						"description": "External 32KHz oscillator power control bit: 1: Power on; 0: Power down."
					}
				]
			},
			"R8_XT32M_TUNE": {
				"name": "R8_XT32M_TUNE",
				"address": "0x4000104E",
				"info": "External 32MHz clock resonance tune register",
				"reset_value": "0xX2",
				"bits_fields": [
					{
						"name": "RB_XT32M_C_LOAD",
						"bit_range": "7:4",
						"access": "RWA",
						"reset_value": 12,
						"description": "Select the built-in load capacitance that matches the external 32MHz crystal (May affect wireless communication): [7] = 0: Capacitance = RB_XT32M_C_LOAD*2 + 10pF; [7] = 1: capacitance = RB_XT32M_C_LOAD*2 + 2pF. Therefore, 0000b~0111b corresponds to about 10pF to 24pF, and 1000b~1111b corresponds to about 2pF to 16pF. Select according to the parameters of the crystal used, and 0111b is commonly used."
					},
					{
						"name": "Reserved",
						"bit_range": "3:2",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_XT32M_I_BIAS",
						"bit_range": "1:0",
						"access": "RWA",
						"reset_value": "11b",
						"description": "External 32MHz oscillator bias current selected: 00: 75% of rated current; 01: Rated current; 10: 125% of rated current; 11: 150% of rated current."
					}
				]
			},
			"R16_OSC_CAL_CNT": {
				"name": "R16_OSC_CAL_CNT",
				"address": "0x40001050",
				"info": "Oscillator frequency calibration count register",
				"reset_value": "0x02",
				"bits_fields": [
					{
						"name": "RB_OSC_CAL_IF",
						"bit_range": "15",
						"access": "RW1Z",
						"reset_value": 0,
						"description": "Oscillator capture complete interrupt flag bit, write 1 to clear it: 1: Interrupt; 0: No interrupt."
					},
					{
						"name": "RB_OSC_CAL_OV_CLR",
						"bit_range": "14",
						"access": "RW1Z",
						"reset_value": 0,
						"description": "R8_OSC_CAL_OV_CNT register value non-zero indicator, write 1 to clear R8_OSC_CAL_OV_CNT."
					},
					{
						"name": "RB_OSC_CAL_CNT",
						"bit_range": "13:0",
						"access": "RO",
						"reset_value": 0,
						"description": "Count value based on system clock frequency of multiple CK32K cycles, used to calibrate internal 32KHz oscillator frequency."
					}
				]
			},
			"R8_OSC_CAL_OV_CNT": {
				"name": "R8_OSC_CAL_OV_CNT",
				"address": "0x40001052",
				"info": "Oscillator frequency calibration overflow number register",
				"reset_value": "0xXXXX",
				"bits_fields": [
					{
						"name": "RB_OSC_CAL_OV_CNT",
						"bit_range": "7:0",
						"access": "RO",
						"reset_value": 0,
						"description": "Oscillator frequency calibration count overflow times, write 1 to RB_OSC_CAL_OV_CLR to clear this register."
					}
				]
			},
			"R8_OSC_CAL_CTRL": {
				"name": "R8_OSC_CAL_CTRL",
				"address": "0x40001053",
				"info": "Oscillator frequency calibration control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_OSC_CNT_END",
						"bit_range": "6",
						"access": "RWA",
						"reset_value": 0,
						"description": "Oscillator capture end-point selection: 1: 2 additional cycles; 0: No."
					},
					{
						"name": "RB_OSC_CNT_EN",
						"bit_range": "5",
						"access": "RWA",
						"reset_value": 0,
						"description": "Oscillator frequency calibration counter enable: 1: Enable counting; 0: Disable counting."
					},
					{
						"name": "RB_OSC_CAL_IE",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "Oscillator capture complete interrupt enable: 1: Enable; 0: Disable."
					},
					{
						"name": "RB_OSC_CNT_HALT",
						"bit_range": "3",
						"access": "RO",
						"reset_value": 0,
						"description": "Oscillator frequency calibration counter count status: 1: Counting is being paused; 0: Counting is in progress."
					},
					{
						"name": "RB_OSC_CNT_TOTAL",
						"bit_range": "2:0",
						"access": "RWA",
						"reset_value": 1,
						"description": "Oscillator capture total cycle selection: 000: 1 cycle; 001: 2 cycles; 010: 4 cycles; 011: 32 cycles; 100: 64 cycles; 101: 128 cycles; 110: 1024 cycles; 111: 2047 cycles."
					}
				]
			},
			"R8_PLL_CONFIG": {
				"name": "R8_PLL_CONFIG",
				"address": "0x4000104B",
				"info": "PLL configuration register",
				"reset_value": "0x09",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "7:6",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_PLL_CFG_DAT",
						"bit_range": "5:0",
						"access": "RWA",
						"reset_value": 0,
						"description": "PLL configuration parameters."
					}
				]
			},
			"R8_RTC_FLAG_CTRL": {
				"name": "R8_RTC_FLAG_CTRL",
				"address": "0x40001030",
				"info": "RTC flag and control register",
				"reset_value": "0x0A",
				"bits_fields": [
					{
						"name": "RB_RTC_TRIG_FLAG",
						"bit_range": "7",
						"access": "RO",
						"reset_value": 0,
						"description": "RTC trigger mode activation flag."
					},
					{
						"name": "RB_RTC_TMR_FLAG",
						"bit_range": "6",
						"access": "RO",
						"reset_value": 0,
						"description": "RTC timing mode activation flag."
					},
					{
						"name": "RB_RTC_TRIG_CLR",
						"bit_range": "5",
						"access": "RW",
						"reset_value": 0,
						"description": "This bit is always 1 when the trigger mode is disabled. When the trigger mode is enabled, write 1, clear the trigger mode activation flag RB_RTC_TRIG_FLAG and automatically cleared to 0."
					},
					{
						"name": "RB_RTC_TMR_CLR",
						"bit_range": "4",
						"access": "RW",
						"reset_value": 1,
						"description": "When the timing mode is disabled, this bit is fixed as 1. When the timing mode is enabled, write 1, clear the timing mode activation flag RB_RTC_TMR_FLAG and automatically cleared to 0."
					},
					{
						"name": "Reserved",
						"bit_range": "3:0",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					}
				]
			},
			"R8_RTC_MODE_CTRL": {
				"name": "R8_RTC_MODE_CTRL",
				"address": "0x40001031",
				"info": "RTC mode control register",
				"reset_value": "0x30",
				"bits_fields": [
					{
						"name": "RB_RTC_LOAD_HI",
						"bit_range": "7",
						"access": "RWA",
						"reset_value": 0,
						"description": "Write 1 to load the high word of RTC counter, and automatically cleared to 0 after loading. Load R32_RTC_TRIG (Actually only the low 14 bits) to R32_RTC_CNT_DAY."
					},
					{
						"name": "RB_RTC_LOAD_LO",
						"bit_range": "6",
						"access": "RWA",
						"reset_value": 0,
						"description": "Write 1 to load the low word of RTC counter, and automatically cleared after loading. Load the high 16 bits of R32_RTC_TRIG to R16_RTC_CNT_2S; load the low 16 bits of R32_RTC_TRIG to R16_RTC_CNT_32K."
					},
					{
						"name": "RB_RTC_TRIG_EN",
						"bit_range": "5",
						"access": "RWA",
						"reset_value": 0,
						"description": "RTC trigger mode enable: 1: Enable; 0: Disable."
					},
					{
						"name": "RB_RTC_TMR_EN",
						"bit_range": "4",
						"access": "RWA",
						"reset_value": 0,
						"description": "RTC timing mode enable: 1: Enable; 0: Disable."
					},
					{
						"name": "RB_RTC_IGNORE_B0",
						"bit_range": "3",
						"access": "RWA",
						"reset_value": 1,
						"description": "Ignore and compare the lowest bit of matching value in trigger mode: 1: Ignore the lowest bit; 0: Compare the lowest bit."
					},
					{
						"name": "RB_RTC_TMR_MODE",
						"bit_range": "2:0",
						"access": "RWA",
						"reset_value": "010b",
						"description": "RTC timing mode fixed cycle (timing) selection:\n000: 0.125S; 001: 0.25S; 010: 0.5S; 011: 1S;\n100: 2S; 101: 4S; 110: 8S; 111: 16S."
					}
				]
			},
			"R32_RTC_TRIG": {
				"name": "R32_RTC_TRIG",
				"address": "0x40001034",
				"info": "RTC trigger value register",
				"reset_value": "0x02",
				"bits_fields": [
					{
						"name": "R32_RTC_TRIG",
						"bit_range": "31:0",
						"access": "RWA",
						"reset_value": 0,
						"description": "The preset matching value in RTC trigger mode, and the high 16 bits and low 16 bits are matched with R16_RTC_CNT_2S and R16_RTC_CNT_32K respectively. Cooperate with RB_RTC_LOAD_LO and RB_RTC_LOAD_HI to update the current value of RTC counter."
					}
				]
			},
			"R16_RTC_CNT_32K": {
				"name": "R16_RTC_CNT_32K",
				"address": "0x40001038",
				"info": "RTC based 32768Hz count value register",
				"reset_value": "",
				"bits_fields": [
					{
						"name": "R16_RTC_CNT_32K",
						"bit_range": "15:0",
						"access": "RO",
						"reset_value": 0,
						"description": "RTC count value register based on 32768Hz."
					}
				]
			},
			"R16_RTC_CNT_2S": {
				"name": "R16_RTC_CNT_2S",
				"address": "0x4000103A",
				"info": "RTC count value register in unit of 2 seconds",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "R16_RTC_CNT_2S",
						"bit_range": "15:0",
						"access": "RO",
						"reset_value": "XXXXh",
						"description": "The current count value of the RTC in 2S units."
					}
				]
			},
			"R32_RTC_CNT_DAY": {
				"name": "R32_RTC_CNT_DAY",
				"address": "0x4000103C",
				"info": "RTC count value register in unit of day",
				"reset_value": "0x0000XXX",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:16",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "Reserved",
						"bit_range": "15:14",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R32_RTC_CNT_DAY",
						"bit_range": "13:0",
						"access": "RO",
						"reset_value": "XXXXXXXXXXXXXXb",
						"description": "RTC current count value in the unit of day."
					}
				]
			}
		}
	},

	"GPIO": {
		"info": "GPIO-related registers list",
		"table": "7-9",

		"registers": {
			"R16_PIN_ALTERNATE": {
				"name": "R16_PIN_ALTERNATE",
				"address": "0x40001018",
				"info": "Function pin remapping register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_PIN_CONFIG": {
				"name": "R16_PIN_CONFIG",
				"address": "0x4000101A",
				"info": "Function pin configuration register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "RB_RF_ANT_SW_EN",
						"bit_range": "15",
						"access": "RW",
						"reset_value": 0,
						"description": "RF antenna switch control output enable: 1: Switch control Reset value"
					},
					{
						"name": "RB_PIN_U0_INV",
						"bit_range": "14",
						"access": "RW",
						"reset_value": 0,
						"description": "output PB[16]~PB[21]; 0: Disable output. UART0 input and output invert enable: 1: to 0 RXD0/RXD0_ inverted input, TXD0/TXD0_ inverted output; 0: Normal in-phase input and output."
					},
					{
						"name": "RB_PIN_INTX",
						"bit_range": "13",
						"access": "RW",
						"reset_value": 0,
						"description": "0 INT24/INT25 mapped to PB[8]/PB[9]; 1 INT24_/25_ maps to PB[22]/PB[23]. Note: INT24/INT25 are the interrupt inputs corresponding to [9:8] in R16_PB_INT_EN, R16_PB_INT_MODE, and R16_PB_INT_IF."
					},
					{
						"name": "RB_PIN_MODEM",
						"bit_range": "12",
						"access": "RW",
						"reset_value": 0,
						"description": "UART0 MODEM function pin mapping selection bits: 1: DSR_/DTR_ mapped to PB[14]/PB[15]; 0: DSR/DTR mapped to PB[1]/PB[5]."
					},
					{
						"name": "RB_PIN_I2C",
						"bit_range": "11",
						"access": "RW",
						"reset_value": 0,
						"description": "I2C function pin mapping selection bits: 1: SCL_/SDA_ mapped to PB[21]/PB[20]; 0: SCL/SDA mapped to PB[13]/PB[12]."
					},
					{
						"name": "RB_PIN_PWMX",
						"bit_range": "10",
						"access": "RW",
						"reset_value": 0,
						"description": "PWMx function pin mapping selection bits: 1: PWM4/5/7/8/9 mapped PA[6]/PA[7]/PB[1]/PB[2]/PB[3]; 0: PWM4/5/7/8/9 maps to PA[12]/PA[13]/PB[4]/PB[6]/PB[7]."
					},
					{
						"name": "Reserved",
						"bit_range": "9",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "RB_PIN_SPI0",
						"bit_range": "8",
						"access": "RW",
						"reset_value": 0,
						"description": "SPI0 function pin mapping selection bits: 1: SCK0_/SCS_/MOSI_/MISO_ maps to PB[12]/PB[13]/PB[14]/PB[15]; 0: SCK0/SCS/MOSI/MISO maps to PA[12]/PA[13]/PA[14]/PA[15]."
					},
					{
						"name": "RB_PIN_UART3",
						"bit_range": "7",
						"access": "RW",
						"reset_value": 0,
						"description": "UART3 function pin mapping selection bits: 1: RXD3_/TXD3_ maps to PB[20]/PB[21]; 0: RXD3/TXD3 maps to PA[4]/PA[5]."
					},
					{
						"name": "RB_PIN_UART2",
						"bit_range": "6",
						"access": "RW",
						"reset_value": 0,
						"description": "UART2 function pin mapping selection bits: 1: RXD2_/TXD2_ maps to PB[22]/PB[23]; 0: RXD2/TXD2 maps to PA[6]/PA[7]."
					},
					{
						"name": "RB_PIN_UART1",
						"bit_range": "5",
						"access": "RW",
						"reset_value": 0,
						"description": "UART1 function pin mapping selection bits: 1: RXD1_/TXD1_ maps to PB[12]/PB[13]; 0: RXD1/TXD1 maps to PA[8]/PA[9]."
					},
					{
						"name": "RB_PIN_UART0",
						"bit_range": "4",
						"access": "RW",
						"reset_value": 0,
						"description": "UART0 function pin mapping selection bits: 1: RXD0_/TXD0_ maps to PA[15]/PA[14]; 0: RXD0/TXD0 maps to PB[4]/PB[7]."
					},
					{
						"name": "RB_PIN_TMR3",
						"bit_range": "3",
						"access": "RW",
						"reset_value": 0,
						"description": "TMR3 function pin mapping selection bits: 1: TMR3_/PWM3_/CAP3_ maps to PA[2]; 0: TMR3/PWM3/CAP3 maps to PB[22]."
					},
					{
						"name": "RB_PIN_TMR2",
						"bit_range": "2",
						"access": "RW",
						"reset_value": 0,
						"description": "TMR2 function pin mapping selection bits: 1: TMR2_/PWM2_/CAP2_ maps to PB[11]; 0: TMR2/PWM2/CAP2 maps to PA[11]."
					},
					{
						"name": "RB_PIN_TMR1",
						"bit_range": "1",
						"access": "RW",
						"reset_value": 0,
						"description": "TMR1 function pin mapping selection bits: 1: TMR1_/PWM1_/CAP1_ maps to PB[10]; 0: TMR1/PWM1/CAP1 maps to PA[10]."
					},
					{
						"name": "RB_PIN_TMR0",
						"bit_range": "0",
						"access": "RW",
						"reset_value": 0,
						"description": "TMR0 function pin mapping selection bits: 1: TMR0_/PWM0_/CAP0_ maps to PB[23]; 0: TMR0/PWM0/CAP0 maps to PA[9]."
					}
				]
			},
			"R32_PIN_IN_DIS": {
				"name": "R32_PIN_IN_DIS",
				"address": "0x4000101C",
				"info": "Function pin digital input disable register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "RB_PBHx_IN_DIS",
						"bit_range": "15:8",
						"access": "RW",
						"reset_value": 0,
						"description": "PB16~PB23 channel pin digital input disabled: 1: Turn off digital inputs to reduce I/O leakage, PB16~PB23 are LCD segment drivers; 0: Turn on the digital input and turn off the LCD segment driver. Note: 1. Bits 8~15 correspond to PB16~PB23 one by one. 2. Please refer to the corresponding bit of register R32_PIN_IN_DIS for PB0~PB15 channel pin digital input disable."
					},
					{
						"name": "RB_PIN_USB_EN",
						"bit_range": "7",
						"access": "RW",
						"reset_value": 0,
						"description": "Full-speed USB pin enable: 1: PB10~11 are for full-speed USB communication pins; 0: PB10~11 are not used for full-speed USB communication."
					},
					{
						"name": "RB_UDP_PU_EN",
						"bit_range": "6",
						"access": "RW",
						"reset_value": 0,
						"description": "Full-speed USB UD+ pin internal pull up resistor enable: 1: Force enable pull-up (RB_UC_DEV_PU_EN does not work in sleep or power-down mode, so this is substituted); 0: Pull-up or not controlled by RB_UC_DEV_PU_EN."
					},
					{
						"name": "RB_PIN_USB2_EN",
						"bit_range": "5",
						"access": "RW",
						"reset_value": 0,
						"description": "High-speed USB pin enable: 1: PB12~13 are for Hi-Speed USB communication pins; 0: PB12~13 are not used for Hi-Speed USB communication."
					},
					{
						"name": "RB_PB16_8_SEL",
						"bit_range": "4",
						"access": "RW",
						"reset_value": 0,
						"description": "PB8 and PB16 interrupt pin selection: 1: PB16; 0: PB8."
					},
					{
						"name": "Reserved",
						"bit_range": "3:0",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					}
				]
			},
			"R16_PA_INT_EN": {
				"name": "R16_PA_INT_EN",
				"address": "0x40001090",
				"info": "PA port interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "R16_PA_INT_EN",
						"bit_range": "15:0",
						"access": "RW",
						"reset_value": 0,
						"description": "PA pin interrupt enable bit: 1: Enable the corresponding interrupt; 0: Disable the corresponding interrupt."
					}
				]
			},
			"R16_PB_INT_EN": {
				"name": "R16_PB_INT_EN",
				"address": "0x40001092",
				"info": "PB port interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "R16_PB_INT_EN",
						"bit_range": "15:0",
						"access": "RW",
						"reset_value": 0,
						"description": "PB pin interrupt enable bit: 1: Enable the corresponding interrupt; 0: Disable the corresponding interrupt."
					}
				]
			},
			"R16_PA_INT_MODE": {
				"name": "R16_PA_INT_MODE",
				"address": "0x40001094",
				"info": "PA port interrupt mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "R16_PA_INT_MODE",
						"bit_range": "15",
						"access": "RW",
						"reset_value": 1,
						"description": "PA pin interrupt mode select bit: 1: Edge trigger; 0: Level trigger."
					}
				]
			},
			"R16_PB_INT_MODE": {
				"name": "R16_PB_INT_MODE",
				"address": "0x40001096",
				"info": "PB port interrupt mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "R16_PB_INT_MODE",
						"bit_range": "15:0",
						"access": "RW",
						"reset_value": 1,
						"description": "PB pin interrupt mode select bit: 1: Edge trigger; 0: Level trigger."
					}
				]
			},
			"R16_PA_INT_IF": {
				"name": "R16_PA_INT_IF",
				"address": "0x4000109C",
				"info": "PA port interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "R16_PA_INT_IF",
						"bit_range": "15:0",
						"access": "RW1Z",
						"reset_value": 0,
						"description": "PA pin interrupt flag bit, write 1 to clear: 1: Interrupt; 0: No interrupt."
					}
				]
			},
			"R16_PB_INT_IF": {
				"name": "R16_PB_INT_IF",
				"address": "0x4000109E",
				"info": "PB port interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"name": "R16_PB_INT_IF",
						"bit_range": "15:0",
						"access": "RW1Z",
						"reset_value": 0,
						"description": "PB pin interrupt flag bit, write 1 to clear: 1: Interrupt; 0: No interrupt."
					}
				]
			},
			"R32_PA_DIR": {
				"name": "R32_PA_DIR",
				"address": "0x400010A0",
				"info": "PA port direction configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "R8_PA_DIR_1",
						"bit_range": "15:8",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PA_DIR_0",
						"bit_range": "7:0",
						"access": "RW",
						"reset_value": 0,
						"description": "Current input/output direction configure of PA pin: 1: The pin is in output mode; 0: The pin is in input mode."
					}
				]
			},
			"R32_PA_PIN": {
				"name": "R32_PA_PIN",
				"address": "0x400010A4",
				"info": "PA port pin input register",
				"reset_value": "0x0000XXXX",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:16",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PA_PIN_1",
						"bit_range": "15:8",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PA_PIN_0",
						"bit_range": "7:0",
						"access": "RO",
						"reset_value": 0,
						"description": "Current level status of PA pin (valid only when R32_PA_DIR corresponding bit is 0): 1: Pin input is at high level; 0: Pin input is at low level."
					}
				]
			},
			"R32_PA_OUT": {
				"name": "R32_PA_OUT",
				"address": "0x400010A8",
				"info": "PA port data output register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:16",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PA_OUT_1",
						"bit_range": "15:8",
						"access": "RW",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PA_OUT_0",
						"bit_range": "7:0",
						"access": "RW",
						"reset_value": 0,
						"description": "When the corresponding bit of direction register R32_PA_DIR is 1: Control PA pin output level status: 1: Output high level; 0: Output low level. When the corresponding bit of direction register R32_PA_DIR is 0: Control PA pin interrupt polarity select: 1: High level/rising edge; 0: Low level/falling edge."
					}
				]
			},
			"R32_PA_CLR": {
				"name": "R32_PA_CLR",
				"address": "0x400010AC",
				"info": "PA port data reset register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:16",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PA_CLR_1",
						"bit_range": "15:8",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PA_CLR_0",
						"bit_range": "7:0",
						"access": "WZ",
						"reset_value": 0,
						"description": "PA data register reset control: 1: The corresponding bit data of R32_PA_OUT is cleared to 0; 0: No effect."
					}
				]
			},
			"R32_PA_PU": {
				"name": "R32_PA_PU",
				"address": "0x400010B0",
				"info": "PA port pull-up resistor configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:16",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PA_PU_1",
						"bit_range": "15:8",
						"access": "RW",
						"reset_value": 0,
						"description": "PA pin pull-up resistor enable control: 1: Enable the pull-up resistor; 0: Disable the pull-up resistor."
					}
				]
			},
			"R32_PA_PD_DRV": {
				"name": "R32_PA_PD_DRV",
				"address": "0x400010B4",
				"info": "PA port pull-down/drive configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:16",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PA_PD_DRV_1",
						"bit_range": "15:8",
						"access": "RW",
						"reset_value": 0,
						"description": "When the corresponding bit of direction register R32_PA_DIR is 0: PA pin pull-down resistor enable control: 1: Enable the pull-down resistor; 0: Disable the pull-down resistor. When the corresponding bit of direction register R32_PA_DIR is 1: PA pin current drive capability select: 1: 20mA level; 0: 5mA level."
					}
				]
			},
			"R32_PA_SET": {
				"name": "R32_PA_SET",
				"address": "0x400010B8",
				"info": "PA port output set",
				"reset_value": "register",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:16",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PA_SET_1",
						"bit_range": "15:8",
						"access": "WZ",
						"reset_value": 0,
						"description": "When the corresponding bit of the setting register R32_PA_SET is 0, the output of the PA pin remains; When it is 1, the PA pin outputs a high level."
					},
					{
						"name": "R8_PA_SET_0",
						"bit_range": "7:0",
						"access": "WZ",
						"reset_value": 0,
						"description": "When the corresponding bit of the setting register R32_PA_SET is 0, the output of the PA pin remains; When it is 1, the PA pin outputs a high level."
					}
				]
			},
			"R32_PB_DIR": {
				"name": "R32_PB_DIR",
				"address": "0x00000000",
				"info": "0x400010C0 PB port direction configuration",
				"reset_value": "register",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:24",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PB_DIR_2",
						"bit_range": "23:16",
						"access": "RW",
						"reset_value": 0,
						"description": "Current input/output direction configure of PB pin: 1: The pin is in output mode; 0: The pin is in input mode."
					},
					{
						"name": "R8_PB_DIR_1",
						"bit_range": "15:8",
						"access": "RW",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PB_DIR_0",
						"bit_range": "7:0",
						"access": "RW",
						"reset_value": 0,
						"description": "Reserved"
					}
				]
			},
			"R32_PB_PIN": {
				"name": "R32_PB_PIN",
				"address": "0x00000000",
				"info": "0x400010C4 PB port pin input",
				"reset_value": "register",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:24",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PB_PIN_2",
						"bit_range": "23:16",
						"access": "RO",
						"reset_value": 0,
						"description": "Current level state of PB pin (only when the corresponding bit of R32_PB_DIR is 0, the bit value is valid): 1: Pin input is at high level; 0: Pin input is at low level."
					},
					{
						"name": "R8_PB_PIN_1",
						"bit_range": "15:8",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PB_PIN_0",
						"bit_range": "7:0",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					}
				]
			},
			"R32_PB_OUT": {
				"name": "R32_PB_OUT",
				"address": "0x00XXXXXX",
				"info": "0x400010C8 PB port data output",
				"reset_value": "register",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:24",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PB_OUT_2",
						"bit_range": "23:16",
						"access": "RW",
						"reset_value": 0,
						"description": "When the corresponding bit of direction register R32_PB_DIR is 1: Control PB pin output level status: 1: Output high level; 0: Output low level."
					},
					{
						"name": "R8_PB_OUT_1",
						"bit_range": "15:8",
						"access": "RW",
						"reset_value": 0,
						"description": "When the corresponding bit of direction register R32_PB_DIR is 1: Control PB pin output level status: 1: Output high level; 0: Output low level."
					},
					{
						"name": "R8_PB_OUT_0",
						"bit_range": "7:0",
						"access": "RW",
						"reset_value": 0,
						"description": "When the corresponding bit of direction register R32_PB_DIR is 0: Control PB pin interrupt polarity select: 1: High level/rising edge; 0: Low level/falling edge."
					}
				]
			},
			"R32_PB_CLR": {
				"name": "R32_PB_CLR",
				"address": "0x00000000",
				"info": "0x400010CC PB port data reset",
				"reset_value": "register",
				"bits_fields": [
					{
						"name": "Reserved",
						"bit_range": "31:24",
						"access": "RO",
						"reset_value": 0,
						"description": "Reserved"
					},
					{
						"name": "R8_PB_CLR_2",
						"bit_range": "23:16",
						"access": "WZ",
						"reset_value": 0,
						"description": "PB data register reset control: 1: The corresponding bit data of R32_PB_OUT is cleared to 0; 0: No effect."
					},
					{
						"name": "R8_PB_CLR_1",
						"bit_range": "15:8",
						"access": "WZ",
						"reset_value": 0,
						"description": "PB data register reset control: 1: The corresponding bit data of R32_PB_OUT is cleared to 0; 0: No effect."
					},
					{
						"name": "R8_PB_CLR_0",
						"bit_range": "7:0",
						"access": "WZ",
						"reset_value": 0,
						"description": "PB data register reset control: 1: The corresponding bit data of R32_PB_OUT is cleared to 0; 0: No effect."
					}
				]
			},
			"R32_PB_PU": {
				"name": "R32_PB_PU",
				"address": "0x00000000",
				"info": "0x400010D0 PB port pull-up resistor configuration",
				"reset_value": "register",
				"bits_fields": [
					{
						"bit_range": "[31:24]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved bits",
						"reset_value": "0"
					},
					{
						"bit_range": "[23:16]",
						"name": "R8_PB_PU_2",
						"access": "RW",
						"info": "PB pin group 2 pull-up resistor enable control",
						"reset_value": "0"
					},
					{
						"bit_range": "[15:8]",
						"name": "R8_PB_PU_1",
						"access": "RW",
						"info": "PB pin group 1 pull-up resistor enable control",
						"reset_value": "0"
					},
					{
						"bit_range": "[7:0]",
						"name": "R8_PB_PU_0",
						"access": "RW",
						"info": "PB pin pull-up resistor enable control: 1 = Enable the pull-up resistor; 0 = Disable the pull-up resistor",
						"reset_value": "0"
					}
				]
			},
			"R32_PB_PD_DRV": {
				"name": "R32_PB_PD_DRV",
				"address": "0x00000000",
				"info": "0x400010D4 PB port pull-down/drive configuration",
				"reset_value": "register",
				"bits_fields": [
					{
						"bit_range": "[31:24]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[23:16]",
						"name": "R8_PB_PD_DRV_2",
						"access": "RW",
						"info": "When the corresponding bit of direction register R32_PB_DIR is 0: PB pin pull-down resistor enable control: 1: Enable the pull-down resistor; 0: Disable the pull-down resistor. When the corresponding bit of direction register R32_PB_DIR is 1: PB pin current drive capability select: 1: 20mA level; 0: 5mA level.",
						"reset_value": "0"
					},
					{
						"bit_range": "[15:8]",
						"name": "R8_PB_PD_DRV_1",
						"access": "RW",
						"info": "",
						"reset_value": "0"
					},
					{
						"bit_range": "[7:0]",
						"name": "R8_PB_PD_DRV_0",
						"access": "RW",
						"info": "",
						"reset_value": "0"
					}
				]
			},
			"R32_PB_SET": {
				"name": "R32_PB_SET",
				"address": "0x00000000",
				"info": "0x400010D8 PB port output set",
				"reset_value": "register0x00000000",
				"bits_fields": [
					{
						"bit_range": "[31:24]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved Reset value]",
						"reset_value": "0"
					},
					{
						"bit_range": "[23:16]",
						"name": "R8_PB_SET_2",
						"access": "RW",
						"info": "When the corresponding bit of the setting register R32_PB_SET is 0, the output of the PB pin remains; When it is 1, the PB pin outputs a high level.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[15:8]",
						"name": "R8_PB_SET_1",
						"access": "WZ",
						"info": "",
						"reset_value": "0"
					},
					{
						"bit_range": "[7:0]",
						"name": "R8_PB_SET_0",
						"access": "WZ",
						"info": "",
						"reset_value": "0"
					}
				]
			}
		}
	},

	"TIM0": {
		"info": "TIM0-related registers list",
		"table": "8-1",

		"registers_map": {
			"R8_TMRx_CTRL_MOD": {
				"bits_fields": [
					{
						"bit_range": "[7:6]",
						"name": "RB_TMR_CAP_EDGE",
						"access": "RW",
						"info": "Capture trigger mode selection in capture mode: 00: Not triggered; 01: Capture the time between any edge changes; 10: Capture the time between falling edges; 11: Capture the time between rising edges. In the count mode, select the edge of count: 00: Not sample count;]",
						"reset_value": "0"
					},
					{
						"bit_range": "[7:6]",
						"name": "RB_TMR_PWM_REPEAT",
						"access": "RW",
						"info": "Data repetition selection in PWM mode: 00: Repeat once; 01: Repeat 4 times; 10: Repeat 8 times; 11: Repeat 16 times.]",
						"reset_value": "5"
					},
					{
						"bit_range": "[4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "4"
					},
					{
						"bit_range": "[4]",
						"name": "RB_TMR_CAP_COUNT",
						"access": "RW",
						"info": "Sub-mode of RB_TMR_MODE_IN=1 input mode: 1: Count mode; 0: Capture mode.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[4]",
						"name": "RB_TMR_OUT_POLAR",
						"access": "RW",
						"info": "In PWM mode, output polarity set: 1: Default at high level, active low; 0: Default at low level, active high;]",
						"reset_value": "0"
					},
					{
						"bit_range": "[3]",
						"name": "RB_TMR_OUT_EN",
						"access": "RW",
						"info": "Timer output enable: 1: Output enabled; 0: Output disabled.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[2]",
						"name": "RB_TMR_COUNT_EN",
						"access": "RW",
						"info": "Timer count enable: 1: Enable counting; 0: Disable counting.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "RB_TMR_ALL_CLEAR",
						"access": "RW",
						"info": "Clear the FIFO/counter/interrupt flag of timer: 1: Force to empty and clear; 0: Not clear.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_TMR_MODE_IN",
						"access": "RW",
						"info": "Timer mode set: 1: Input mode (capture mode or count mode); 0: Timing mode or PWM mode.]",
						"reset_value": "0"
					}
				]
			},
			"R8_TMRx_INTER_EN": {
				"bits_fields": [
					{
						"bit_range": "[7:5]",
						"name": "Reset value Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "4"
					},
					{
						"bit_range": "[4]",
						"name": "RB_TMR_IE_FIFO_OV",
						"access": "RW",
						"info": "FIFO overflow (FIFO is full in capture mode or FIFO is empty in PWM mode) interrupt enable: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"bit_range": "[3]",
						"name": "RB_TMR_IE_DMA_END",
						"access": "RW",
						"info": "DMA end interrupt enable: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"bit_range": "[2]",
						"name": "RB_TMR_IE_FIFO_HF",
						"access": "RW",
						"info": "FIFO used more than half (FIFO>=4 in capture mode or FIFO<4 in PWM mode) interrupt enable: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "1"
					},
					{
						"bit_range": "[1]",
						"name": "RB_TMR_IE_DATA_ACT",
						"access": "RW",
						"info": "Data activation (In capture mode, it means that every time new data is captured. In PWM mode, it means that value triggers the effective level to end) interrupt enable: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_TMR_IE_CYC_END",
						"access": "RW",
						"info": "Cycle end (It refers to timeout in capture mode, and it refers to the end of cycle in PWM mode and timing mode) interrupt enable: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					}
				]
			},
			"R8_TMRx_INT_FLAG": {
				"bits_fields": [
					{
						"bit_range": "[7:5]",
						"name": "Reserved Reset value Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "4"
					},
					{
						"bit_range": "[4]",
						"name": "RB_TMR_IF_FIFO_OV",
						"access": "RW1Z",
						"info": "FIFO overflow (FIFO is full in capture mode or FIFO is empty in PWM mode) flag. Write 1 to reset: 1: Has overflowed; 0: Not overflowed.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[3]",
						"name": "RB_TMR_IF_DMA_END",
						"access": "RW1Z",
						"info": "DMA end. Write 1 to reset: 1: Has completed; 0: Not completed.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[2]",
						"name": "RB_TMR_IF_FIFO_HF",
						"access": "RW1Z",
						"info": "FIFO used more than half (FIFO>=4 in capture mode or FIFO<4 in PWM mode) flag. Write 1 to reset: 1: FIFO has been used more than half; 0: FIFO has not been used more than half.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "RB_TMR_IF_DATA_ACT",
						"access": "RW1Z",
						"info": "Data activation (It means that every time new data is captured in capture mode, and it means that value triggers the effective level to end in PWM mode) flag. Write 1 to reset: 1: Data generated/used; 0: Not generated/not used.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_TMR_IF_CYC_END",
						"access": "RW1Z",
						"info": "Cycle end (It refers to timeout in capture mode, and it refers to the end of cycle in PWM mode and timing mode) flag. Write 1 to reset: 1: Timeout/end of cycle; 0: No timeout/ not end.]",
						"reset_value": "0"
					}
				]
			},
			"R8_TMRx_FIFO_COUNT": {
				"bits_fields": [
					{
						"bit_range": "[7:4]",
						"name": "Reset value Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[3:0]",
						"name": "R8_TMRx_FIFO_COUNT",
						"access": "RO",
						"info": "Data count in FIFO, the maximum value is 8.]",
						"reset_value": "0Xh"
					}
				]
			},
			"R32_TMRx_COUNT": {
				"bits_fields": [
					{
						"bit_range": "[31:26]",
						"name": "Reserved Reset value Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"bit_range": "[25:0]",
						"name": "R32_TMRx_COUNT",
						"access": "RO",
						"info": "Current count value of counter.]",
						"reset_value": "XXXXXXXh"
					}
				]
			},
			"R32_TMRx_CNT_END": {
				"bits_fields": [
					{
						"bit_range": "[31:0]",
						"name": "R32_TMRx_CNT_END",
						"access": "RW",
						"info": "In timer mode, the number of clocks in a timing cycle; In PWM mode, the total number of clocks in a PWM cycle; Capture the number of timeout clocks in capture mode. Only the lower 26 bits are valid, and the maximum value is 67108863. In counting mode, final count value -2 (overflow). Note: With write operation on this register, the value of R32_TMRx_COUNT will be automatically cleared to 0.]",
						"reset_value": "0"
					}
				]
			},
			"R32_TMRx_FIFO": {
				"bits_fields": [
					{
						"bit_range": "[31:0]",
						"name": "R32_TMRx_FIFO",
						"access": "RO/WO",
						"info": "FIFO data register, only the lower 26 bits are valid.",
						"reset_value": "0"
					}
				]
			},
			"R8_TMRx_CTRL_DMA": {
				"bits_fields": [
					{
						"bit_range": "[7:3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "2"
					},
					{
						"bit_range": "[2]",
						"name": "RB_TMR_DMA_LOOP",
						"access": "RW",
						"info": "DMA address loop enable bit: 1: Enable address loop; 0: Disable address loop. If the DMA address loop is enabled, when the DMA address is added to the set end address, it will automatically loop to the start address set.",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_TMR_DMA_ENABLE",
						"access": "RW",
						"info": "DMA function enable bit: 1: DMA enabled; 0: DMA disabled.",
						"reset_value": "0"
					}
				]
			},
			"R16_TMRx_DMA_NOW": {
				"bits_fields": [
					{
						"bit_range": "[15]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[14:2]",
						"name": "R16_TMRx_DMA_NOW",
						"access": "RO",
						"info": "Current address of DMA data buffer. It can be used to calculate the number of conversions, and the calculation method is: COUNT = (TMR_DMA_NOW - TMR_DMA_BEG)/4.",
						"reset_value": "0"
					},
					{
						"bit_range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R16_TMRx_DMA_BEG": {
				"bits_fields": [
					{
						"bit_range": "[15]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[14:2]",
						"name": "R16_TMRx_DMA_BEG",
						"access": "RW",
						"info": "DMA data buffer begin address, the address must be 4-byte aligned.",
						"reset_value": "0"
					},
					{
						"bit_range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "XXXXh"
					}
				]
			},
			"R16_TMRx_DMA_END": {
				"bits_fields": [
					{
						"bit_range": "[15]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[14:2]",
						"name": "R16_TMRx_DMA_END",
						"access": "RW",
						"info": "DMA data buffer end address (not included), address must be 4-byte aligned.",
						"reset_value": "0"
					},
					{
						"bit_range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "XXXXh"
					}
				]
			}
		},

		"registers": {
			"R8_TMR0_CTRL_MOD": {
				"name": "R8_TMR0_CTRL_MOD",
				"address": "0x40002000",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_TMR0_CTRL_DMA": {
				"name": "R8_TMR0_CTRL_DMA",
				"address": "0x40002001",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR0_INTER_EN": {
				"name": "R8_TMR0_INTER_EN",
				"address": "0x40002002",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR0_INT_FLAG": {
				"name": "R8_TMR0_INT_FLAG",
				"address": "0x40002006",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR0_FIFO_COUNT": {
				"name": "R8_TMR0_FIFO_COUNT",
				"address": "0x40002007",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": []
			},
			"R32_TMR0_COUNT": {
				"name": "R32_TMR0_COUNT",
				"address": "0x40002008",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR0_CNT_END": {
				"name": "R32_TMR0_CNT_END",
				"address": "0x4000200C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR0_FIFO": {
				"name": "R32_TMR0_FIFO",
				"address": "0x40002010",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR0_DMA_NOW": {
				"name": "R32_TMR0_DMA_NOW",
				"address": "0x40002014",
				"info": "DMA count buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_TMR0_DMA_BEG": {
				"name": "R32_TMR0_DMA_BEG",
				"address": "0x40002018",
				"info": "DMA begin buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_TMR0_DMA_END": {
				"name": "R32_TMR0_DMA_END",
				"address": "0x4000201C",
				"info": "DMA end buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			}
		}
	},

	"TIM1": {
		"info": "TIM1-related registers list",
		"table": "8-2",

		"registers": {
			"R8_TMR1_CTRL_MOD": {
				"name": "R8_TMR1_CTRL_MOD",
				"address": "0x40002400",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_TMR1_CTRL_DMA": {
				"name": "R8_TMR1_CTRL_DMA",
				"address": "0x40002401",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR1_INTER_EN": {
				"name": "R8_TMR1_INTER_EN",
				"address": "0x40002402",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR1_INT_FLAG": {
				"name": "R8_TMR1_INT_FLAG",
				"address": "0x40002406",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR1_FIFO_COUNT": {
				"name": "R8_TMR1_FIFO_COUNT",
				"address": "0x40002407",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": []
			},
			"R32_TMR1_COUNT": {
				"name": "R32_TMR1_COUNT",
				"address": "0x40002408",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR1_CNT_END": {
				"name": "R32_TMR1_CNT_END",
				"address": "0x4000240C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR1_FIFO": {
				"name": "R32_TMR1_FIFO",
				"address": "0x40002410",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR1_DMA_NOW": {
				"name": "R32_TMR1_DMA_NOW",
				"address": "0x40002414",
				"info": "DMA count buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_TMR1_DMA_BEG": {
				"name": "R32_TMR1_DMA_BEG",
				"address": "0x40002418",
				"info": "DMA begin buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_TMR1_DMA_END": {
				"name": "R32_TMR1_DMA_END",
				"address": "0x4000241C",
				"info": "DMA end buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			}
		}
	},

	"TIM2": {
		"info": "TIM2-related registers list",
		"table": "8-3",

		"registers": {
			"R8_TMR2_CTRL_MOD": {
				"name": "R8_TMR2_CTRL_MOD",
				"address": "0x40002800",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_TMR2_CTRL_DMA": {
				"name": "R8_TMR2_CTRL_DMA",
				"address": "0x40002801",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR2_INTER_EN": {
				"name": "R8_TMR2_INTER_EN",
				"address": "0x40002802",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR2_INT_FLAG": {
				"name": "R8_TMR2_INT_FLAG",
				"address": "0x40002806",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR2_FIFO_COUNT": {
				"name": "R8_TMR2_FIFO_COUNT",
				"address": "0x40002807",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": []
			},
			"R32_TMR2_COUNT": {
				"name": "R32_TMR2_COUNT",
				"address": "0x40002808",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR2_CNT_END": {
				"name": "R32_TMR2_CNT_END",
				"address": "0x4000280C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR2_FIFO": {
				"name": "R32_TMR2_FIFO",
				"address": "0x40002810",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR2_DMA_NOW": {
				"name": "R32_TMR2_DMA_NOW",
				"address": "0x40002814",
				"info": "DMA count buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_TMR2_DMA_BEG": {
				"name": "R32_TMR2_DMA_BEG",
				"address": "0x40002818",
				"info": "DMA begin buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_TMR2_DMA_END": {
				"name": "R32_TMR2_DMA_END",
				"address": "0x4000281C",
				"info": "DMA end buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			}
		}
	},

	"TIM3": {
		"info": "TIM3-related registers list",
		"table": "8-4",

		"registers": {
			"R8_TMR3_CTRL_MOD": {
				"name": "R8_TMR3_CTRL_MOD",
				"address": "0x40002C00",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_TMR3_CTRL_DMA": {
				"name": "R8_TMR3_CTRL_DMA",
				"address": "0x40002C01",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR3_INTER_EN": {
				"name": "R8_TMR3_INTER_EN",
				"address": "0x40002C02",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR3_INT_FLAG": {
				"name": "R8_TMR3_INT_FLAG",
				"address": "0x40002C06",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR3_FIFO_COUNT": {
				"name": "R8_TMR3_FIFO_COUNT",
				"address": "0x40002C07",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": []
			},
			"R32_TMR3_COUNT": {
				"name": "R32_TMR3_COUNT",
				"address": "0x40002C08",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR3_CNT_END": {
				"name": "R32_TMR3_CNT_END",
				"address": "0x40002C0C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR3_FIFO": {
				"name": "R32_TMR3_FIFO",
				"address": "0x40002C10",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR3_DMA_NOW": {
				"name": "R32_TMR3_DMA_NOW",
				"address": "0x40002C14",
				"info": "DMA count buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_TMR3_DMA_BEG": {
				"name": "R32_TMR3_DMA_BEG",
				"address": "0x40002C18",
				"info": "DMA begin buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_TMR3_DMA_END": {
				"name": "R32_TMR3_DMA_END",
				"address": "0x40002C1C",
				"info": "DMA end buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			}
		}
	},

	"UART0": {
		"info": "UART0-related registers list",
		"table": "9-1",

		"registers_map": {
			"R8_UARTx_MCR": {
				"bits_fields": [
					{
						"bit_range": "[7:3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "2"
					},
					{
						"bit_range": "[2]",
						"name": "RB_MCR_HALF",
						"access": "RW",
						"info": "Description Reset value Half-duplex transceiver mode control (only supported by UART0): 1: Enter half-duplex transceiver mode, transmit with priority, and receive when not transmitting; 0: Disable half-duplex mode.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "RB_MCR_TNOW",
						"access": "RW",
						"info": "Status enable that DTR pin output is being transmitted (only supported by UART0): 1: Output the indication status of being transmitted to DTR pin, used to control the RS485 receive/transmit switch. 0: DTR pin is in normal function.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_MCR_AU_FLOW_EN",
						"access": "RW",
						"info": "CTS and RTS hardware automatic flow control enable (only supported by UART0): 1: Enable; 0: Disable; In the flow control mode, if this bit is 1, then UART will continue to send the next data only when it detects that the CTS pin input is valid (active low). Otherwise, the UART transmission will be suspended, and the CTS input status change will not generate MODEM status interrupt when this bit is 1. If this bit is 1 and RTS is 1, UART will automatically validate the RTS pin (active low) when receiver FIFO is empty. UART will automatically invalidate the RTS pin when the number of received bytes reaches the trigger point of FIFO and will re-validate the RTS pin when the receiver FIFO is empty. Hardware automatic flow control can be used to connect your own CTS pin to the other party's RTS pin and transmit your own RTS pin to the other party's CTS pin.]",
						"reset_value": "0"
					}
				]
			},
			"R8_UARTx_IER": {
				"bits_fields": [
					{
						"bit_range": "[7]",
						"name": "RB_IER_RESET",
						"access": "WZ",
						"info": "UART software reset control bit, automatically cleared: 1: Software resets UART; 0: Normal operation.",
						"reset_value": "0"
					},
					{
						"bit_range": "[6]",
						"name": "RB_IER_TXD_EN",
						"access": "RW",
						"info": "UART TXD pin output enable bit: 1: Enable pin output; 0: Disable pin output.",
						"reset_value": "0"
					},
					{
						"bit_range": "[5]",
						"name": "RB_IER_RTS_EN",
						"access": "RW",
						"info": "RTS pin output enable bit (only supported by UART0): 1: Enable output; 0: Disable output.",
						"reset_value": "0"
					},
					{
						"bit_range": "[4]",
						"name": "RB_IER_DTR_EN",
						"access": "RW",
						"info": "DTR pin output enable bit (only supported by UART0): 1: Enable output; 0: Disable output.",
						"reset_value": "0"
					},
					{
						"bit_range": "[3]",
						"name": "RB_IER_MODEM_CHG",
						"access": "RW",
						"info": "Modem input status change interrupt enable bit (only supported by UART0): 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"bit_range": "[2]",
						"name": "RB_IER_LINE_STAT",
						"access": "RW",
						"info": "Receive line status interrupt enable bit: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "RB_IER_THR_EMPTY",
						"access": "RW",
						"info": "Transmit hold register empty interrupt enable bit: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "1"
					},
					{
						"bit_range": "[0]",
						"name": "RB_IER_RECV_RDY",
						"access": "RW",
						"info": "Receive data interrupt enable bit: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					}
				]
			},
			"R8_UARTx_FCR": {
				"bits_fields": [
					{
						"bit_range": "[7:6]",
						"name": "RB_FCR_FIFO_TRIG",
						"access": "RW",
						"info": "Trigger points select of receiving FIFO interrupt and hardware flow control: 00: 1 byte; 01: 2 bytes; 10: 4 bytes; 11: 7 bytes. Used to set the trigger points of receiving FIFO interrupt and hardware flow control. For example: 10 corresponds to 4 bytes, that is, interrupt available for receiving data is generated when 4 bytes are received, and RTS pin is automatically invalidated when hardware flow control is enabled.",
						"reset_value": "0"
					},
					{
						"bit_range": "[5:3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[2]",
						"name": "RB_FCR_TX_FIFO_CLR",
						"access": "WZ",
						"info": "Transmit FIFO data clear enable bit, and automatically cleared: 1: Clear the data of transmitter FIFO (excluding TSR); 0: Not clear the data of transmitter FIFO.",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "RB_FCR_RX_FIFO_CLR",
						"access": "WZ",
						"info": "Receive FIFO data clear enable bit, and automatically cleared: 1: Clear the data of receiver FIFO (excluding RSR); 0: Not clear the data of receiver FIFO.",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_FCR_FIFO_EN",
						"access": "RW",
						"info": "FIFO enable bit: 1: Enable 8-byte FIFO; 0: Disable FIFO. After disabling FIFO, it is 1650 compatible mode, which means that there is only 1 byte in FIFO (RECV_TG1=0, RECV_TG0=0, FIFO_EN=1), and it is recommended to enable.",
						"reset_value": "0"
					}
				]
			},
			"R8_UARTx_LCR": {
				"bits_fields": [
					{
						"bit_range": "[7]",
						"name": "RB_LCR_DLAB",
						"access": "RW",
						"info": "UART divisor latch access bit for baud rate configuration.",
						"reset_value": "0"
					},
					{
						"bit_range": "[6]",
						"name": "RB_LCR_BREAK_EN",
						"access": "RW",
						"info": "Force to generate BREAK line interval enable: 1: Forced to generate; 0: Not generate.",
						"reset_value": "0"
					},
					{
						"bit_range": "[5:4]",
						"name": "RB_LCR_PAR_MOD",
						"access": "RW",
						"info": "Parity bit format selection: 00: Odd; 01: Even; 10: Mark (set to 1); 11: Space (cleared). Valid only when RB_LCR_PAR_EN is 1.",
						"reset_value": "0"
					},
					{
						"bit_range": "[3]",
						"name": "RB_LCR_PAR_EN",
						"access": "RW",
						"info": "Parity bit enable: 1: Allow to generate parity bit when transmitting and check parity bit when receiving; 0: No parity bit.",
						"reset_value": "0"
					},
					{
						"bit_range": "[2]",
						"name": "RB_LCR_STOP_BIT",
						"access": "RW",
						"info": "Stop bit format set: 1: 2 stop bits; 0: 1 stop bit.",
						"reset_value": "0"
					},
					{
						"bit_range": "[1:0]",
						"name": "RB_LCR_WORD_SZ",
						"access": "RW",
						"info": "UART data length selection: 00: 5 data bits; 01: 6 data bits; 10: 7 data bits; 11: 8 data bits.",
						"reset_value": "0"
					}
				]
			},
			"R8_UARTx_IIR": {
				"bits_fields": [
					{
						"bit_range": "[7:6]",
						"name": "RB_IIR_FIFO_ID",
						"access": "RO",
						"info": "UART FIFO enable status: 11: FIFO has been enabled; 00: FIFO is not enabled.",
						"reset_value": "1"
					},
					{
						"bit_range": "[5:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[3:0]",
						"name": "RB_IIR_INT_MASK",
						"access": "RO",
						"info": "Interrupt flag: If the RB_IIR_NO_INT bit is 0, an interrupt is generated, and it is needed to judge the interrupt source after reading.",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_IIR_NO_INT",
						"access": "RO",
						"info": "UART no interrupt flag: 1 indicates no interrupt.",
						"reset_value": "1"
					}
				]
			},
			"R8_UARTx_LSR": {
				"bits_fields": [
					{
						"bit_range": "[7]",
						"name": "RB_LSR_ERR_RX_FIFO",
						"access": "RO",
						"info": "Receive FIFO error flag: 1: At least one PAR_ERR or FRAM_ERR or BREAK_ERR error in the receiver FIFO; 0: No error in receiver FIFO.",
						"reset_value": "0"
					},
					{
						"bit_range": "[6]",
						"name": "RB_LSR_TX_ALL_EMP",
						"access": "RO",
						"info": "THR and TSR empty flag: 1: Both are empty; 0: Both are not empty.",
						"reset_value": "0"
					},
					{
						"bit_range": "[5]",
						"name": "RB_LSR_TX_FIFO_EMP",
						"access": "RO",
						"info": "Transmit FIFO empty flag: 1: Transmit FIFO is empty; 0: Transmit FIFO is not empty.",
						"reset_value": "1"
					},
					{
						"bit_range": "[4]",
						"name": "RB_LSR_BREAK_ERR",
						"access": "RZ",
						"info": "BREAK line interval detection flag: 1: BREAK is detected; 0: BREAK is not detected.",
						"reset_value": "1"
					},
					{
						"bit_range": "[3]",
						"name": "RB_LSR_FRAME_ERR",
						"access": "RZ",
						"info": "Data frame error flag: 1: Frame error in the data being read from the receiver FIFO, and a valid stop bit is missing; 0: No error in the currently read data frame.",
						"reset_value": "0"
					},
					{
						"bit_range": "[2]",
						"name": "RB_LSR_PAR_ERR",
						"access": "RZ",
						"info": "Receive data Parity error flag: 1: Parity error in the data being read from the receiver FIFO; 0: The currently read data parity is correct.",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "RB_LSR_OVER_ERR",
						"access": "RZ",
						"info": "Receiver FIFO buffer overflow flag.",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_LSR_DATA_RDY",
						"access": "RO",
						"info": "Receiver FIFO receive data flag: 1: Data in FIFO; 0: No data. After reading all the data in the FIFO, this bit will be automatically cleared.",
						"reset_value": "0"
					}
				]
			},
			"R8_UARTx_RBR": {
				"bits_fields": [
					{
						"bit_range": "[7:0]",
						"name": "R8_UARTx_RBR",
						"access": "RO",
						"info": "Data receive buffer register. If the DATA_RDY bit of LSR is 1, the received data can be read from this register; if FIFO_EN is 1, the data received from UART shift register RSR will be firstly stored in the receiver FIFO, and then read out through the register.",
						"reset_value": "XXh"
					}
				]
			},
			"R8_UARTx_THR": {
				"bits_fields": [
					{
						"bit_range": "[7:0]",
						"name": "R8_UARTx_THR",
						"access": "WO",
						"info": "Transmit hold register. Transmitter FIFO is included, used to write the data to be transmitted; if FIFO_EN is 1, the written data will be firstly stored in the transmitter FIFO, and then output one by one through the transmit shift register TSR.",
						"reset_value": "XXh"
					}
				]
			},
			"R8_UARTx_RFC": {
				"bits_fields": [
					{
						"bit_range": "[7:0]",
						"name": "R8_UARTx_RFC",
						"access": "RO",
						"info": "Data count in the current receiver FIFO.",
						"reset_value": "0"
					}
				]
			},
			"R8_UARTx_TFC": {
				"bits_fields": [
					{
						"bit_range": "[7:0]",
						"name": "R8_UARTx_TFC",
						"access": "RO",
						"info": "Data count in the current transmitter FIFO.",
						"reset_value": "0"
					}
				]
			},
			"R16_UARTx_DL": {
				"bits_fields": [
					{
						"bit_range": "[15:0]",
						"name": "R16_UARTx_DL",
						"access": "RW",
						"info": "The 16-bit divisor is used to calculate the baud rate. Formula: Divisor = the serial internal reference clock Fuart / 16 / the required communication baud rate. For example: If the serial internal reference clock Fuart is 1.8432 MHz and the required baud rate is 9600 bps, then the divisor = 1843200/16/9600=12.",
						"reset_value": "XXh"
					}
				]
			},
			"R8_UARTx_DIV": {
				"bits_fields": [
					{
						"bit_range": "[7:0]",
						"name": "R8_UARTx_DIV",
						"access": "RW",
						"info": "Used to calculate the internal reference clock of UART, the lower 7 bits are valid. Formula: Divisor = Fsys*2 / internal reference clock of UART, the maximum value is 127.",
						"reset_value": "XXh"
					}
				]
			}
		},

		"registers": {
			"R8_UART0_MCR": {
				"name": "R8_UART0_MCR",
				"address": "0x40003000",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART0_IER": {
				"name": "R8_UART0_IER",
				"address": "0x40003001",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART0_FCR": {
				"name": "R8_UART0_FCR",
				"address": "0x40003002",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART0_LCR": {
				"name": "R8_UART0_LCR",
				"address": "0x40003003",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART0_IIR": {
				"name": "R8_UART0_IIR",
				"address": "0x40003004",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_UART0_LSR": {
				"name": "R8_UART0_LSR",
				"address": "0x40003005",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": []
			},
			"R8_UART0_MSR": {
				"name": "R8_UART0_MSR",
				"address": "0x40003006",
				"info": "MODEM status register",
				"reset_value": "0xX0",
				"bits_fields": [
					{
						"bit_range": "[7]",
						"name": "RB_MSR_DCD",
						"access": "RO",
						"info": "DCD pin status: 1: DCD is active (low level); 0: DCD is inactive (high level).",
						"reset_value": "0"
					},
					{
						"bit_range": "[6]",
						"name": "RB_MSR_RI",
						"access": "RO",
						"info": "RI pin status: 1: RI is active (low level); 0: RI is inactive (high level).",
						"reset_value": "0"
					},
					{
						"bit_range": "[5]",
						"name": "RB_MSR_DSR",
						"access": "RO",
						"info": "DSR pin status: 1: DSR pin is active (low level); 0: DSR pin is inactive (high level).",
						"reset_value": "1"
					},
					{
						"bit_range": "[4]",
						"name": "RB_MSR_CTS",
						"access": "RO",
						"info": "CTS pin status: 1: CTS pin is active (low level); 0: CTS pin is inactive (high level).",
						"reset_value": "X"
					},
					{
						"bit_range": "[3]",
						"name": "RB_MSR_DCD_CHG",
						"access": "RZ",
						"info": "DCD input status change flag: 1: Has changed; 0: No change.",
						"reset_value": "X"
					},
					{
						"bit_range": "[2]",
						"name": "RB_MSR_RI_CHG",
						"access": "RZ",
						"info": "RI input status change flag: 1: Has changed; 0: No change.",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "RB_MSR_DSR_CHG",
						"access": "RZ",
						"info": "DSR pin input status change flag: 1: Has changed; 0: No change.",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_MSR_CTS_CHG",
						"access": "RZ",
						"info": "CTS pin input status change flag: 1: Has changed; 0: No change.",
						"reset_value": "0"
					}
				]
			},
			"R8_UART0_RBR": {
				"name": "R8_UART0_RBR",
				"address": "0x40003008",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART0_THR": {
				"name": "R8_UART0_THR",
				"address": "0x40003008",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART0_RFC": {
				"name": "R8_UART0_RFC",
				"address": "0x4000300A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART0_TFC": {
				"name": "R8_UART0_TFC",
				"address": "0x4000300B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UART0_DL": {
				"name": "R16_UART0_DL",
				"address": "0x4000300C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART0_DIV": {
				"name": "R8_UART0_DIV",
				"address": "0x4000300E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART0_ADR": {
				"name": "R8_UART0_ADR",
				"address": "0x4000300F",
				"info": "Slave address register",
				"reset_value": "0xFF",
				"bits_fields": [
					{
						"bit_range": "[7:0]",
						"name": "R8_UART0_ADR",
						"access": "RW",
						"info": "Slave address of UART0 during multi-device communication: FFh: Not used; Others: Slave address.",
						"reset_value": "0xFF"
					}
				]
			}
		}
	},

	"UART1": {
		"info": "UART1-related registers list",
		"table": "9-2",

		"registers": {
			"R8_UART1_MCR": {
				"name": "R8_UART1_MCR",
				"address": "0x40003400",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART1_IER": {
				"name": "R8_UART1_IER",
				"address": "0x40003401",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART1_FCR": {
				"name": "R8_UART1_FCR",
				"address": "0x40003402",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART1_LCR": {
				"name": "R8_UART1_LCR",
				"address": "0x40003403",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART1_IIR": {
				"name": "R8_UART1_IIR",
				"address": "0x40003404",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_UART1_LSR": {
				"name": "R8_UART1_LSR",
				"address": "0x40003405",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": []
			},
			"R8_UART1_RBR": {
				"name": "R8_UART1_RBR",
				"address": "0x40003408",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART1_THR": {
				"name": "R8_UART1_THR",
				"address": "0x40003408",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART1_RFC": {
				"name": "R8_UART1_RFC",
				"address": "0x4000340A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART1_TFC": {
				"name": "R8_UART1_TFC",
				"address": "0x4000340B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UART1_DL": {
				"name": "R16_UART1_DL",
				"address": "0x4000340C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART1_DIV": {
				"name": "R8_UART1_DIV",
				"address": "0x4000340E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": []
			}
		}
	},

	"UART2": {
		"info": "USART2-related registers list",
		"table": "9-3",

		"registers": {
			"R8_UART2_MCR": {
				"name": "R8_UART2_MCR",
				"address": "0x40003800",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART2_IER": {
				"name": "R8_UART2_IER",
				"address": "0x40003801",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART2_FCR": {
				"name": "R8_UART2_FCR",
				"address": "0x40003802",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART2_LCR": {
				"name": "R8_UART2_LCR",
				"address": "0x40003803",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART2_IIR": {
				"name": "R8_UART2_IIR",
				"address": "0x40003804",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_UART2_LSR": {
				"name": "R8_UART2_LSR",
				"address": "0x40003805",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": []
			},
			"R8_UART2_RBR": {
				"name": "R8_UART2_RBR",
				"address": "0x40003808",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART2_THR": {
				"name": "R8_UART2_THR",
				"address": "0x40003808",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART2_RFC": {
				"name": "R8_UART2_RFC",
				"address": "0x4000380A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART2_TFC": {
				"name": "R8_UART2_TFC",
				"address": "0x4000380B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UART2_DL": {
				"name": "R16_UART2_DL",
				"address": "0x4000380C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART2_DIV": {
				"name": "R8_UART2_DIV",
				"address": "0x4000380E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": []
			}
		}
	},

	"UART3": {
		"info": "UART3-related registers list",
		"table": "9-4",

		"registers": {
			"R8_UART3_MCR": {
				"name": "R8_UART3_MCR",
				"address": "0x40003C00",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART3_IER": {
				"name": "R8_UART3_IER",
				"address": "0x40003C01",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART3_FCR": {
				"name": "R8_UART3_FCR",
				"address": "0x40003C02",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART3_LCR": {
				"name": "R8_UART3_LCR",
				"address": "0x40003C03",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART3_IIR": {
				"name": "R8_UART3_IIR",
				"address": "0x40003C04",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_UART3_LSR": {
				"name": "R8_UART3_LSR",
				"address": "0x40003C05",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": []
			},
			"R8_UART3_RBR": {
				"name": "R8_UART3_RBR",
				"address": "0x40003C08",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART3_THR": {
				"name": "R8_UART3_THR",
				"address": "0x40003C08",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART3_RFC": {
				"name": "R8_UART3_RFC",
				"address": "0x40003C0A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART3_TFC": {
				"name": "R8_UART3_TFC",
				"address": "0x40003C0B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UART3_DL": {
				"name": "R16_UART3_DL",
				"address": "0x40003C0C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART3_DIV": {
				"name": "R8_UART3_DIV",
				"address": "0x40003C0E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": []
			}
		}
	},

	"SPI0": {
		"info": "SPI0-related registers list",
		"table": "10-1",

		"registers_map": {
			"R8_SPIx_CTRL_MOD": {
				"bits_fields": [
					{
						"bit_range": "[7]",
						"name": "RB_SPI_MISO_OE",
						"access": "RW",
						"info": "MISO pin output enable (can be used at data line switching direction in 2-wire mode): 1: MISO output enabled; 0: MISO output disabled.",
						"reset_value": "0"
					},
					{
						"bit_range": "[6]",
						"name": "RB_SPI_MOSI_OE",
						"access": "RW",
						"info": "MOSI pin output enable: 1: MOSI output enabled; 0: MOSI output disabled.",
						"reset_value": "0"
					},
					{
						"bit_range": "[5]",
						"name": "RB_SPI_SCK_OE",
						"access": "RW",
						"info": "SCK pin output enable: 1: SCK output enabled; 0: SCK output disabled.",
						"reset_value": "0"
					},
					{
						"bit_range": "[4]",
						"name": "RB_SPI_FIFO_DIR",
						"access": "RW",
						"info": "FIFO direction: 1: Input (receive data); 0: Output (transmit data).",
						"reset_value": "0"
					},
					{
						"bit_range": "[3]",
						"name": "RB_SPI_SLV_CMD_MOD",
						"access": "RW",
						"info": "First byte mode selection in SPI0 slave mode (only supported by SPI0): 1: First byte command mode; 0: Data stream mode. In the first byte command mode, it will be regarded as a command code when receiving the first byte of data after the SPI chip select is valid and RB_SPI_IF_FST_BYTE will be set to 1.",
						"reset_value": "0"
					},
					{
						"bit_range": "[3]",
						"name": "RB_SPI_MST_SCK_MOD",
						"access": "RW",
						"info": "Clock idle mode selection in master mode: 1: Mode3 (SCK is at high level when idle); 0: Mode0 (SCK is at low level when idle).",
						"reset_value": "0"
					},
					{
						"bit_range": "[2]",
						"name": "RB_SPI_2WIRE_MOD",
						"access": "RW",
						"info": "2-wire or 3-wire SPI mode selection in slave mode: 1: 2-wire mode/half duplex (SCK/MISO); 0: 3-wire mode/full duplex (SCK/MOSI/MISO).",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "RB_SPI_ALL_CLEAR",
						"access": "RW",
						"info": "SPI FIFO/counter/interrupt flag clear: 1: Force to empty and clear; 0: Not clear.",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_SPI_MODE_SLAVE",
						"access": "RW",
						"info": "SPI0 master/slave mode selection (only supported by SPI0): 1: Slave mode; 0: Master mode.",
						"reset_value": "0"
					}
				]
			},
			"R8_SPIx_CTRL_CFG": {
				"bits_fields": [
					{
						"bit_range": "[7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[6]",
						"name": "RB_SPI_MST_DLY_EN",
						"access": "RW",
						"info": "Input delay enable in master mode: 1: Enable, used for high-speed applications such as SPI clock close to half of Fsys; 0: Disable, regular applications.",
						"reset_value": "0"
					},
					{
						"bit_range": "[5]",
						"name": "RB_SPI_BIT_ORDER",
						"access": "RW",
						"info": "SPI data bit order selection: 1: LSB first, 0: MSB first.",
						"reset_value": "0"
					},
					{
						"bit_range": "[4]",
						"name": "RB_SPI_AUTO_IF",
						"access": "RW",
						"info": "Enable the function of automatically clearing flag RB_SPI_IF_BYTE_END when accessing BUFFER/FIFO: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"bit_range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[2]",
						"name": "RB_SPI_DMA_LOOP",
						"access": "RW",
						"info": "DMA address loop enable (only supported by SPI0): 1: Enable address loop; 0: Disable address loop. If the DMA address loop is enabled, when the DMA address is added to the set end address, the auto loop points to the set first address.",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_SPI_DMA_ENABLE",
						"access": "RW",
						"info": "DMA enable (only supported by SPI0): 1: Enable; 0: Disable.",
						"reset_value": "0"
					}
				]
			},
			"R8_SPIx_INTER_EN": {
				"bits_fields": [
					{
						"bit_range": "[7]",
						"name": "RB_SPI_IE_FST_BYTE",
						"access": "RW",
						"info": "In the first byte command mode of slave mode, first byte interrupt receive enable (only supported by SPI0): 1: Enable receiving the first byte interrupt; 0: Disable receiving the first byte interrupt.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[6:5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[4]",
						"name": "RB_SPI_IE_FIFO_OV",
						"access": "RW",
						"info": "FIFO overflow (FIFO is full when receiving, or FIFO is empty when transmitting) interrupt enable (only supported by SPI0): 1: Enable; 0: Disable.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[3]",
						"name": "RB_SPI_IE_DMA_END",
						"access": "RW",
						"info": "DMA end interrupt enable (only supported by SPI0): 1: Interrupt enabled; 0: Interrupt disabled.]",
						"reset_value": "1"
					},
					{
						"bit_range": "[2]",
						"name": "RB_SPI_IE_FIFO_HF",
						"access": "RW",
						"info": "More than half of FIFO used interrupt enable: 1: Interrupt enabled; 0: Interrupt disabled.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[1]",
						"name": "RB_SPI_IE_BYTE_END",
						"access": "RW",
						"info": "SPI single byte transmission completion interrupt enable: 1: Interrupt enabled; 0: Interrupt disabled.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_SPI_IE_CNT_END",
						"access": "RW",
						"info": "SPI all byte transmission completion interrupt enable: 1: Interrupt enabled; 0: Interrupt disabled.]",
						"reset_value": "0"
					}
				]
			},
			"R8_SPIx_CLOCK_DIV": {
				"bits_fields": [
					{
						"bit_range": "[7:0]",
						"name": "R8_SPI_CLOCK_DIV",
						"access": "RW",
						"info": "Frequency division factor in master mode, the minimum value is 2, up to 254. Fsck= Fsys/frequency division factor.]",
						"reset_value": "10h"
					}
				]
			},
			"R8_SPI0_SLAVE_PRE": {
				"bits_fields": [
					{
						"bit_range": "[7:0]",
						"name": "R8_SPI0_SLAVE_PRE",
						"access": "RW",
						"info": "Preset data first returned in slave mode. Used to receive the returned data after first byte of data.]",
						"reset_value": "10h"
					}
				]
			},
			"R8_SPIx_BUFFER": {
				"bits_fields": [
					{
						"bit_range": "[7:0]",
						"name": "R8_SPIx_BUFFER",
						"access": "RW",
						"info": "SPI data transmit and receive buffer.",
						"reset_value": "0"
					}
				]
			},
			"R8_SPIx_RUN_FLAG": {
				"bits_fields": [
					{
						"bit_range": "[7]",
						"name": "RB_SPI_SLV_SELECT",
						"access": "RO",
						"info": "Chip select status in slave mode (only supported by SPI0): 1: Being selected; 0: No chip selected.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[6]",
						"name": "RB_SPI_SLV_CS_LOAD",
						"access": "RO",
						"info": "First loading status after chip select in slave mode (only supported by SPI0): 1: Being loading R8_SPI0_SLAVE_PRE; 0: Not loading.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[5]",
						"name": "RB_SPI_FIFO_READY",
						"access": "RO",
						"info": "FIFO ready: 1: FIFO is ready (R16_SPIx_TOTAL_CNT is not 0, and the FIFO is not full when receiving or the FIFO is not empty when transmitting); 0: FIFO is not ready.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[4]",
						"name": "RB_SPI_SLV_CMD_ACT",
						"access": "RO",
						"info": "Command received completion status in slave mode, that is, completing the exchange of first byte data (only supported by SPI0): 1: That has just been exchanged is the first byte; 0: The first byte has not been exchanged or it is not the first byte.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[3:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R8_SPIx_INT_FLAG": {
				"bits_fields": [
					{
						"bit_range": "[7]",
						"name": "RB_SPI_IF_FST_BYTE",
						"access": "RW1Z",
						"info": "First byte received flag in slave mode (only supported by SPI0): 1: The first byte has been received; 0: The first byte is not received.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[6]",
						"name": "RB_SPI_FREE",
						"access": "RO",
						"info": "Current SPI free: 1: Free; 0: Not free.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "1"
					},
					{
						"bit_range": "[4]",
						"name": "RB_SPI_IF_FIFO_OV",
						"access": "RW1Z",
						"info": "FIFO overflow (FIFO is full when receiving or FIFO is empty when transmitting) flag. Write 1 to reset: 1: Overflow; 0: Not overflow.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[3]",
						"name": "RB_SPI_IF_DMA_END",
						"access": "RW1Z",
						"info": "DMA end flag (only supported by SPI0). Write 1 to reset: 1: End; 0: Not end.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[2]",
						"name": "RB_SPI_IF_FIFO_HF",
						"access": "RW1Z",
						"info": "More than half of FIFO used (FIFO>=4 when receiving or FIFO<4 when transmitting) flag. Write 1 to reset: 1: More than half of FIFO has been used; 0: FIFO has been used not more than half.]",
						"reset_value": "X"
					},
					{
						"bit_range": "[1]",
						"name": "RB_SPI_IF_BYTE_END",
						"access": "RW1Z",
						"info": "SPI single byte transfer end flag. Write 1 to reset: 1: End; 0: Not end.]",
						"reset_value": "0"
					},
					{
						"bit_range": "[0]",
						"name": "RB_SPI_IF_CNT_END",
						"access": "RW1Z",
						"info": "SPI all byte transfer end flag. Write 1 to reset: 1: All byte transfer ends; 0: All byte transfer not end.]",
						"reset_value": "0"
					}
				]
			},
			"R8_SPIx_FIFO_COUNT": {
				"bits_fields": [
					{
						"bit_range": "[7:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[3:0]",
						"name": "R8_SPIx_FIFO_COUNT",
						"access": "RW",
						"info": "Current byte count in FIFO.]",
						"reset_value": "0"
					}
				]
			},
			"R16_SPIx_TOTAL_CNT": {
				"bits_fields": [
					{
						"bit_range": "[15:12]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[11:0]",
						"name": "RB_SPIx_TOTAL_CNT",
						"access": "RW",
						"info": "Total number of bytes of SPI data sent and received in host mode, with the lower 12 bits valid. Up to 4095 bytes can be sent and received at one time when using DMA. Slave mode is not supported.]",
						"reset_value": "0"
					}
				]
			},
			"R8_SPIx_FIFO": {
				"bits_fields": [
					{
						"bit_range": "[7:0]",
						"name": "R8_SPIx_FIFO",
						"access": "RO/WO",
						"info": "Data FIFO register.]",
						"reset_value": "XXh"
					}
				]
			},
			"R8_SPIx_FIFO_COUNT1": {
				"bits_fields": [
					{
						"bit_range": "[7:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[3:0]",
						"name": "R8_SPI0_FIFO_COUNT1",
						"access": "RW",
						"info": "Current byte count in FIFO. The same as R8_SPIx_FIFO_COUNT.]",
						"reset_value": "0"
					}
				]
			}
		},

		"registers": {
			"R8_SPI0_CTRL_MOD": {
				"name": "R8_SPI0_CTRL_MOD",
				"address": "0x40004000",
				"info": "SPI0 mode control register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_SPI0_CTRL_CFG": {
				"name": "R8_SPI0_CTRL_CFG",
				"address": "0x40004001",
				"info": "SPI0 configuration register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI0_INTER_EN": {
				"name": "R8_SPI0_INTER_EN",
				"address": "0x40004002",
				"info": "SPI0 interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI0_SLAVE_PRE": {
				"name": "R8_SPI0_SLAVE_PRE",
				"address": "0x40004003",
				"info": "SPI0 clock divider register in master mode SPI0 preset data register in slave mode",
				"reset_value": "0x10",
				"bits_fields": []
			},
			"R8_SPI0_BUFFER": {
				"name": "R8_SPI0_BUFFER",
				"address": "0x40004004",
				"info": "SPI0 data buffer",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_SPI0_RUN_FLAG": {
				"name": "R8_SPI0_RUN_FLAG",
				"address": "0x40004005",
				"info": "SPI0 working status register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI0_INT_FLAG": {
				"name": "R8_SPI0_INT_FLAG",
				"address": "0x40004006",
				"info": "SPI0 interrupt flag register",
				"reset_value": "0x40",
				"bits_fields": []
			},
			"R8_SPI0_FIFO_COUNT": {
				"name": "R8_SPI0_FIFO_COUNT",
				"address": "0x40004007",
				"info": "SPI0 transceiver FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_SPI0_TOTAL_CNT": {
				"name": "R16_SPI0_TOTAL_CNT",
				"address": "0x4000400C",
				"info": "SPI0 transceiver data total length register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R8_SPI0_FIFO": {
				"name": "R8_SPI0_FIFO",
				"address": "0x40004010",
				"info": "SPI0 data FIFO register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_SPI0_FIFO_COUNT1": {
				"name": "R8_SPI0_FIFO_COUNT1",
				"address": "0x40004013",
				"info": "SPI0 transceiver FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_SPI0_DMA_NOW": {
				"name": "R32_SPI0_DMA_NOW",
				"address": "0x40004014",
				"info": "SPI0 DMA buffer current address",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"bit_range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[15:0]",
						"name": "R16_SPI0_DMA_NOW",
						"access": "RW",
						"info": "DMA data buffer current address. It can be used to calculate the number of conversions. COUNT=SPI0_DMA_NOW-SPI0_DMA_BEG.",
						"reset_value": "XXXXh"
					}
				]
			},
			"R32_SPI0_DMA_BEG": {
				"name": "R32_SPI0_DMA_BEG",
				"address": "0x40004018",
				"info": "SPI0 DMA buffer start address",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"bit_range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[16:0]",
						"name": "R16_SPI0_DMA_BEG",
						"access": "RW",
						"info": "DMA data buffer start address.",
						"reset_value": "XXXXh"
					}
				]
			},
			"R32_SPI0_DMA_END": {
				"name": "R32_SPI0_DMA_END",
				"address": "0x4000401C",
				"info": "SPI0 DMA buffer end address",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"bit_range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"bit_range": "[16:0]",
						"name": "R16_SPI0_DMA_END",
						"access": "RW",
						"info": "DMA data buffer end address (not included)",
						"reset_value": "XXXXh"
					}
				]
			}
		}
	},

	"SPI1": {
		"info": "SPI1-related registers list",
		"table": "10-2",

		"registers": {
			"R8_SPI1_CTRL_MOD": {
				"name": "R8_SPI1_CTRL_MOD",
				"address": "0x40004400",
				"info": "SPI0 mode control register",
				"reset_value": "0x00"
			},
			"R8_SPI1_CTRL_CFG": {
				"name": "R8_SPI1_CTRL_CFG",
				"address": "0x40004401",
				"info": "SPI0 configuration register",
				"reset_value": "0x02"
			},
			"R8_SPI1_INTER_EN": {
				"name": "R8_SPI1_INTER_EN",
				"address": "0x40004402",
				"info": "SPI0 interrupt enable register",
				"reset_value": "0x00"
			},
			"R8_SPI1_CLOCK_DIV": {
				"name": "R8_SPI1_CLOCK_DIV",
				"address": "0x40004403",
				"info": "SPI1 clock divider register in master mode",
				"reset_value": "0x00"
			},
			"R8_SPI1_BUFFER": {
				"name": "R8_SPI1_BUFFER",
				"address": "0x40004404",
				"info": "SPI0 data buffer",
				"reset_value": "0x10"
			},
			"R8_SPI1_RUN_FLAG": {
				"name": "R8_SPI1_RUN_FLAG",
				"address": "0x40004405",
				"info": "SPI0 working status register",
				"reset_value": "0xXX"
			},
			"R8_SPI1_INT_FLAG": {
				"name": "R8_SPI1_INT_FLAG",
				"address": "0x40004406",
				"info": "SPI0 interrupt flag register",
				"reset_value": "0x00"
			},
			"R8_SPI1_FIFO_COUNT": {
				"name": "R8_SPI1_FIFO_COUNT",
				"address": "0x40004407",
				"info": "SPI0 transceiver FIFO count register",
				"reset_value": "0x40"
			},
			"R16_SPI1_TOTAL_CNT": {
				"name": "R16_SPI1_TOTAL_CNT",
				"address": "0x4000440C",
				"info": "SPI0 transceiver data total length register",
				"reset_value": "0x00"
			},
			"R8_SPI1_FIFO": {
				"name": "R8_SPI1_FIFO",
				"address": "0x40004410",
				"info": "SPI0 data FIFO register",
				"reset_value": "0x00"
			},
			"R8_SPI1_FIFO_COUNT1": {
				"name": "R8_SPI1_FIFO_COUNT1",
				"address": "0x40004413",
				"info": "SPI0 transceiver FIFO count register",
				"reset_value": "0xXX"
			}
		}
	},

	"PWM": {
		"info": "PWM-related registers list",
		"table": "11-1",

		"registers": {
			"R8_PWM_OUT_EN": {
				"name": "R8_PWM_OUT_EN",
				"address": "0x40005000",
				"info": "PWMx output enable register",
				"reset_value": "0x0000XXXX",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_PWM11_OUT_EN",
						"access": "RW",
						"info": "PWM11 output enable: 1: Enabled; 0: Disabled.",
						"reset_value": "0"
					},
					{
						"range": "6",
						"name": "RB_PWM10_OUT_EN",
						"access": "RW",
						"info": "PWM10 output enable: 1: Enabled; 0: Disabled.",
						"reset_value": "0"
					},
					{
						"range": "5",
						"name": "RB_PWM9_OUT_EN",
						"access": "RW",
						"info": "PWM9 output enable: 1: Enabled; 0: Disabled.",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "RB_PWM8_OUT_EN",
						"access": "RW",
						"info": "PWM8 output enable: 1: Enabled; 0: Disabled.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "RB_PWM7_OUT_EN",
						"access": "RW",
						"info": "PWM7 output enable: 1: Enabled; 0: Disabled.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "RB_PWM6_OUT_EN",
						"access": "RW",
						"info": "PWM6 output enable: 1: Enabled; 0: Disabled.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "RB_PWM5_OUT_EN",
						"access": "RW",
						"info": "PWM5 output enable: 1: Enabled; 0: Disabled.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "RB_PWM4_OUT_EN",
						"access": "RW",
						"info": "PWM4 output enable: 1: Enabled; 0: Disabled.",
						"reset_value": "0"
					}
				]
			},
			"R8_PWM_POLAR": {
				"name": "R8_PWM_POLAR",
				"address": "0x40005001",
				"info": "PWMx output polarity configuration register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_PWM11_POLAR",
						"access": "RW",
						"info": "PWM11 output polarity control: 1: Default at high level, active low; 0: Default at low level, active high.",
						"reset_value": "0"
					},
					{
						"range": "6",
						"name": "RB_PWM10_POLAR",
						"access": "RW",
						"info": "PWM10 output polarity control: 1: Default at high level, active low; 0: Default at low level, active high.",
						"reset_value": "0"
					},
					{
						"range": "5",
						"name": "RB_PWM9_POLAR",
						"access": "RW",
						"info": "PWM9 output polarity control: 1: Default at high level, active low; 0: Default at low level, active high.",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "RB_PWM8_POLAR",
						"access": "RW",
						"info": "PWM8 output polarity control: 1: Default at high level, active low; 0: Default at low level, active high.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "RB_PWM7_POLAR",
						"access": "RW",
						"info": "PWM7 output polarity control: 1: Default at high level, active low; 0: Default at low level, active high.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "RB_PWM6_POLAR",
						"access": "RW",
						"info": "PWM6 output polarity control: 1: Default at high level, active low; 0: Default at low level, active high.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "RB_PWM5_POLAR",
						"access": "RW",
						"info": "PWM5 output polarity control: 1: Default at high level, active low; 0: Default at low level, active high.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "RB_PWM4_POLAR",
						"access": "RW",
						"info": "PWM4 output polarity control: 1: Default at high level, active low; 0: Default at low level, active high.",
						"reset_value": "0"
					}
				]
			},
			"R8_PWM_CONFIG": {
				"name": "R8_PWM_CONFIG",
				"address": "0x40005002",
				"info": "PWMx configuration register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_PWM10_11_STAG_EN",
						"access": "RW",
						"info": "PWM10/11 interleaved output enable: 1: Interleaved output; 0: Independent output.",
						"reset_value": "0"
					},
					{
						"range": "6",
						"name": "RB_PWM8_9_STAG_EN",
						"access": "RW",
						"info": "PWM8/9 interleaved output enable: 1: Interleaved output; 0: Independent output.",
						"reset_value": "0"
					},
					{
						"range": "5",
						"name": "RB_PWM6_7_STAG_EN",
						"access": "RW",
						"info": "PWM6/7 interleaved output enable: 1: Interleaved output; 0: Independent output.",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "RB_PWM4_5_STAG_EN",
						"access": "RW",
						"info": "PWM4/5 interleaved output enable: 1: Interleaved output; 0: Independent output.",
						"reset_value": "0"
					},
					{
						"range": "3:2",
						"name": "RB_PWM_CYC_MOD",
						"access": "RW",
						"info": "PWM data width selection: 00: 8-bit data width; 01: 7-bit data width; 10: 6-bit data width; 11: 16-bit data width.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "RB_PWM_STAG_ST",
						"access": "RO",
						"info": "PWM interleave flag: 1: PWM5/7/9/11 is allowed to output; 0: PWM4/6/8/10 is allowed to output.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "RB_PWM_CYCLE_SEL",
						"access": "RW",
						"info": "PWM period selection: 0: 8/7/6-bit data width corresponding to 256/128/64 clock cycles; the 16-bit data width corresponds to clock cycles controlled by R32_PWM_REG_CYCLE.",
						"reset_value": "0"
					}
				]
			},
			"R8_PWM_CLOCK_DIV": {
				"name": "R8_PWM_CLOCK_DIV",
				"address": "0x40005003",
				"info": "PWMx clock divider register",
				"reset_value": "0x0X",
				"bits_fields": [
					{
						"range": "7:0",
						"name": "R8_PWM_CLOCK_DIV",
						"access": "RW",
						"info": "PWM reference clock frequency division factor. Fpwm=Fsys/R8_PWM_CLOCK_DIV.",
						"reset_value": "0"
					}
				]
			},
			"R32_PWM4_7_DATA": {
				"name": "R32_PWM4_7_DATA",
				"address": "0x40005004",
				"info": "PWM4/5/6/7 data hold register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "31:24",
						"name": "R8_PWM7_DATA",
						"access": "RW",
						"info": "PWM7 data hold register.",
						"reset_value": "0xXX"
					},
					{
						"range": "23:16",
						"name": "R8_PWM6_DATA",
						"access": "RW",
						"info": "PWM6 data hold register.",
						"reset_value": "0xXX"
					},
					{
						"range": "15:8",
						"name": "R8_PWM5_DATA",
						"access": "RW",
						"info": "PWM5 data hold register.",
						"reset_value": "0xXX"
					},
					{
						"range": "7:0",
						"name": "R8_PWM4_DATA",
						"access": "RW",
						"info": "PWM4 data hold register.",
						"reset_value": "0xXX"
					}
				]
			},
			"R8_PWM4_DATA": {
				"name": "R8_PWM4_DATA",
				"address": "0x40005004",
				"info": "PWM4 data hold register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			},
			"R8_PWM5_DATA": {
				"name": "R8_PWM5_DATA",
				"address": "0x40005005",
				"info": "PWM5 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM6_DATA": {
				"name": "R8_PWM6_DATA",
				"address": "0x40005006",
				"info": "PWM6 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM7_DATA": {
				"name": "R8_PWM7_DATA",
				"address": "0x40005007",
				"info": "PWM7 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R32_PWM8_11_DATA": {
				"name": "R32_PWM8_11_DATA",
				"address": "0x40005008",
				"info": "PWM8/9/10/11 data hold register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "31:24",
						"name": "R8_PWM11_DATA",
						"access": "RW",
						"info": "PWM11 data hold register.",
						"reset_value": "0xXX"
					},
					{
						"range": "23:16",
						"name": "R8_PWM10_DATA",
						"access": "RW",
						"info": "PWM10 data hold register.",
						"reset_value": "0xXX"
					},
					{
						"range": "15:8",
						"name": "R8_PWM9_DATA",
						"access": "RW",
						"info": "PWM9 data hold register.",
						"reset_value": "0xXX"
					},
					{
						"range": "7:0",
						"name": "R8_PWM8_DATA",
						"access": "RW",
						"info": "PWM8 data hold register.",
						"reset_value": "0xXX"
					},
					{
						"range": "31:16",
						"name": "R16_PWM7_DATA",
						"access": "RW",
						"info": "PWM7 data hold register (16-bit width).",
						"reset_value": "0xXX"
					},
					{
						"range": "15:0",
						"name": "R16_PWM6_DATA",
						"access": "RW",
						"info": "PWM6 data hold register (16-bit width).",
						"reset_value": "0xXX"
					}
				]
			},
			"R8_PWM8_DATA": {
				"name": "R8_PWM8_DATA",
				"address": "0x40005008",
				"info": "PWM8 data hold register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			},
			"R8_PWM9_DATA": {
				"name": "R8_PWM9_DATA",
				"address": "0x40005009",
				"info": "PWM9 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM10_DATA": {
				"name": "R8_PWM10_DATA",
				"address": "0x4000500A",
				"info": "PWM10 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM11_DATA": {
				"name": "R8_PWM11_DATA",
				"address": "0x4000500B",
				"info": "PWM11 data hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM_INT_CTRL": {
				"name": "R8_PWM_INT_CTRL",
				"address": "0x4000500C",
				"info": "PWMx interrupt control and status register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R32_PWM_REG_DATA8": {
				"name": "R32_PWM_REG_DATA8",
				"address": "0x40005010",
				"info": "PWM8/9 data register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "7",
						"name": "RB_PWM_IF_CYC",
						"access": "RW1Z",
						"info": "PWM cycle end flag. Write 1 to reset: 1: End; 0: Not end.",
						"reset_value": "1"
					},
					{
						"range": "6:2",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "00000b"
					},
					{
						"range": "1",
						"name": "RB_PWM_CYC_PRE",
						"access": "RW",
						"info": "Select the interrupt time point at the end of PWM cycle: 1: Interrupt is generated 16 counts in advance (example for 8-bit width, interrupt at count 240); 0: Interrupt is generated 2 counts in advance (example for 8-bit width, interrupt at count 254).",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "RB_PWM_IE_CYC",
						"access": "RW",
						"info": "PWM cycle end interrupt enable: 1: Enabled; 0: Disabled.",
						"reset_value": "0"
					}
				]
			},
			"R32_PWM_REG_CYCLE": {
				"name": "R32_PWM_REG_CYCLE",
				"address": "0x40005014",
				"info": "PWM cycle count end register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": [
					{
						"range": "31:16",
						"name": "R16_PWM9_REG_DATA",
						"access": "RW",
						"info": "16-bit bit data of PWM9 channel.",
						"reset_value": "0xXXXX"
					},
					{
						"range": "15:0",
						"name": "R16_PWM8_REG_DATA",
						"access": "RW",
						"info": "16-bit bit data of PWM8 channel.",
						"reset_value": "0xXXXX"
					}
				]
			}
		}
	},

	"I2C": {
		"info": "I2C-related registers list",
		"table": "12-1",

		"registers": {
			"R16_I2C_CTRL1": {
				"name": "R16_I2C_CTRL1",
				"address": "0x40004800",
				"info": "I2C control register 1",
				"reset_value": "0x0002",
				"bits_fields": [
					{
						"range": "15",
						"name": "RB_I2C_SWRST",
						"access": "RW",
						"info": "Software reset. When user codes set this bit, I2C is reset. Before reset, make sure that IIC lines are released and the bus is idle.",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "Reserved",
						"access": "RO",
						"info": "This bit can reset I2C when no Stop condition is detected on the bus but the busy bit is 1.",
						"reset_value": "0"
					},
					{
						"range": "13",
						"name": "RB_I2C_ALERT",
						"access": "RW",
						"info": "SMBus alert. This bit can be set or cleared by user codes. After the PE bit is set, this bit can be cleared by hardware. 1: Drive SMBusALERT pin low, response address header followed by ACK; 0: Release SMBusALERT pin high, response address header followed by NACK.",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "RB_I2C_PEC",
						"access": "RW",
						"info": "Data packet error checking enable. This bit can be set or cleared by user codes. After PEC is transmitted, or when a Start or Stop condition is generated, or when the PE bit is cleared to 0, this bit is cleared by hardware. 1: PEC enabled; 0: PEC disabled. Note: PEC is corrupted when an arbitration is lost.",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "RB_I2C_POS",
						"access": "RW",
						"info": "ACK/PEC position. This bit can be set or cleared by user codes or cleared by hardware after PE is cleared. 1: The ACK bit controls ACK/NAK of the next byte received in the shift register, which is a PEC; 0: The ACK bit controls ACK/NAK of the current byte being received in the shift register which may be a PEC. Note: The POS bit is used for reception of 2-byte data and must be configured before reception.",
						"reset_value": "0"
					},
					{
						"range": "10",
						"name": "RB_I2C_ACK",
						"access": "RW",
						"info": "Acknowledge enable. Can be set or cleared by user codes or cleared by hardware after PE is set. 1: Acknowledge returned after a byte is received; 0: No acknowledge.",
						"reset_value": "0"
					},
					{
						"range": "9",
						"name": "RB_I2C_STOP",
						"access": "RW",
						"info": "Stop condition generation. Can be set or cleared by user codes or cleared by hardware when a Stop condition is detected or set by hardware when a timeout error occurs. Master mode: 1 generates Stop during or after Start; 0 no Stop generated. Slave mode: 1 releases SCL and SDA after byte transmission; 0 no Stop generated.",
						"reset_value": "0"
					},
					{
						"range": "8",
						"name": "RB_I2C_START",
						"access": "RW",
						"info": "Start condition generation. Can be set or cleared by user codes or cleared by hardware when a Start is sent or PE is cleared. Master mode: 1 repeated Start; 0 no Start. Slave mode: 1 Start generated when bus is idle; 0 no Start.",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "RB_I2C_NOSTRETCH",
						"access": "RW",
						"info": "Clock stretching disable. Disable clock stretching when ADDB or BTF flag is set until cleared by software. 1 disables; 0 enables clock stretching.",
						"reset_value": "0"
					},
					{
						"range": "6",
						"name": "RB_I2C_ENGC",
						"access": "RW",
						"info": "General call enable. Set to enable general call response address 00h.",
						"reset_value": "0"
					},
					{
						"range": "5",
						"name": "RB_I2C_ENPEC",
						"access": "RW",
						"info": "PEC enable. Can be set to enable PEC calculation.",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "RB_I2C_ENARP",
						"access": "RW",
						"info": "ARP enable. Set to enable ARP. If SMBTYPE=0, use default SMBus device address; if SMBTYPE=1, use SMBus host address.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "RB_I2C_SMBTYPE",
						"access": "RW",
						"info": "SMBus device type: 1 SMBus host; 0 SMBus device.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "RB_I2C_SMBUS",
						"access": "RW",
						"info": "SMBus mode selection: 1 SMBus mode; 0 I2C mode.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "RB_I2C_PE",
						"access": "RW",
						"info": "I2C peripheral enable: 1 enabled; 0 disabled.",
						"reset_value": "0"
					}
				]
			},
			"R16_I2C_CTRL2": {
				"name": "R16_I2C_CTRL2",
				"address": "0x40004804",
				"info": "I2C control register 2",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:11",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "00000b"
					},
					{
						"range": "10",
						"name": "RB_I2C_ITBUFEN",
						"access": "RW",
						"info": "Buffer interrupt enable. 1: When TxE or RxNE is set, event interrupt is generated; 0: no interrupt is generated.",
						"reset_value": "0"
					},
					{
						"range": "9",
						"name": "RB_I2C_ITEVTEN",
						"access": "RW",
						"info": "Event interrupt enable. The interrupt is generated when: SB=1 (Master); ADDR=1 (Master/Slave); ADDR10=1 (Master); STOPF=1 (Slave); BTF=1 with no TxE or RxNE events; TxE event when ITBUFEN=1; RxNE event when ITBUFEN=1.",
						"reset_value": "0"
					},
					{
						"range": "8",
						"name": "RB_I2C_ITERREN",
						"access": "RW",
						"info": "Error interrupt enable. Interrupt generated on: BERR=1; ARLO=1; AF=1; OVR=1; PECERR=1; TIMEOUT=1; SMBAlert=1.",
						"reset_value": "0"
					},
					{
						"range": "7:6",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "00b"
					},
					{
						"range": "5:0",
						"name": "RB_I2C_FREQ",
						"access": "RW",
						"info": "I2C clock frequency. Allowed range is 2~36 MHz. Bits must be set between 000010b and 100100b. Unit is MHz. Recommended minimum: 2 MHz for standard mode; 4 MHz for fast mode.",
						"reset_value": "0"
					}
				]
			},
			"R16_I2C_OADDR1": {
				"name": "R16_I2C_OADDR1",
				"address": "0x40004808",
				"info": "I2C address register 1",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15",
						"name": "RB_I2C_ADDMODE",
						"access": "RW",
						"info": "Addressing mode. 1: 10-bit slave address (7-bit address not acknowledged); 0: 7-bit slave address (10-bit address not acknowledged).",
						"reset_value": "0"
					},
					{
						"range": "14:10",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved.",
						"reset_value": "00000b"
					},
					{
						"range": "9:8",
						"name": "RB_I2C_ADD9_8",
						"access": "RW",
						"info": "Bus address bits 9-8 when using 10-bit address. Ignored when using 7-bit address.",
						"reset_value": "0"
					},
					{
						"range": "7:1",
						"name": "RB_I2C_ADD7_1",
						"access": "RW",
						"info": "Bus address bits 7-1.",
						"reset_value": "0000000b"
					},
					{
						"range": "0",
						"name": "RB_I2C_ADD0",
						"access": "RW",
						"info": "Bus address bit 0 when using 10-bit address. Ignored when using 7-bit address.",
						"reset_value": "0"
					}
				]
			},
			"R16_I2C_OADDR2": {
				"name": "R16_I2C_OADDR2",
				"address": "0x4000480C",
				"info": "I2C address register 2",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "Reset value"
					},
					{
						"range": "[7:1]",
						"name": "RB_I2C_ADD2",
						"access": "RW",
						"info": "Bus address, bits7-1 in dual addressing mode",
						"reset_value": "00h"
					},
					{
						"range": "[0]",
						"name": "RB_I2C_ENDUAL",
						"access": "RW",
						"info": "Dual addressing mode enable bit. This bit can be set to make ADD2 recognized",
						"reset_value": "0"
					}
				]
			},
			"R16_I2C_DATAR": {
				"name": "R16_I2C_DATAR",
				"address": "0x40004810",
				"info": "I2C data register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "Reset value"
					},
					{
						"range": "[7:0]",
						"name": "RB_I2C_DATAR",
						"access": "RW",
						"info": "Data register. It can be used to store the received data or store the data to be sent to the bus",
						"reset_value": "00h"
					}
				]
			},
			"R16_I2C_STAR1": {
				"name": "R16_I2C_STAR1",
				"address": "0x40004814",
				"info": "I2C status register 1",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15]",
						"name": "RB_I2C_SMBALE",
						"access": "RT_RW0",
						"info": "SMBus alert. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. In SMBus host mode: 1: SMBus alert occurs; 0: No SMBus alert. In SMBus slave mode: 1: SMBAlert response address header to SMBAlert LOW received; 0: No SMBAlert response address header received.",
						"reset_value": "0"
					},
					{
						"range": "[14]",
						"name": "RB_I2C_TIMEOUT",
						"access": "RW0",
						"info": "Timeout or Tlow error flag. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. 1: SCL remained LOW for 25mS, or master low extend time more than 10mS, or slave low extend time more than 25mS; 0: No timeout error. Note: When this bit is set in slave mode, the slave device will reset the communication and the hardware will release the bus; when this bit is set in master mode, the hardware will issue a stop condition.",
						"reset_value": "0"
					},
					{
						"range": "[13]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[12]",
						"name": "RB_I2C_PECERR",
						"access": "RW0",
						"info": "PEC error flag in reception. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. 1: PEC error, NAK returned after PEC is received; 0: No PEC error.",
						"reset_value": "0"
					},
					{
						"range": "[11]",
						"name": "RB_I2C_OVR",
						"access": "RW0",
						"info": "Overrun/Underrun flag. 1: Overrun/Underrun: If NOSTRETCH=1, when a new byte is received in reception and data register has not been read, the new received byte is lost. In transmission, when no new data is written into data register, the same byte is sent twice; 0: No overrun/underrun.",
						"reset_value": "0"
					},
					{
						"range": "[10]",
						"name": "RB_I2C_AF",
						"access": "RW0",
						"info": "Acknowledge failure flag. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. 1: Acknowledge failure; 0: No acknowledge failure.",
						"reset_value": "0"
					},
					{
						"range": "[9]",
						"name": "RB_I2C_ARLO",
						"access": "RW0",
						"info": "Arbitration lost flag. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. 1: Arbitration lost detected, the interface loses the control to the bus; 0: Arbitration is normal.",
						"reset_value": "0"
					},
					{
						"range": "[8]",
						"name": "RB_I2C_BERR",
						"access": "RW0",
						"info": "Bus error flag. This bit can be reset by user codes writing 0, or reset by hardware when PE is at low level. 1: Start/Stop condition error; 0: Normal.",
						"reset_value": "0"
					},
					{
						"range": "[7]",
						"name": "RB_I2C_TxE",
						"access": "RO",
						"info": "Data register empty flag. It can be cleared by writing data to the data register, or it can be cleared by hardware after a Start/Stop condition is generated or when PE is 0. 1: Data register empty in transmission; 0: Data register not empty.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_I2C_RxNE",
						"access": "RO",
						"info": "Data register not empty flag. It can be cleared by reading/writing data to the data register, or it can be cleared by hardware when PE is 0. 1: Data register not empty in reception; 0: Normal.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_I2C_STOPF",
						"access": "RO",
						"info": "Stop condition flag. It can be cleared by write operation to the control register1 after user reads the status register1, or it can be cleared by hardware when PE is 0. 1: Slave detects a Stop condition on the bus after an acknowledge; 0: No Stop condition detected.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_I2C_ADD10",
						"access": "RO",
						"info": "10-bit address header sent flag. It can be cleared by write operation to the control register1 after user reads the status register1, or it can be cleared by hardware when PE is 0. 1: In 10-bit addressing mode, slave has sent the first address byte; 0: None.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_I2C_BTF",
						"access": "RO",
						"info": "Byte transmission finished flag. It can be cleared by read/write operation to the data register after user reads the status register1. In transmission, it can be cleared by hardware after a Start/Stop condition is generated or when PE is 0. 1: Byte transmission finished. If NOSTRETCH=0: in transmission, when a new data is sent and no new data is written into the data register; in reception, when a new byte is received but the data register has not been read; 0: None.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_I2C_ADDR",
						"access": "RW0",
						"info": "Address sent/matched flag. It can be cleared by read operation to the status register2 after user reads the status register1, or it can be cleared by hardware when PE is 0. In master mode: 1: Address transmission finished: in 10-bit addressing mode, this bit is set after ACK of the second address byte is received; in 7-bit addressing mode, this bit is set after ACK of the byte is received; 0: Address transmission not finished. In slave mode: 1: Received address matched; 0: Address not matched or no address received.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_I2C_SB",
						"access": "RO",
						"info": "Start bit sent flag. It can be cleared by write operation to the data register after user reads the status register1, or it can be cleared by hardware when PE is 0. 1: Start bit sent; 0: Start bit not sent.",
						"reset_value": "0"
					}
				]
			},
			"R16_I2C_STAR2": {
				"name": "R16_I2C_STAR2",
				"address": "0x40004818",
				"info": "I2C status register 2",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15:8]",
						"name": "RB_I2C_PEC",
						"access": "RO",
						"info": "Packet error checking register. When PEC is enabled (ENPEC is set), this register stores the value of PEC.",
						"reset_value": "00h"
					},
					{
						"range": "[7]",
						"name": "RB_I2C_DUALF",
						"access": "RO",
						"info": "Dual flag. It can be cleared by hardware when a Stop/Start bit is generated or when PE=0. 1: Received address matched with OADDR2; 0: Received address matched with OADDR1.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_I2C_SMBHOST",
						"access": "RO",
						"info": "SMBus host header flag. It can be cleared by hardware when a Stop/Start bit is generated or when PE=0. 1: When SMBTYPE=1 and ENARP=1, SMBus host address received; 0: SMBus host address not received.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_I2C_SMBDEFAULT",
						"access": "RO",
						"info": "SMBus device default address flag. It can be cleared by hardware when a Stop/Start bit is generated or when PE=0. 1: When ENARP=1, SMBus device default address received; 0: SMBus device default address not received.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_I2C_GENCALL",
						"access": "RO",
						"info": "General call address flag. It can be cleared by hardware when a Stop/Start bit is generated or when PE=0. 1: When ENGC=1, general call address received; 0: General call address not received.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_I2C_TRA",
						"access": "RO",
						"info": "Transmission/reception flag. It can be cleared by hardware when a Stop condition is detected (STOPF=1) or repeated Start condition is detected or an arbitration lost is detected (ARLO=1) or when PE=0. 1: Data transmitted; 0: Data received. This bit is determined by the R/W bit of the address byte.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_I2C_BUSY",
						"access": "RO",
						"info": "Bus busy flag. It can be cleared when a Stop condition is detected. When the interface is disabled (PE=0), the information is still updated. 1: Busy bus: SDA or SCL LOW; 0: Idle bus, and no communication.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_I2C_MSL",
						"access": "RO",
						"info": "Master/slave mode indication. It can be cleared by hardware when the interface is in Master mode (SB=1). It can be cleared by hardware when the bus detects a Stop bit or an arbitration lost or when PE=0.",
						"reset_value": "0"
					}
				]
			},
			"R16_I2C_CKCFGR": {
				"name": "R16_I2C_CKCFGR",
				"address": "0x4000481C",
				"info": "I2C clock register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15]",
						"name": "RB_I2C_F/S",
						"access": "RW",
						"info": "Master mode selection: 1: Fast mode; 0: Standard mode.",
						"reset_value": "0"
					},
					{
						"range": "[14]",
						"name": "RB_I2C_DUTY",
						"access": "RW",
						"info": "Clock HIGH duty cycle in fast mode: 1: 36%; 0: 33.3%.",
						"reset_value": "0"
					},
					{
						"range": "[13:12]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "00b"
					},
					{
						"range": "[11:0]",
						"name": "RB_I2C_CCR",
						"access": "RW",
						"info": "Clock frequency division factor register, which decides frequency wave of SCL clock. In I2C standard mode or SMBus mode: Thigh = CCR * THCLK, Tlow = CCR * THCLK. In I2C fast mode: If DUTY = 0: Thigh = CCR * THCLK, Tlow = 2 * CCR * THCLK. If DUTY = 1: (Speed reaches 400kHz) Thigh = 9 * CCR * THCLK, Tlow = 16 * CCR * THCLK. Example: In the standard mode, the SCL frequency of 100kHz is generated: CCR = FREQR/(2*100KHz), when FREQR = 52MHz and THCLK = 1/52MHz, CCR = 52MHz/(2*100KHz) = 260, and CCR is written in 0x104.",
						"reset_value": "000h"
					}
				]
			},
			"R16_I2C_RTR": {
				"name": "R16_I2C_RTR",
				"address": "0x40004820",
				"info": "I2C rise time register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "000h"
					},
					{
						"range": "[5:0]",
						"name": "RB_I2C_TRISE",
						"access": "RW",
						"info": "Maximum rise time. These bits set the rise time of SCL in master mode. The maximum rise time=TRISEsingle clock cycle. This bit can be set only when PE is cleared.",
						"reset_value": "000010b"
					}
				]
			}
		}
	},

	"LCD": {
		"info": "LCD-related registers list",
		"table": "13-1",

		"registers": {
			"R8_LCD_CMD": {
				"name": "R8_LCD_CMD",
				"address": "0x40006000",
				"info": "LCD command register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_VLCD_SEL",
						"access": "RW",
						"info": "LCD drive voltage selection: 1: 2.5V; 0: 3.3V.",
						"reset_value": "0"
					},
					{
						"range": "[6:5]",
						"name": "RB_SCAN_CLK_SEL",
						"access": "RW",
						"info": "Scan clock selection: 00: 256Hz; 01: 512Hz; 10: 1KHz; 11: 128Hz.",
						"reset_value": "0"
					},
					{
						"range": "[4:3]",
						"name": "RB_LCD_DUTY",
						"access": "RW",
						"info": "LCD duty cycle selection: 00: 1/2; 01: 1/3; 10: 1/4; 11: Invalid.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_LCD_BIAS",
						"access": "RW",
						"info": "Bias ratio selection: 1: 1/3; 0: 1/2.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_LCD_ON",
						"access": "RW",
						"info": "LCD switch: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_SYS_EN",
						"access": "RW",
						"info": "System enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					}
				]
			},
			"R32_LCD_RAM0": {
				"name": "R32_LCD_RAM0",
				"address": "0x40006004",
				"info": "LCD RAM0 register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[31:0]",
						"name": "RB_LCD_SEGX(X=0-7)",
						"access": "RW",
						"info": "Data in SEG0-SEG7 segments, 4 bits per segment.",
						"reset_value": "0"
					}
				]
			},
			"R32_LCD_RAM1": {
				"name": "R32_LCD_RAM1",
				"address": "0x40006008",
				"info": "LCD RAM1 register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:0]",
						"name": "RB_LCD_SEGX(X=8-15)",
						"access": "RW",
						"info": "Data in SEG8-SEG15 segments, 4 bits per segment.",
						"reset_value": "0"
					}
				]
			},
			"R32_LCD_RAM2": {
				"name": "R32_LCD_RAM2",
				"address": "0x4000600C",
				"info": "LCD RAM2 register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:0]",
						"name": "RB_LCD_SEGX(X=16-23)",
						"access": "RW",
						"info": "Data in SEG16-SEG23 segments, 4 bits per segment.",
						"reset_value": "0"
					}
				]
			},
			"R32_LCD_RAM3": {
				"name": "R32_LCD_RAM3",
				"address": "0x40006010",
				"info": "LCD RAM3 register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[15:0]",
						"name": "RB_LCD_SEGX(X=24-27)",
						"access": "RW",
						"info": "Data in SEG24-SEG27 segments, 4 bits per segment.",
						"reset_value": "0"
					}
				]
			},
			"R32_LCD_SEG_EN": {
				"name": "R32_LCD_SEG_EN",
				"address": "0x40006014",
				"info": "LCD segment enable register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:28]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[27:0]",
						"name": "RB_LCD_SEG_EN",
						"access": "RW",
						"info": "SEG27-SEG0 segment enable, active high.",
						"reset_value": "0"
					}
				]
			}
		}
	},

	"IWDG": {
		"info": "IWDG-related registers list",
		"table": "14-1",

		"registers": {
			"R32_IWDG_KR": {
				"name": "R32_IWDG_KR",
				"address": "0x40001000",
				"info": "Independent Watchdog key register. Writing specific key values to this register controls the watchdog timer operation, including starting the watchdog, refreshing the counter, and enabling register access.",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "Reserved",
						"access": "WO",
						"info": "Reserved",
						"reset_value": "XXXXh"
					},
					{
						"range": "[15:0]",
						"name": "IWDG_KR",
						"access": "WO",
						"info": "KEY[15:0]: key value (Write register only, read out value is 0x0000). The software must write 0xAAAA at certain intervals to reload the count value, otherwise, when the counter is 0, the watchdog will generate a reset, and writing 0x5555 indicates that the protection is lifted. Write 0xCCCC to start the watchdog work (If the hardware watchdog is selected, it is not restricted by this command word).",
						"reset_value": "XXXXh"
					}
				]
			},
			"R32_IWDG_CFG": {
				"name": "R32_IWDG_CFG",
				"address": "0x40001004",
				"info": "Independent Watchdog configuration register. Holds configuration bits such as prescaler and reload values that determine watchdog timeout intervals.",
				"reset_value": "0x4FFFXFFF",
				"bits_fields": [
					{
						"range": "[31]",
						"name": "IWDG_EN",
						"access": "RO",
						"info": "Watchdog start flag bit: 1: On; 0: Off.",
						"reset_value": "0"
					},
					{
						"range": "[30]",
						"name": "WR_PROTECT",
						"access": "RO",
						"info": "Write protection flag bit: 1: Turn on protection, when turned on the operation of the protected field does not take effect; 0: Unprotected.",
						"reset_value": "0"
					},
					{
						"range": "[29]",
						"name": "STOP_EN",
						"access": "RW",
						"info": "Watchdog stop enable (protected). 1: Turn on the stop switch; 0: Turn off the stop switch. Note: Valid only in debug mode.",
						"reset_value": "0"
					},
					{
						"range": "[28]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[27:16]",
						"name": "COUNT",
						"access": "RO",
						"info": "Watchdog decrement counter",
						"reset_value": "FFFh"
					},
					{
						"range": "[15]",
						"name": "PVU",
						"access": "RO",
						"info": "Watchdog configuration register update flag bit (protected): 1: Register has update; 0: Register has no update.",
						"reset_value": "X"
					},
					{
						"range": "[14:12]",
						"name": "PR",
						"access": "RW",
						"info": "Prescaling factor (protected). 000: Divided by 4; 001: Divided by 8; 010: Divided by 16; 011: Divided by 32; 100: Divided by 64; 101: Divided by 128; 110: Divided by 256; 111: Divided by 512.",
						"reset_value": "000b"
					},
					{
						"range": "[11:0]",
						"name": "RLR",
						"access": "RW",
						"info": "RL[11:0]: Watchdog counter reload (protected). Used to define the reload value for the watchdog counter, which is transferred to the counter whenever 0xAAAA is written to the IWDG_KR register. The counter then counts down from this value. The watchdog timeout period can be calculated from this reload value and the clock prescaler value.",
						"reset_value": "FFFh"
					}
				]
			}
		}
	},

	"ADC": {
		"info": "ADC-related registers list",
		"table": "15-1",

		"registers": {
			"R8_ADC_CHANNEL": {
				"name": "R8_ADC_CHANNEL",
				"address": "0x40001058",
				"info": "ADC input channel select register",
				"reset_value": "0x10",
				"bits_fields": [
					{
						"range": "[7:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[3:0]",
						"name": "RB_ADC_CH_INX",
						"access": "RW",
						"info": "ADC channel index number, a total of 14 channels: 00h-0Dh: External signal channels A0~A13; 0Eh: Battery voltage VBAT; 0Fh: Built-in temperature sensor TS. 10h: NFC energy detection channel.",
						"reset_value": "10000b"
					}
				]
			},
			"R8_ADC_CFG": {
				"name": "R8_ADC_CFG",
				"address": "0x40001059",
				"info": "ADC configuration register",
				"reset_value": "0xA0",
				"bits_fields": [
					{
						"range": "[7:6]",
						"name": "RB_ADC_CLK_DIV",
						"access": "RW",
						"info": "ADC clock frequency selection: When R16_CLK_SYS_CFG[9] = 1, 00: Reserved; 01: CK32M divided by 4, 8MHz; 10: CK32M divided by 6, 5.33MHz; 11: CK32M divided by 8, 4MHz. When R16_CLK_SYS_CFG[9] = 0, 00: CK16M divided by 2, 8MHz; 01: CK16M divided by 4, 4MHz; 10: CK16M divided by 6, 2.67MHz; 11: CK32M divided by 8, 2MHz. Note: ADC clock frequency supports up to 8MHz.",
						"reset_value": "10"
					},
					{
						"range": "[5:4]",
						"name": "RB_ADC_PGA_GAIN",
						"access": "RW",
						"info": "ADC input PGA gain selection: Used in conjunction with bit RB_ADC_PGA_GAIN[2] in register R8_ADC_CONVERT. When RB_ADC_PGA_GAIN[2]=0: 00: -12dB, 1/4; 01: -6dB, 1/2; 10: 0dB, 1 time, no gain; 11: 6dB, 2 times. When RB_ADC_PGA_GAIN[2]=1: 00: 6dB, 2 times; 01: 12dB, 4 times; 10: 18dB, 8 times; 11: 24dB, 16 times.",
						"reset_value": "10b"
					},
					{
						"range": "[3]",
						"name": "RB_ADC_OFS_TEST",
						"access": "RW",
						"info": "ADC offset error test mode: 1: Test/calibrate mode. The lower 12-bit data of data register R16_ADC_DATA will be inverted bit by bit in test mode (0x0573 is inverted to 0x0A8C); 0: Normal mode.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_ADC_DIFF_EN",
						"access": "RW",
						"info": "ADC channel signal input mode: 1: Differential input; 0: Single-ended input.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_ADC_BUF_EN",
						"access": "RW",
						"info": "ADC input buffer BUF enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_ADC_POWER_ON",
						"access": "RW",
						"info": "ADC module power enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					}
				]
			},
			"R8_ADC_CONVERT": {
				"name": "R8_ADC_CONVERT",
				"address": "0x4000105A",
				"info": "ADC conversion control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_ADC_EOC_X",
						"access": "RO",
						"info": "ADC conversion end flag (UART signal): 1: Completed; 0: In progress.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[5:4]",
						"name": "RB_ADC_SAMPLE_TIME",
						"access": "RW",
						"info": "ADC sample period selection: 00: 4*Tadc; 01: 5*Tadc; 10: 6*Tadc; 11: 7*Tadc.",
						"reset_value": "0"
					},
					{
						"range": "[3:2]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_ADC_PGA_GAIN[2]",
						"access": "RW",
						"info": "ADC's input PGA gain direction selection, combined with RB_ADC_PGA_GAIN[1:0] is used. Note: This bit must be 0 when using TS, i.e. RB_ADC_PGA_GAIN[2:0]=011b when using TS.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_ADC_START",
						"access": "RW",
						"info": "ADC conversion enable control and status. It is cleared automatically when non-continuous ADC ends or when DMA ends: 1: Start conversion/being converted; 0: Stop conversion.",
						"reset_value": "0"
					}
				]
			},
			"R8_TEM_SENSOR": {
				"name": "R8_TEM_SENSOR",
				"address": "0x4000105B",
				"info": "Temperature sensor control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_TEM_SEN_PWR_ON",
						"access": "RW",
						"info": "TS temperature sensor power enable control: 1: Enabled; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "Reserved",
						"access": "RW",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R16_ADC_DATA": {
				"name": "R16_ADC_DATA",
				"address": "0x4000105C",
				"info": "ADC data register",
				"reset_value": "0x0XXX",
				"bits_fields": [
					{
						"range": "[15:12]",
						"name": "Reserved",
						"access": "RW",
						"info": "Reserved",
						"reset_value": "0000b"
					},
					{
						"range": "[11:0]",
						"name": "RB_ADC_DATA",
						"access": "RO",
						"info": "Data after ADC conversion.",
						"reset_value": "XXXh"
					}
				]
			},
			"R8_ADC_INT_FLAG": {
				"name": "R8_ADC_INT_FLAG",
				"address": "0x4000105E",
				"info": "ADC interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]", 
						"name": "RB_ADC_IF_EOC",
						"access": "RO",
						"info": "ADC conversion finished flag. This flag can be cleared by writing to register R8_ADC_CONVERT or R8_TKEY_CONVERT.",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "Reserved",
						"access": "RW",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R8_ADC_CTRL_DMA": {
				"name": "R8_ADC_CTRL_DMA",
				"address": "0x40001061",
				"info": "DMA control and status register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_ADC_AUTO_EN",
						"access": "RW",
						"info": "Automatic continuous ADC sampling enable at timing interval: 1: Enable automatic ADC; 0: Disable automatic ADC.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_ADC_CONT_EN",
						"access": "RW",
						"info": "ADC continuous conversion mode enable: 1: Enable continuous ADC; 0: Disable continuous ADC.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_SCAN_AUTO_TYPE",
						"access": "RW",
						"info": "In ADC SCAN mode: 1: Continuous trigger; 0: Periodic trigger.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_ADC_IE_EOC",
						"access": "RW",
						"info": "ADC conversion completion interrupt enable: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_ADC_IE_DMA_END",
						"access": "RW",
						"info": "DMA end interrupt enable: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_ADC_DMA_LOOP",
						"access": "RW",
						"info": "DMA address loop enable: 1: Enable address loop; 0: Disable address loop. If the DMA address loop is enabled, when the DMA address is added to the set end address, it will automatically loop to the start address that is set.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_ADC_DMA_ENABLE",
						"access": "RW",
						"info": "DMA function enable: 1: Enable DMA; 0: Disable DMA.",
						"reset_value": "0"
					}
				]
			},
			"R8_ADC_DMA_IF": {
				"name": "R8_ADC_DMA_IF",
				"address": "0x40001062",
				"info": "DMA and interrupt control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "000"
					},
					{
						"range": "[4]",
						"name": "RB_ADC_IF_END_ADC",
						"access": "RW1Z",
						"info": "ADC conversion completion interrupt flag, write 1 to clear or when data is taken by DMA or write to register R8_ADC_CONVERT to clear this flag: 1: ADC has been completed once; 0: Not completed.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_ADC_IF_DMA_END",
						"access": "RW1Z",
						"info": "DMA completion flag. Write 1 to reset: 1: DMA has been completed; 0: Not completed.",
						"reset_value": "0"
					},
					{
						"range": "[2:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R8_ADC_AUTO_CYCLE": {
				"name": "R8_ADC_AUTO_CYCLE",
				"address": "0x40001063",
				"info": "ADC and DMA interrupt flag register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_ADC_AUTO_CYCLE",
						"access": "RW",
						"info": "The starting value of continuous ADC timing cycle is counted in unit of 16 system clocks and reloaded after reaching 256. Calculation: timing =(256-R8_ADC_AUTO_CYCLE)*16*Tsys Counts in units of 32MHz clock at the start value of continuous TKEY timing cycles. Calculation method: Timing = R8_ADC_AUTO_CYCLE*TCK32M (Or TCK16M).",
						"reset_value": "0xXX"
					}
				]
			},
			"R32_ADC_DMA_NOW": {
				"name": "R32_ADC_DMA_NOW",
				"address": "0x40001064",
				"info": "Continuous ADC timing cycle register",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[16:1]",
						"name": "R16_ADC_DMA_NOW",
						"access": "RO",
						"info": "Current address of DMA data buffer. It can be used to calculate the number of conversions. Calculation: COUNT=(ADC_DMA_NOW-ADC_DMA_BEG)/2.",
						"reset_value": "XXXXh"
					},
					{
						"range": "[0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_DMA_BEG": {
				"name": "R32_ADC_DMA_BEG",
				"address": "0x40001068",
				"info": "Current buffer address of DMA register",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[16:1]",
						"name": "R16_ADC_DMA_BEG",
						"access": "RW",
						"info": "DMA data buffer start address, the address must be 2-byte aligned.",
						"reset_value": "XXXXh"
					},
					{
						"range": "[0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_DMA_END": {
				"name": "R32_ADC_DMA_END",
				"address": "0x4000106C",
				"info": "Start buffer address of DMA",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[16:1]",
						"name": "R16_ADC_DMA_END",
						"access": "RW",
						"info": "DMA data buffer end address (not included), address must be 2-byte aligned.",
						"reset_value": "XXXXh"
					},
					{
						"range": "[0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_SCAN_CFG1": {
				"name": "R32_ADC_SCAN_CFG1",
				"address": "0x40001070",
				"info": "End buffer address of DMA",
				"reset_value": "0xFFFFFFFF",
				"bits_fields": [
					{
						"range": "[31:28]",
						"name": "RB_ADC_SCAN_CH8",
						"access": "RW",
						"info": "Channel 8 analog input channel select bit: 0000: A0; 0001: A1; 0010: A2; 0011: A3; 0100: A4; 0101: A5; 0110: A6; 0111: A7; 1000: A8; 1001: A9; 1010: A10; 1011: A11; 1100: A12; 1101: A13; 1110: Battery voltage VBAT; 1111: Built-in temperature sensor TS",
						"reset_value": "1111"
					},
					{
						"range": "[27:24]",
						"name": "RB_ADC_SCAN_CH7",
						"access": "RW",
						"info": "Channel 7 analog input channel select bit: As above",
						"reset_value": "1111"
					},
					{
						"range": "[23:20]",
						"name": "RB_ADC_SCAN_CH6",
						"access": "RW",
						"info": "Channel 6 analog input channel select bit: As above",
						"reset_value": "1111"
					},
					{
						"range": "[19:16]",
						"name": "RB_ADC_SCAN_CH5",
						"access": "RW",
						"info": "Channel 5 analog input channel select bit: As above",
						"reset_value": "1111"
					},
					{
						"range": "[15:12]",
						"name": "RB_ADC_SCAN_CH4",
						"access": "RW",
						"info": "Channel 4 analog input channel select bit: As above",
						"reset_value": "1111"
					},
					{
						"range": "[11:8]",
						"name": "RB_ADC_SCAN_CH3",
						"access": "RW",
						"info": "Channel 3 analog input channel select bit: As above",
						"reset_value": "1111"
					},
					{
						"range": "[7:4]",
						"name": "RB_ADC_SCAN_CH2",
						"access": "RW",
						"info": "Channel 2 analog input channel select bit: As above",
						"reset_value": "1111"
					},
					{
						"range": "[3:0]",
						"name": "RB_ADC_SCAN_CH1",
						"access": "RW",
						"info": "Channel 1 analog input channel select bit: As above",
						"reset_value": "1111"
					}
				]
			},
			"R32_ADC_SCAN_CFG2": {
				"name": "R32_ADC_SCAN_CFG2",
				"address": "0x40001074",
				"info": "Scan configuration register 1",
				"reset_value": "0x000FFFFF",
				"bits_fields": [
					{
						"range": "[31]",
						"name": "RB_ADC_IF_SCAN_END",
						"access": "RW1Z",
						"info": "End of Scan Flag Bit, 1 indicates the end of scanning, this bit is cleared by writing 1 and invalid by writing 0.",
						"reset_value": "0"
					},
					{
						"range": "[30]",
						"name": "RB_ADC_SCAN_MASK_DIS",
						"access": "RW",
						"info": "Channel enable is disabled after the ADC sampling channel is finished: 1: Disable OFF channel; 0: Enable OFF channel.",
						"reset_value": "0"
					},
					{
						"range": "[29]",
						"name": "RB_ADC_IE_SCAN_END",
						"access": "RW",
						"info": "End-of-scan interrupt enable: 0: off; 1: On.",
						"reset_value": "0"
					},
					{
						"range": "[28]",
						"name": "RB_ADC_SCAN_SEL",
						"access": "RW",
						"info": "Scan function selection: 0: TKEY; 1: ADC.",
						"reset_value": "0"
					},
					{
						"range": "[27:24]",
						"name": "RB_ADC_SCAN_NUM",
						"access": "RW",
						"info": "Scan channel number.",
						"reset_value": "0"
					},
					{
						"range": "[23:20]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[19:16]",
						"name": "RB_ADC_SCAN_CH13",
						"access": "RW",
						"info": "Channel 13 Analog Input Channel Select Bit: 0000: A0; 0001: A1; 0010: A2; 0011: A3; 0100: A4; 0101: A5; 0110: A6; 0111: A7; 1000: A8; 1001: A9; 1010: A10; 1011: A11; 1100: A12; 1101: A13; 1110: Battery voltage VBAT; 1111: Built-in temperature sensor TS.",
						"reset_value": "1111"
					},
					{
						"range": "[15:12]",
						"name": "RB_ADC_SCAN_CH12",
						"access": "RW",
						"info": "Channel 12 analog input channel select bit: As above",
						"reset_value": "1111"
					},
					{
						"range": "[11:8]",
						"name": "RB_ADC_SCAN_CH11",
						"access": "RW",
						"info": "Channel 11 analog input channel select bit: As above",
						"reset_value": "1111"
					},
					{
						"range": "[7:4]",
						"name": "RB_ADC_SCAN_CH10",
						"access": "RW",
						"info": "Channel 10 analog input channel select bit: As above",
						"reset_value": "1111"
					},
					{
						"range": "[3:0]",
						"name": "RB_ADC_SCAN_CH9",
						"access": "RW",
						"info": "Channel 9 analog input channel select bit: As above",
						"reset_value": "1111"
					}
				]
			}
		}
	},

	"TKEY": {
		"info": "TKEY-related registers list",
		"table": "16-1",

		"registers": {
			"R8_TKEY_COUNT": {
				"name": "R8_TKEY_COUNT",
				"address": "0x40001054",
				"info": "TouchKey charge/discharge time register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[7:5]",
						"name": "RB_TKEY_DISCH_CNT",
						"access": "RW",
						"info": "The number of Touch-Key discharge cycles, counting in unit of ADC clock selected by RB_ADC_CLK_DIV. Calculation: discharge time = (RB_TKEY_DISCH_CNT+1)*Tadc.",
						"reset_value": "XXXb"
					},
					{
						"range": "[4:0]",
						"name": "RB_TKEY_CHARG_CNT",
						"access": "RW",
						"info": "The number of Touch-Key charge cycle, counting in unit of ADC clock selected by RB_ADC_CLK_DIV. Calculation: charge time = (RB_TKEY_CHARG_CNT+ADC)*Tadc.",
						"reset_value": "XXXXXb"
					}
				]
			},
			"R8_TKEY_CONVERT": {
				"name": "R8_TKEY_CONVERT",
				"address": "0x40001056",
				"info": "TouchKey detection control register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7:1]", 
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_TKEY_START",
						"access": "RW",
						"info": "TouchKey detection control and status, automatically cleared: 1: Start to detect/being converted; 0: Stop converting.",
						"reset_value": "0"
					}
				]
			},
			"R8_TKEY_CFG": {
				"name": "R8_TKEY_CFG",
				"address": "0x40001057",
				"info": "TouchKey configuration register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_TKEY_DMA_EN",
						"access": "RW",
						"info": "TouchKey DMA enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_TKEY_AUTO_EN",
						"access": "RW",
						"info": "TouchKey auto-trigger enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_TKEY_RAND_EN",
						"access": "RW",
						"info": "TouchKey RAND enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_TKEY_PGA_ADJ",
						"access": "RW",
						"info": "Select the operating speed of PGA in ADC: 1: High speed but slightly larger power consumption; 0: Normal speed.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_TKEY_DRV_EN",
						"access": "RW",
						"info": "TouchKey driver shielding enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_TKEY_CURRENT",
						"access": "RO",
						"info": "TouchKey charge current selection: 1: 60% current; 0: Rated current.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_TKEY_PWR_ON",
						"access": "RW",
						"info": "TouchKey module power enable control: 1: Enable; 0: Disable.",
						"reset_value": "0"
					}
				]
			},
			"R32_TKEY_SEL": {
				"name": "R32_TKEY_SEL",
				"address": "0x4000107C",
				"info": "TouchKey selection register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[31:18]",
						"name": "RB_TKEY_DRV_OUTEN",
						"access": "RW",
						"info": "TouchKey multiplexed driver shields each channel enable, active high.",
						"reset_value": "0"
					},
					{
						"range": "[17:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			}
		}
	},

	"USB_CTRL": {
		"info": "USB_CTRL-related registers list",
		"table": "17-1",

		"registers": {
			"R8_USB_CTRL": {
				"name": "R8_USB_CTRL",
				"address": "0x40008000",
				"info": "USB control register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UC_HOST_MODE",
						"access": "RW",
						"info": "USB working mode selection: 1: HOST; 0: DEVICE.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UC_LOW_SPEED",
						"access": "RW",
						"info": "USB bus signal transmission rate selection: 1: 1.5Mbps; 0: 12Mbps.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_UC_DEV_PU_EN",
						"access": "RW",
						"info": "USB device enable and internal pull-up resistor control in USB device mode. If it is 1, USB device transmission is enabled and the internal pull-up resistor is also enabled. RB_UDP_PU_EN can replace this bit.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "MASK_UC_SYS_CTRL",
						"access": "RW",
						"info": "See the table below to configure the USB system.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_UC_INT_BUSY",
						"access": "RW",
						"info": "Auto pause enable before USB transmission completion interrupt flag is not cleared: 1: It will automatically pause before the interrupt flag UIF_TRANSFER is not cleared. In device mode, it will automatically respond to busy NAK. In host mode, it will automatically pause subsequent transmission; 0: Not pause.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UC_RESET_SIE",
						"access": "RW",
						"info": "Software reset control of USB protocol processor: 1: Force to reset the USB protocol processor (SIE), software is needed to cleared; 0: Not reset.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UC_CLR_ALL",
						"access": "RW",
						"info": "USB FIFO and interrupt flag clear: 1: Force to empty and clear; 0: Not clear.",
						"reset_value": "1"
					},
					{
						"range": "[0]",
						"name": "RB_UC_DMA_EN",
						"access": "RW",
						"info": "USB DMA and DMA interrupt control: 1: Enable the DMA function and DMA interrupt; 0: Disable DMA.",
						"reset_value": "1"
					}
				]
			},
			"R8_USB_INT_EN": {
				"name": "R8_USB_INT_EN",
				"address": "0x40008002",
				"info": "USB interrupt enable register",
				"reset_value": "0x06",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UIE_DEV_NAK",
						"access": "RW",
						"info": "In USB device mode, receive NAK interrupt: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_MOD_1_WIRE",
						"access": "RW",
						"info": "USB single wire mode enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_UIE_FIFO_OV",
						"access": "RW",
						"info": "FIFO overflow interrupt: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_UIE_HST_SOF",
						"access": "RW",
						"info": "In the USB host mode, SOF timing interrupt: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UIE_SUSPEND",
						"access": "RW",
						"info": "USB bus suspend or wake-up event interrupt: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UIE_TRANSFER",
						"access": "RW",
						"info": "USB transfer completion interrupt: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UIE_DETECT",
						"access": "RW",
						"info": "In USB host mode, USB device connection or disconnection event interrupt: 1: Enable interrupt; 0: Disable interrupt.",
						"reset_value": "0"
					}
				]
			},
			"R8_USB_DEV_AD": {
				"name": "R8_USB_DEV_AD",
				"address": "0x40008003",
				"info": "USB device address register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UDA_GP_BIT",
						"access": "RW",
						"info": "USB general flag, user-defined.",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "MASK_USB_ADDR",
						"access": "RW",
						"info": "Host mode: address of USB device currently operated; Device mode: the address of the USB itself.",
						"reset_value": "0"
					}
				]
			},
			"R32_USB_STATUS": {
				"name": "R32_USB_STATUS",
				"address": "0x40008004",
				"info": "USB status register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_USB_MIS_ST": {
				"name": "R8_USB_MIS_ST",
				"address": "0x40008005",
				"info": "USB miscellaneous status register",
				"reset_value": "0xXX20XXXX",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UMS_SOF_PRES",
						"access": "RO",
						"info": "SOF packet indication status in USB host mode: 1: SOF packet will be sent, and it will be automatically delayed if there are other USB data packets; 0: No SOF package is sent.",
						"reset_value": "X"
					},
					{
						"range": "[6]",
						"name": "RB_UMS_SOF_ACT",
						"access": "RO",
						"info": "SOF packet transmission status in USB host mode: 1: SOF packet is being sent out; 0: The transmission is completed or idle.",
						"reset_value": "X"
					},
					{
						"range": "[5]",
						"name": "RB_UMS_SIE_FREE",
						"access": "RO",
						"info": "USB protocol processor free status: 1: Free; 0: Busy, USB transmission is in progress.",
						"reset_value": "X"
					},
					{
						"range": "[4]",
						"name": "RB_UMS_R_FIFO_RDY",
						"access": "RO",
						"info": "USB receiver FIFO data ready status: 1: Receiver FIFO not empty; 0: Receiver FIFO empty.",
						"reset_value": "1"
					},
					{
						"range": "[3]",
						"name": "RB_UMS_BUS_RESET",
						"access": "RO",
						"info": "USB bus reset status: 1: The current USB bus is at the reset status; 0: The current USB bus is at the non-reset status.",
						"reset_value": "X"
					},
					{
						"range": "[2]",
						"name": "RB_UMS_SUSPEND",
						"access": "RO",
						"info": "USB suspend status: 1: The USB bus is in suspended status, and there is no USB activity for a period of time; 0: USB bus is in non-suspended status.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UMS_DM_LEVEL",
						"access": "RO",
						"info": "In USB host mode, the level status of the DM pin when the device is just connected to the USB port, used to determine speed: 1: High level/ low-speed; 0: Low level/ full-speed.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UMS_DEV_ATTACH",
						"access": "RO",
						"info": "USB device connection status of the port in USB host mode: 1: The port has been connected to a USB device; 0: No USB device is connected to the port.",
						"reset_value": "0"
					}
				]
			},
			"R8_USB_INT_FG": {
				"name": "R8_USB_INT_FG",
				"address": "0x40008006",
				"info": "USB interrupt flag register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_U_IS_NAK",
						"access": "RO",
						"info": "In USB device mode, NAK acknowledge status: 1: NAK acknowledge during current USB transmission; 0: No NAK acknowledge.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_U_TOG_OK",
						"access": "RO",
						"info": "Current USB transmission DATA0/1 synchronous flag match status: 1: Synchronous; 0: Asynchronous.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_U_SIE_FREE",
						"access": "RO",
						"info": "USB protocol processor idle status: 1: USB idle; 0: Busy, USB transmission is in progress.",
						"reset_value": "1"
					},
					{
						"range": "[4]",
						"name": "RB_UIF_FIFO_OV",
						"access": "RW",
						"info": "USB FIFO overflow interrupt flag. Write 1 to reset: 1: FIFO overflow trigger; 0: No event.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_UIF_HST_SOF",
						"access": "RW",
						"info": "SOF timing interrupt flag in USB host mode. Write 1 to reset: 1: SOF packet transmission completion trigger; 0: No event.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UIF_SUSPEND",
						"access": "RW",
						"info": "USB bus suspend or wake-up event interrupt flag. Write 1 to reset: 1: USB suspend event or wake-up event trigger; 0: No event.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UIF_TRANSFER",
						"access": "RW",
						"info": "USB transmission completion interrupt flag. Write 1 to reset: 1: USB transmission completion trigger; 0: No event.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UIF_BUS_RST",
						"access": "RW",
						"info": "USB bus reset event interrupt flag in USB device mode. Write 1 to reset: 1: USB bus reset event trigger; 0: No event.",
						"reset_value": "0"
					}
				]
			},
			"R8_USB_INT_ST": {
				"name": "R8_USB_INT_ST",
				"address": "0x40008007",
				"info": "USB interrupt status register",
				"reset_value": "0x20",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UIS_SETUP_ACT",
						"access": "RO",
						"info": "In USB device mode, when this bit is 1, 8-byte SETUP request packet has been successfully received. SETUP token does not affect RB_UIS_TOG_OK, MASK_UIS_TOKEN, MASK_UIS_ENDP and R8_USB_RX_LEN.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UIS_TOG_OK",
						"access": "RO",
						"info": "Current USB transmission DATA0/1 synchronization flag matching status. The same as RB_U_TOG_OK: 1: Synchronous; 0: Asynchronous.",
						"reset_value": "0"
					},
					{
						"range": "[5:4]",
						"name": "MASK_UIS_TOKEN",
						"access": "RO",
						"info": "In device mode, the token PID of the current USB transfer transaction.",
						"reset_value": "11b"
					},
					{
						"range": "[3:0]",
						"name": "MASK_UIS_ENDP",
						"access": "RO",
						"info": "In device mode, the endpoint number of the current USB transfer transaction.",
						"reset_value": "XXXXb"
					},
					{
						"range": "[3:0]",
						"name": "MASK_UIS_H_RES",
						"access": "RO",
						"info": "In host mode, the response PID identification of the current USB transfer transaction. 0000: the device has no response or timeout; Other values: respond PID.",
						"reset_value": "XXXXb"
					}
				]
			},
			"R8_USB_RX_LEN": {
				"name": "R8_USB_RX_LEN",
				"address": "0x40008008",
				"info": "USB receiving length register",
				"reset_value": "0x3X",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_USB_RX_LEN",
						"access": "RO",
						"info": "The number of data bytes received by the current USB endpoint.",
						"reset_value": "XXh"
					}
				]
			}
		}
	},

	"USB_DEV": {
		"info": "USB_DEV-related registers list",
		"table": "17-2",

		"registers_map": {
			"R32_UEPn_DMA": {
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[16:0]",
						"name": "R32_UEPn_DMA",
						"access": "RW",
						"info": "Endpoint n buffer start address. The address must be 4-byte aligned.",
						"reset_value": "XXXXXh"
					}
				]
			},
			"R8_UEPn_T_LEN": {
				"bits_fields": [
					{
						"range": "[7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "R8_UEPn_T_LEN",
						"access": "RW",
						"info": "Set the number of data bytes that USB endpoint n is ready to send.",
						"reset_value": "0"
					}
				]
			},
			"R8_UEPn_CTRL": {
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UEP_R_TOG",
						"access": "RW",
						"info": "Expected synchronization trigger bit of the receiver (process OUT transactions) of USB endpoint n: 1: Expect DATA1; 0: Expect DATA0.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UEP_T_TOG",
						"access": "RW",
						"info": "Synchronization trigger bit of the transmitter (process IN transactions) of USB endpoint n: 1: Transmit DATA1; 0: Transmit DATA0.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_UEP_AUTO_TOG",
						"access": "RW",
						"info": "Synchronization trigger bit auto flip enable control bit: 1: After the data is sent or received successfully, the corresponding synchronization trigger bit is automatically flipped; 0: Not flipped automatically, but can be switched manually. It only supports endpoint 1/2/3/5/6/7.",
						"reset_value": "0"
					},
					{
						"range": "[3:2]",
						"name": "MASK_UEP_R_RES",
						"access": "RW",
						"info": "Control on the response to OUT transactions by the receiver of USB endpoint n: 00: Respond ACK; 01: Timeout/no response, used for real-time/synchronous transmission of non-endpoint 0; 10: Respond to NAK or busy; 11: Respond to STALL or error.",
						"reset_value": "00b"
					},
					{
						"range": "[1:0]",
						"name": "MASK_UEP_T_RES",
						"access": "RW",
						"info": "Control on response to IN transactions of the transmitter of endpoint n: 00: DATA0/DATA1 data is ready and ACK is expected; 01: Respond to DATA0/DATA1 and expect no response, used for real-time/synchronous transmission of non-endpoint 0; 10: Respond to NAK or busy; 11: Respond to STALL or error.",
						"reset_value": "00b"
					}
				]
			}
		},
		
		"registers": {
			"R8_UDEV_CTRL": {
				"name": "R8_UDEV_CTRL",
				"address": "0x40008001",
				"info": "USB device physical port control register",
				"reset_value": "0xX0",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UD_PD_DIS",
						"access": "RW",
						"info": "Internal pull-down resistor control of UD+/UD- pin of USB device port: 1: Disable internal pull-down; 0: Enable internal pull-down. It also can be used in GPIO mode to provide pull-down resistor.",
						"reset_value": "1"
					},
					{
						"range": "[6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_UD_DP_PIN",
						"access": "RO",
						"info": "Current UD+ pin status: 1: High level; 0: Low level.",
						"reset_value": "X"
					},
					{
						"range": "[4]",
						"name": "RB_UD_DM_PIN",
						"access": "RO",
						"info": "Current UD- pin status: 1: High level; 0: Low level.",
						"reset_value": "X"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UD_LOW_SPEED",
						"access": "RW",
						"info": "Current UD- pin status: 1: High level; 0: Low level.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UD_HUB0_RESET",
						"access": "RW",
						"info": "USB HUB0 reset control",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UD_PORT_EN",
						"access": "RW",
						"info": "USB device physical port enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					}
				]
			},
			"R8_UEP4_1_MOD": {
				"name": "R8_UEP4_1_MOD",
				"address": "0x4000800c",
				"info": "Endpoint 1/4 mode control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UEP1_RX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 1 reception (OUT); 0: Disable endpoint 1 reception.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UEP1_TX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 1 transmission (IN); 0: Disable endpoint 1 transmission.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_UEP1_BUF_MOD",
						"access": "RW",
						"info": "Endpoint 1 data buffer mode control bit.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_UEP4_RX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 4 reception (OUT); 0: Disable endpoint 4 reception.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UEP4_TX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 4 transmission (IN); 0: Disable endpoint 4 transmission.",
						"reset_value": "0"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R8_UEP2_3_MOD": {
				"name": "R8_UEP2_3_MOD",
				"address": "0x4000800d",
				"info": "Endpoint 2/3 mode control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UEP3_RX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 3 reception (OUT); 0: Disable endpoint 3 reception.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UEP3_TX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 3 transmission (IN); 0: Disable endpoint 3 transmission.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_UEP3_BUF_MOD",
						"access": "RW",
						"info": "Endpoint 3 data buffer mode control bit.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_UEP2_RX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 2 reception (OUT); 0: Disable endpoint 2 reception.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UEP2_TX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 2 transmission (IN); 0: Disable endpoint 2 transmission.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UEP2_BUF_MOD",
						"access": "RW",
						"info": "Endpoint 2 data buffer mode control bit.",
						"reset_value": "0"
					}
				]
			},
			"R8_UEP567_MOD": {
				"name": "R8_UEP567_MOD",
				"address": "0x4000800e",
				"info": "Endpoint 5/6/7 mode control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "00b"
					},
					{
						"range": "[5]",
						"name": "RB_UEP7_RX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 7 reception (OUT); 0: Disable endpoint 7 reception.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_UEP7_TX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 7 transmission (IN); 0: Disable endpoint 7 transmission.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_UEP6_RX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 6 reception (OUT); 0: Disable endpoint 6 reception.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UEP6_TX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 6 transmission (IN); 0: Disable endpoint 6 transmission.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UEP5_RX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 5 reception (OUT); 0: Disable endpoint 5 reception.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UEP5_TX_EN",
						"access": "RW",
						"info": "1: Enable endpoint 5 transmission (IN); 0: Disable endpoint 5 transmission.",
						"reset_value": "0"
					}
				]
			},
			"R32_UEP0_DMA": {
				"name": "R32_UEP0_DMA",
				"address": "0x40008010",
				"info": "Start address of endpoint0 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_UEP1_DMA": {
				"name": "R32_UEP1_DMA",
				"address": "0x40008014",
				"info": "Start address of endpoint1 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_UEP2_DMA": {
				"name": "R32_UEP2_DMA",
				"address": "0x40008018",
				"info": "Start address of endpoint2 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_UEP3_DMA": {
				"name": "R32_UEP3_DMA",
				"address": "0x4000801c",
				"info": "Start address of endpoint3 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R8_UEP0_T_LEN": {
				"name": "R8_UEP0_T_LEN",
				"address": "0x40008020",
				"info": "Endpoint0 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP0_CTRL": {
				"name": "R8_UEP0_CTRL",
				"address": "0x40008022",
				"info": "Endpoint0 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP1_T_LEN": {
				"name": "R8_UEP1_T_LEN",
				"address": "0x40008024",
				"info": "Endpoint1 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP1_CTRL": {
				"name": "R8_UEP1_CTRL",
				"address": "0x40008026",
				"info": "Endpoint1 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP2_T_LEN": {
				"name": "R8_UEP2_T_LEN",
				"address": "0x40008028",
				"info": "Endpoint2 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP2_CTRL": {
				"name": "R8_UEP2_CTRL",
				"address": "0x4000802a",
				"info": "Endpoint2 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP3_T_LEN": {
				"name": "R8_UEP3_T_LEN",
				"address": "0x4000802c",
				"info": "Endpoint3 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP3_CTRL": {
				"name": "R8_UEP3_CTRL",
				"address": "0x4000802e",
				"info": "Endpoint3 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP4_T_LEN": {
				"name": "R8_UEP4_T_LEN",
				"address": "0x40008030",
				"info": "Endpoint4 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP4_CTRL": {
				"name": "R8_UEP4_CTRL",
				"address": "0x40008032",
				"info": "Endpoint4 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_UEP5_DMA": {
				"name": "R32_UEP5_DMA",
				"address": "0x40008054",
				"info": "Start address of endpoint5 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_UEP6_DMA": {
				"name": "R32_UEP6_DMA",
				"address": "0x40008058",
				"info": "Start address of endpoint6 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R32_UEP7_DMA": {
				"name": "R32_UEP7_DMA",
				"address": "0x4000805c",
				"info": "Start address of endpoint7 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": []
			},
			"R8_UEP5_T_LEN": {
				"name": "R8_UEP5_T_LEN",
				"address": "0x40008064",
				"info": "Endpoint5 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP5_CTRL": {
				"name": "R8_UEP5_CTRL",
				"address": "0x40008066",
				"info": "Endpoint5 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP6_T_LEN": {
				"name": "R8_UEP6_T_LEN",
				"address": "0x40008068",
				"info": "Endpoint6 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP6_CTRL": {
				"name": "R8_UEP6_CTRL",
				"address": "0x4000806a",
				"info": "Endpoint6 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP7_T_LEN": {
				"name": "R8_UEP7_T_LEN",
				"address": "0x4000806c",
				"info": "Endpoint7 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP7_CTRL": {
				"name": "R8_UEP7_CTRL",
				"address": "0x4000806e",
				"info": "Endpoint7 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_EPn_MODE": {
				"name": "R32_EPn_MODE",
				"address": "0x40008070",
				"info": "Endpoint8-15 control register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:24]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "00h"
					},
					{
						"range": "[23:17]",
						"name": "RB_EP_T_AF",
						"access": "RW",
						"info": "1: Enables endpoint 8-15 transmit Alternate; 0: Disable endpoint 8-15 transmit Alternate.",
						"reset_value": "00h"
					},
					{
						"range": "[16]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[15:8]",
						"name": "RB_EP_R_EN",
						"access": "RW",
						"info": "1: Enables endpoint 8-15 reception (OUT); 0: Disable endpoint 8-15 reception.",
						"reset_value": "0"
					},
					{
						"range": "[7:0]",
						"name": "RB_EP_T_EN",
						"access": "RW",
						"info": "1: Enables endpoints 8-15 transmit (IN); 0: Disable endpoints 8-15 transmit.",
						"reset_value": "0"
					}
				]
			}			
		}
	},

	"USBHS": {
		"info": "USBHS-related registers list",
		"table": "17-6",

		"registers": {
			"R8_UHOST_CTRL": {
				"name": "R8_UHOST_CTRL",
				"address": "0x40008001",
				"info": "USB host physical port control register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UH_PD_DIS",
						"access": "RW",
						"info": "Internal pull-down resistor control bit of UD+/UD- pin of USB host port: 1: Disable internal pull-down; 0: Enable internal pull-down. It can be used in GPIO mode to provide pull-down resistor.",
						"reset_value": "1"
					},
					{
						"range": "[6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_UH_DP_PIN",
						"access": "RO",
						"info": "Current UD+ pin status: 1: High level; 0: Low level.",
						"reset_value": "X"
					},
					{
						"range": "[4]",
						"name": "RB_UH_DM_PIN",
						"access": "RO",
						"info": "Current UD- pin status: 1: High level; 0: Low level.",
						"reset_value": "X"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UH_LOW_SPEED",
						"access": "RW",
						"info": "USB host port low-speed mode enable bit: 1: Select 1.5Mbps low-speed mode; 0: Select 12Mbps full-speed mode.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_UH_BUS_RESET",
						"access": "RW",
						"info": "USB host mode bus reset: 1: Output USB bus reset by force; 0: End output.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UH_PORT_EN",
						"access": "RW",
						"info": "USB host port enable: 1: Enable the host port; 0: Disable the host port. The bit is automatically cleared to 0 when the USB device is disconnected.",
						"reset_value": "0"
					}
				]
			},
			"R8_UH_EP_MOD": {
				"name": "R8_UH_EP_MOD",
				"address": "0x4000800D",
				"info": "USB host endpoint mode control register",
				"reset_value": "0xX0",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UH_EP_TX_EN",
						"access": "RW",
						"info": "Host transmission endpoint transmit (SETUP/OUT) enable: 1: Enable endpoint transmission; 0: Disable endpoint transmission.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_UH_EP_TBUF_MOD",
						"access": "RW",
						"info": "Host transmission endpoint transmit data buffer mode control.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_UH_EP_RX_EN",
						"access": "RW",
						"info": "Host reception endpoint reception (IN) enable: 1: Enable endpoint reception; 0: Disable endpoint reception.",
						"reset_value": "0"
					},
					{
						"range": "[2:1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_UH_EP_RBUF_MOD",
						"access": "RW",
						"info": "USB host reception endpoint reception data buffer mode control.",
						"reset_value": "0"
					}
				]
			},
			"R32_UH_RX_DMA": {
				"name": "R32_UH_RX_DMA",
				"address": "0x40008018",
				"info": "USB host receive buffer start address]",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[16:0]", 
						"name": "R16_UH_RX_DMA",
						"access": "RW",
						"info": "Host endpoint data receive buffer start address. The lower 15 bits are valid, and the address must be 4 bytes aligned.",
						"reset_value": "XXXXXh"
					}
				]
			},
			"R32_UH_TX_DMA": {
				"name": "R32_UH_TX_DMA",
				"address": "0x4000801C",
				"info": "USB host transmit buffer start address]",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[16:0]",
						"name": "R32_UH_TX_DMA",
						"access": "RW",
						"info": "Host endpoint data transmit buffer start address. The lower 15 bits are valid, and the address must be 4 bytes aligned.",
						"reset_value": "XXXXXh"
					}
				]
			},
			"R8_UH_SETUP": {
				"name": "R8_UH_SETUP",
				"address": "0x40008026",
				"info": "USB host auxiliary setting register",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UH_PRE_PID_EN",
						"access": "RW",
						"info": "Low-speed preamble packet PRE PID enable bit: 1: Enable, used to communicate with low-speed USB device through an external HUB; 0: Disable the low-speed preamble packet.",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UH_SOF_EN",
						"access": "RW",
						"info": "Automatically generate SOF packet enable bit: 1: The host automatically generates SOF packet; 0: The host does not automatically generate SOF packet, but can generate manually.",
						"reset_value": "0"
					},
					{
						"range": "[5:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R8_UH_EP_PID": {
				"name": "R8_UH_EP_PID",
				"address": "0x40008028",
				"info": "USB host token setting register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:4]",
						"name": "MASK_UH_TOKEN",
						"access": "RW",
						"info": "Set the token PID packet identification of this USB transmission transaction.",
						"reset_value": "0000b"
					},
					{
						"range": "[3:0]",
						"name": "MASK_UH_ENDP",
						"access": "RW",
						"info": "Set the endpoint number of the target device being operated this time.",
						"reset_value": "0000b"
					}
				]
			},
			"R8_UH_RX_CTRL": {
				"name": "R8_UH_RX_CTRL",
				"address": "0x4000802A",
				"info": "USB host reception endpoint control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UH_R_TOG",
						"access": "RW",
						"info": "Synchronization trigger bit expected by USB host receiver (process IN transaction): 1: Expect DATA1; 0: Expect DATA0.",
						"reset_value": "0"
					},
					{
						"range": "[6:5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "00b"
					},
					{
						"range": "[4]",
						"name": "RB_UH_R_AUTO_TOG",
						"access": "RW",
						"info": "Synchronization trigger bit auto toggle enable control bit: 1: After the data is successfully received, the corresponding expected synchronization trigger bit (RB_UH_R_TOG) is automatically toggled; 0: It is not toggled automatically, but can be switched manually.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_UH_R_RES",
						"access": "RW",
						"info": "Control on response to IN transactions by host receiver: 1: No response, used for real-time/synchronous transmission of non-endpoint 0; 0: Respond to ACK.",
						"reset_value": "0"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R8_UH_TX_LEN": {
				"name": "R8_UH_TX_LEN",
				"address": "0x4000802C",
				"info": "USB host transmission length register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_UH_TX_LEN",
						"access": "RW",
						"info": "Set the number of data bytes that USB host transmission endpoint is ready to send.",
						"reset_value": "0"
					}
				]
			},
			"R8_UH_TX_CTRL": {
				"name": "R8_UH_TX_CTRL",
				"address": "0x4000802E",
				"info": "USB host transmission endpoint control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6]",
						"name": "RB_UH_T_TOG",
						"access": "RW",
						"info": "Synchronization trigger bit prepared by USB host transmitter (process SETUP/OUT transactions): 1: Transmit DATA1; 0: Transmit DATA0.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_UH_T_AUTO_TOG",
						"access": "RW",
						"info": "Synchronization trigger bit auto toggle enable control bit: 1: The corresponding synchronization trigger bit (RB_UH_T_TOG) is toggled after the data is sent successfully; 0: It is not toggled automatically, but can be switched manually.",
						"reset_value": "0"
					},
					{
						"range": "[3:1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "000b"
					},
					{
						"range": "[0]",
						"name": "RB_UH_T_RES",
						"access": "RW",
						"info": "Response control bit of USB host transmitter to SETUP/OUT transaction: 1: Expect no response, used for real-time/synchronous transmission of non-endpoint0; 0: Expect to respond to ACK.",
						"reset_value": "0"
					}
				]
			}
		}
	},

	"USBFS": {
		"info": "USBFS-related registers list",
		"table": "18-2",

		"registers_map": {
			"R32_U2EPn_RX_DMA": {
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[16:0]",
						"name": "UEPn_RX_DMA[16:0]",
						"access": "RW",
						"info": "The start address of the receive buffer for endpoint n. The address must be 4 bytes aligned.",
						"reset_value": "0xX"
					}
				]
			},
			"R32_U2EPn_TX_DMA": {
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[16:0]",
						"name": "UEPn_TX_DMA[16:0]",
						"access": "RW",
						"info": "The start address of the transmit buffer of endpoint n. The address must be 4 bytes aligned.",
						"reset_value": "0xX"
					}
				]
			},
			"R32_U2EPn_MAX_LEN": {
				"bits_fields": [
					{
						"range": "[31:11]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[10:0]",
						"name": "UEPn_MAX_LEN[10:0]",
						"access": "RW",
						"info": "The maximum length that the endpoint n DMA can be offset.",
						"reset_value": "0xX"
					}
				]
			},

			"R16_U2EPn_RX_LEN": {
				"bits_fields": [
					{
						"range": "[15:0]",
						"name": "UEPn_RX_LEN[15:0]",
						"access": "RW",
						"info": "Endpoint n single reception data length.",
						"reset_value": "0xX"
					}
				]
			},
			"R16_U2EPn_R_SIZE": {
				"bits_fields": [
					{
						"range": "[15:0]",
						"name": "UEPn_R_SIZE[15:0]",
						"access": "RW",
						"info": "Total received data length of endpoint n.",
						"reset_value": "0xX"
					}
				]
			},
			"R16_U2EPn_T_LEN": {
				"bits_fields": [
					{
						"range": "[15:0]",
						"name": "UEPn_T_LEN[15:0]", 
						"access": "RW",
						"info": "Endpoint n transmit data length.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_U2EPn_TX_CTRL": {
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UEP_T_DONE",
						"access": "RW0",
						"info": "Endpoint n transmits the end flag and writes 0 to clear it.",
						"reset_value": "0x0"
					},
					{
						"range": "[6]",
						"name": "RB_UEP_T_NAK_ACT",
						"access": "RW0",
						"info": "Endpoint n transmits the NAK end flag and writes 0 to clear it.",
						"reset_value": "0x0"
					},
					{
						"range": "[5:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[3:2]",
						"name": "RB_UEP_T_TOG_MASK[1:0]",
						"access": "RW",
						"info": "Expected synchronization trigger bit for transmission of endpoint n: 00: DATA0; 01: DATA1; 10: DATA2; 11: MDATA. Note: This bit can be configured in manual mode and not in automatic mode.",
						"reset_value": "0x0"
					},
					{
						"range": "[1:0]",
						"name": "RB_UEP_T_RES_MASK[1:0]",
						"access": "RW",
						"info": "Response control of endpoint n to transmission: 00: Answer NAK or busy; 01: Answer STALL or error; 10: Answer ACK; 11: Reserved.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_U2EPn_RX_CTRL": {
				"bits_fields": [
						{
							"range": "[7]",
							"name": "RB_UEP_R_DONE",
							"access": "RW0",
							"info": "Endpoint n receives the end flag, writes 0 to clear it.",
							"reset_value": "0x0"
						},
						{
							"range": "[6]",
							"name": "RB_UEP_R_NAK_ACT",
							"access": "RW0",
							"info": "Endpoint n receives the NAK end flag and writes 0 to clear it.",
							"reset_value": "0x0"
						},
						{
							"range": "[5]",
							"name": "RB_UEP_R_NAK_TOG",
							"access": "RO",
							"info": "Endpoint n for the received return NAK, packet type: 1: DATA1; 0: DATA0.",
							"reset_value": "0x0"
						},
						{
							"range": "[4]",
							"name": "RB_UEP_R_TOG_MATCH",
							"access": "RO",
							"info": "The synchronization trigger bit received by endpoint n matches the expected synchronization trigger bit: 1: Synchronization; 0: Out of sync.",
							"reset_value": "0x0"
						},
						{
							"range": "[3:2]",
							"name": "RB_UEP_R_TOG_MASK[1:0]",
							"access": "RW",
							"info": "Receiving expected synchronization trigger bit of endpoint n: 00: DATA0; 01: DATA1; 10: DATA2; 11: MDATA. Note: This bit can be configured in manual mode and not in automatic mode.",
							"reset_value": "0x0"
						},
						{
							"range": "[1:0]",
							"name": "RB_UEP_R_RES_MASK[1:0]",
							"access": "RW",
							"info": "Endpoint n's response control for reception: 00: Answer NAK or busy; 01: Answer STALL or error; 10: Answer ACK; 11: Reserved.",
							"reset_value": "0x0"
						}
					]
			}
		},

		"registers": {
		"R8_USB2_CTRL": {
			"name": "R8_USB2_CTRL",
			"address": "0x40009000",
			"info": "USBHS control register",
			"reset_value": "0xXX",
			"bits_fields": [
				{
					"range": "[7]",
					"name": "RB_UD_LPM_EN",
					"access": "RW",
					"info": "LPM enable: 1: Enable; 0: Disable.",
					"reset_value": "0x0"
				},
				{
					"range": "[6]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[5]",
					"name": "RB_UD_DEV_EN",
					"access": "RW",
					"info": "USB device enable: 1: Enable; 0: Disable.",
					"reset_value": "0x0"
				},
				{
					"range": "[4]",
					"name": "RB_UD_DMA_EN",
					"access": "RW",
					"info": "DMA transmission enable: 0: Disable; 1: Enable.",
					"reset_value": "0x0"
				},
				{
					"range": "[3]",
					"name": "RB_UD_PHY_SUSPENDM",
					"access": "RW",
					"info": "USB PHY suspend: 0: Suspended; 1: Normal work.",
					"reset_value": "0x0"
				},
				{
					"range": "[2]",
					"name": "RB_UD_CLR_ALL",
					"access": "RW",
					"info": "Clear all interrupt flags. 1: Clear USB interrupt flag and FIFO, software clearing required; 0: No clearing.",
					"reset_value": "0x0"
				},
				{
					"range": "[1]",
					"name": "RB_UD_RST_SIE",
					"access": "RW",
					"info": "USB protocol processor reset: 1: Forced reset of the USB protocol processor (SIE), including endpoint-related registers, requires software clearing; 0: No reset.",
					"reset_value": "0x1"
				},
				{
					"range": "[0]",
					"name": "RB_UD_RST_LINK",
					"access": "RW",
					"info": "LINK layer reset: 1: USB Link layer reset; 0: No reset.",
					"reset_value": "0x1"
				}
			]
		},
		"R8_USB2_BASE_MODE": {
			"name": "R8_USB2_BASE_MODE",
			"address": "0x40009001",
			"info": "USBHS mode control register",
			"reset_value": "0x07",
			"bits_fields": [
				{
					"range": "[7:2]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[1:0]",
					"name": "RB_UD_SPEED_TYPE[1:0]",
					"access": "RW",
					"info": "Expected speed mode of device: 00: Full-speed device; 01: High-speed; 10: Low-speed; 11: Reserved.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_USB2_INT_EN": {
			"name": "R8_USB2_INT_EN",
			"address": "0x40009002",
			"info": "USBHS interrupt enable register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7]",
					"name": "RB_UDIE_FIFO_OVER",
					"access": "RW",
					"info": "FIFO overflow interrupt. 1: Enable interrupt; 0: Disable interrupt.",
					"reset_value": "0x0"
				},
				{
					"range": "[6]",
					"name": "RB_UDIE_LINK_RDY",
					"access": "RW",
					"info": "USB link interrupt enable. 1: Enable interrupt; 0: Disable interrupt.",
					"reset_value": "0x0"
				},
				{
					"range": "[5]",
					"name": "RB_UDIE_SOF_ACT",
					"access": "RW",
					"info": "Receive SOF packet interrupt enable. 1: Enable interrupt; 0: Disable interrupt.",
					"reset_value": "0x0"
				},
				{
					"range": "[4]",
					"name": "RB_UDIE_TRANSFER",
					"access": "RW",
					"info": "USB transmission end interrupt enable. 1: Enable interrupt; 0: Disable interrupt.",
					"reset_value": "0x0"
				},
				{
					"range": "[3]",
					"name": "RB_UDIE_LPM_ACT",
					"access": "RW",
					"info": "LPM transmission end interrupt enable. 1: Enable interrupt; 0: Disable interrupt.",
					"reset_value": "0x0"
				},
				{
					"range": "[2]",
					"name": "RB_UDIE_BUS_SLEEP",
					"access": "RW",
					"info": "USB bus sleep interrupt enable. 1: Enable interrupt; 0: Disable interrupt.",
					"reset_value": "0x0"
				},
				{
					"range": "[1]",
					"name": "RB_UDIE_SUSPEND",
					"access": "RW",
					"info": "USB bus pause interrupt enable. 1: Enable interrupt; 0: Disable interrupt.",
					"reset_value": "0x0"
				},
				{
					"range": "[0]",
					"name": "RB_UDIE_BUS_RST",
					"access": "RW",
					"info": "USB bus reset interrupt enable. 1: Enable interrupt; 0: Disable interrupt.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_USB2_DEV_AD": {
			"name": "R8_USB2_DEV_AD",
			"address": "0x40009003",
			"info": "USBHS device address register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[6:0]",
					"name": "RB_UD_DEV_ADDR[6:0]",
					"access": "RW",
					"info": "USB device address",
					"reset_value": "0x0"
				}
			]
		},
		"R8_USB2_WAKE_CTRL": {
			"name": "R8_USB2_WAKE_CTRL",
			"address": "0x40009004",
			"info": "USBHS remote wakeup register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7:1]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0"
				},
				{
					"range": "[0]",
					"name": "RB_UD_REMOTE_WKUP",
					"access": "RW1Z",
					"info": "Remote wake-up, hardware automatically reset.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_USB2_TEST_MODE": {
			"name": "R8_USB2_TEST_MODE",
			"address": "0x40009005",
			"info": "USBHS test mode register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7]",
					"name": "RB_UD_TEST_EN",
					"access": "RW",
					"info": "Test mode enable.",
					"reset_value": "0x0"
				},
				{
					"range": "[6:4]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[3]",
					"name": "RB_UD_TEST_SE0NAK",
					"access": "RW",
					"info": "Test mode, outputs a packet. The packet uses the data address of endpoint 4 as well as the length, and the TOG is DATA0.",
					"reset_value": "0x0"
				},
				{
					"range": "[2]",
					"name": "RB_UD_TEST_PKT",
					"access": "RW",
					"info": "Test mode, output a package. DATA0, the data address and length of endpoint 4 (not used by virtual devices).",
					"reset_value": "0x0"
				},
				{
					"range": "[1]",
					"name": "RB_UD_TEST_K",
					"access": "RW",
					"info": "Test mode, output K.",
					"reset_value": "0x0"
				},
				{
					"range": "[0]",
					"name": "RB_UD_TEST_J",
					"access": "RW",
					"info": "Test mode, output J.",
					"reset_value": "0x0"
				}
			]
		},
		"R16_USB2_LPM_DATA": {
			"name": "R16_USB2_LPM_DATA",
			"address": "0x40009006",
			"info": "USBHS power management register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[15]",
					"name": "RB_UD_LPM_BUSY",
					"access": "RW",
					"info": "Power management is busy.",
					"reset_value": "0x1"
				},
				{
					"range": "[14:11]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[10:0]",
					"name": "RB_UD_LPM_DATA[10:0]",
					"access": "RO",
					"info": "Power management data.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_USB2_INT_FG": {
			"name": "R8_USB2_INT_FG",
			"address": "0x40009008",
			"info": "USBHS interrupt flag register",
			"reset_value": "0x8000",
			"bits_fields": [
				{
					"range": "[7]",
					"name": "RB_UDIF_FIFO_OV",
					"access": "RW1Z",
					"info": "FIFO overflow interrupt flag bit, write 1 to clear. 1: FIFO overflow trigger; 0: No event.",
					"reset_value": "0x0"
				},
				{
					"range": "[6]",
					"name": "RB_UDIF_LINK_RDY",
					"access": "RW1Z",
					"info": "USB link interrupt flag bit, write 1 to clear. 1: USB link event trigger; 0: No event.",
					"reset_value": "0x0"
				},
				{
					"range": "[5]",
					"name": "RB_UDIF_RX_SOF",
					"access": "RW1Z",
					"info": "Receive SOF packet interrupt flag bit, and write 1 to clear it. 1: Receive SOF packet event trigger; 0: No event.",
					"reset_value": "0x0"
				},
				{
					"range": "[4]",
					"name": "RB_UDIF_RTX_ACT",
					"access": "RO",
					"info": "USB transmission end interrupt flag bit: Reception is cleared by RB_UEP_R_DONE; Transmit cleared by RB_UEP_T_DONE.",
					"reset_value": "0x0"
				},
				{
					"range": "[3]",
					"name": "RB_UDIF_LPM_ACT",
					"access": "RW1Z",
					"info": "LPM transmission end interrupt flag bit, write 1 to clear. 1: LPM transmission end event trigger; 0: No event.",
					"reset_value": "0x0"
				},
				{
					"range": "[2]",
					"name": "RB_UDIF_BUS_SLEEP",
					"access": "RW1Z",
					"info": "USB bus sleep interrupt flag bit, when enable LPM, enter L1 (Sleep) status will be triggered, write 1 to clear. 1: USB bus sleep event trigger; 0: No event.",
					"reset_value": "0x0"
				},
				{
					"range": "[1]",
					"name": "RB_UDIF_SUSPEND",
					"access": "RW1Z",
					"info": "USB bus suspends the interrupt flag bit, write 1 to clear. 1: USB suspend event trigger; 0: No event.",
					"reset_value": "0x0"
				},
				{
					"range": "[0]",
					"name": "RB_UDIF_BUS_RST",
					"access": "RW1Z",
					"info": "USB bus resets the interrupt flag bit, write 1 to clear. 1: USB bus reset event triggered; 0: No event.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_USB2_INT_ST": {
			"name": "R8_USB2_INT_ST",
			"address": "0x40009009",
			"info": "USBHS interrupt status register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7:5]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[4]",
					"name": "RB_UDIS_EP_DIR",
					"access": "RO",
					"info": "Endpoint data transmission direction: 1: Endpoint IN data; 0: Endpoint OUT/SETUP data.",
					"reset_value": "0x0"
				},
				{
					"range": "[3]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[2:0]",
					"name": "RB_UDIS_EP_ID_MASK[2:0]",
					"access": "RO",
					"info": "The endpoint number where the data transmission occurred.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_USB2_MIS_ST": {
			"name": "R8_USB2_MIS_ST",
			"address": "0x4000900A",
			"info": "USBHS miscellaneous status register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7]",
					"name": "RB_UDMS_HS_MOD",
					"access": "RO",
					"info": "Whether the host is at high speed.",
					"reset_value": "0x0"
				},
				{
					"range": "[6:5]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[4]",
					"name": "RB_UDMS_SUSP_REQ",
					"access": "RO",
					"info": "USB suspend request.",
					"reset_value": "0x0"
				},
				{
					"range": "[3]",
					"name": "RB_UDMS_SIE_FREE",
					"access": "RO",
					"info": "USB idle status.",
					"reset_value": "0x0"
				},
				{
					"range": "[2]",
					"name": "RB_UDMS_SLEEP",
					"access": "RO",
					"info": "USB sleep status.",
					"reset_value": "0x0"
				},
				{
					"range": "[1]",
					"name": "RB_UDMS_SUSPEND",
					"access": "RO",
					"info": "USB suspended status. 1: The USB bus is suspended, and there is no USB activity for some time; 0: The USB bus is in a non-suspended state.",
					"reset_value": "0x0"
				},
				{
					"range": "[0]",
					"name": "RB_UDMS_READY",
					"access": "RO",
					"info": "USB link status.",
					"reset_value": "0x0"
				}
			]
		},
		"R16_USB2_FRAME_NO": {
			"name": "R16_USB2_FRAME_NO",
			"address": "0x4000900C",
			"info": "USBHS frame number register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[15:13]",
					"name": "RB_UD_MFRAME_NO[2:0]",
					"access": "RO",
					"info": "The received micro-frame number.",
					"reset_value": "0x0"
				},
				{
					"range": "[12:11]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[10:0]",
					"name": "RB_UD_FRAME_NO[10:0]",
					"access": "RO",
					"info": "The received frame number.",
					"reset_value": "0x0"
				}
			]
		},
		"R16_USB2_BUS": {
			"name": "R16_USB2_BUS",
			"address": "0x4000900E",
			"info": "USBHS bus status register",
			"reset_value": "0x0000",
			"bits_fields": [
				{
					"range": "[15:4]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[3]",
					"name": "RB_USB_DM_ST",
					"access": "RO",
					"info": "UDM status.",
					"reset_value": "0x0"
				},
				{
					"range": "[2]",
					"name": "RB_USB_DP_ST",
					"access": "RO",
					"info": "UDP status.",
					"reset_value": "0x0"
				},
				{
					"range": "[1]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[0]",
					"name": "RB_USB_WAKEUP",
					"access": "RO",
					"info": "USB wake-up (active high).",
					"reset_value": "0x0"
				}
			]
		},
		"R16_U2EP_TX_EN": {
			"name": "R16_U2EP_TX_EN",
			"address": "0x40009010",
			"info": "USBHS endpoint transmit enable register",
			"reset_value": "0x0000",
			"bits_fields": [
				{
					"range": "[15:0]",
					"name": "RB_UEP_TX_EN[15:0]",
					"access": "RW",
					"info": "0~15 endpoint transmit enable: 1: Enable; 0: Disable.",
					"reset_value": "0x0"
				}
			]
		},
		"R16_U2EP_RX_EN": {
			"name": "R16_U2EP_RX_EN",
			"address": "0x40009012",
			"info": "USBHS endpoint receive enable register",
			"reset_value": "0x0000",
			"bits_fields": [
				{
					"range": "[15:0]",
					"name": "RB_UEP_RX_EN[15:0]",
					"access": "RW",
					"info": "0~15 endpoint receive enable: 1: Enable; 0: Disable.",
					"reset_value": "0x0"
				}
			]
		},
		"R16_U2EP_T_TOG_AUTO": {
			"name": "R16_U2EP_T_TOG_AUTO",
			"address": "0x40009014",
			"info": "USBHS endpoint transmit auto-flip enable register",
			"reset_value": "0x0000",
			"bits_fields": [
				{
					"range": "[15:8]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[7:0]",
					"name": "RB_UEP_T_TOG_AUTO[7:0]",
					"access": "RW",
					"info": "0~7 endpoint synchronization trigger bit auto-flip enable: 1: Auto-flip after data transmission is successful; 0: Manually control the flip. Note: Endpoint 0 only supports manual control of flip.",
					"reset_value": "0x0"
				}
			]
		},
		"R16_U2EP_R_TOG_AUTO": {
			"name": "R16_U2EP_R_TOG_AUTO",
			"address": "0x40009016",
			"info": "USBHS endpoint receive auto-flip enable register",
			"reset_value": "0x0000",
			"bits_fields": [
				{
					"range": "[15:8]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[7:0]",
					"name": "RB_UEP_R_TOG_AUTO[7:0]",
					"access": "RW",
					"info": "0~7 endpoint synchronization trigger bit auto-flip enable: 1: Auto-flip after data reception is successful; 0: Manually control the flip. Note: Endpoint 0 only supports manual control of flip.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_U2EP_T_BURST": {
			"name": "R8_U2EP_T_BURST",
			"address": "0x40009018",
			"info": "USBHS endpoint transmit burst register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7:0]",
					"name": "RB_UEP_T_BURST_EN[7:0]",
					"access": "RW",
					"info": "0~7 endpoint burst transmit enable: 1: Enable; 0: Disable.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_U2EP_T_BURST_MODE": {
			"name": "R8_U2EP_T_BURST_MODE",
			"address": "0x40009019",
			"info": "USBHS endpoint transmit burst mode register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7:0]",
					"name": "RB_UEP_T_BURST_MODE[7:0]",
					"access": "RW",
					"info": "0~7 endpoint burst transmit mode: 1: No 0-length data is transmitted in burst mode; 0: Transmit 0-length data in burst mode.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_U2EP_R_BURST": {
			"name": "R8_U2EP_R_BURST",
			"address": "0x4000901A",
			"info": "USBHS endpoint receive burst register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7:0]",
					"name": "RB_UEP_R_BURST_EN[7:0]",
					"access": "RW",
					"info": "0~7 endpoint burst receive enable: 1: Enable; 0: Disable.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_U2EP_R_RES_MODE": {
			"name": "R8_U2EP_R_RES_MODE",
			"address": "0x4000901B",
			"info": "USBHS endpoint receive reply mode register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7:0]",
					"name": "RB_UEP_R_RES_MODE[7:0]",
					"access": "RW",
					"info": "0~7 endpoint receive return mode: 1: NYET; 0: ACK.",
					"reset_value": "0x0"
				}
			]
		},
		"R32_U2EP_AF_MODE": {
			"name": "R32_U2EP_AF_MODE",
			"address": "0x4000901C",
			"info": "USBHS endpoint alternate register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[31:8]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[7:1]",
					"name": "RB_UEP_T_AF[6:0]",
					"access": "RW",
					"info": "1~7 endpoint alternate enable: 1: Alternate 9-15; 0: Alternate 1-7.",
					"reset_value": "0x0"
				},
				{
					"range": "[0]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				}
			]
		},
		"R32_U2EP0_DMA": {
			"name": "R32_U2EP0_DMA",
			"address": "0x40009020",
			"info": "Start address register of endpoint 0 receive buffer",
			"reset_value": "0x00000000",
			"bits_fields": [
				{
					"range": "[31:17]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[16:0]",
					"name": "UEP0_DMA[16:0]",
					"access": "RW",
					"info": "Buffer start address of endpoint 0.",
					"reset_value": "0x0"
				}
			]
		},
		"R32_U2EP1_RX_DMA": {
			"name": "R32_U2EP1_RX_DMA",
			"address": "0x40009024",
			"info": "Start address register of endpoint 1 receive buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP2_RX_DMA": {
			"name": "R32_U2EP2_RX_DMA",
			"address": "0x40009028",
			"info": "Start address register of endpoint 2 receive buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP3_RX_DMA": {
			"name": "R32_U2EP3_RX_DMA",
			"address": "0x4000902C",
			"info": "Start address register of endpoint 3 receive buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP4_RX_DMA": {
			"name": "R32_U2EP4_RX_DMA",
			"address": "0x40009030",
			"info": "Start address register of endpoint 4 receive buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP5_RX_DMA": {
			"name": "R32_U2EP5_RX_DMA",
			"address": "0x40009034",
			"info": "Start address register of endpoint 5 receive buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP6_RX_DMA": {
			"name": "R32_U2EP6_RX_DMA",
			"address": "0x40009038",
			"info": "Start address register of endpoint 6 receive buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP7_RX_DMA": {
			"name": "R32_U2EP7_RX_DMA",
			"address": "0x4000903C",
			"info": "Start address register of endpoint 7 receive buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP1_TX_DMA": {
			"name": "R32_U2EP1_TX_DMA",
			"address": "0x40009040",
			"info": "Start address register of endpoint 1 transmit buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP2_TX_DMA": {
			"name": "R32_U2EP2_TX_DMA",
			"address": "0x40009044",
			"info": "Start address register of endpoint 2 transmit buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP3_TX_DMA": {
			"name": "R32_U2EP3_TX_DMA",
			"address": "0x40009048",
			"info": "Start address register of endpoint 3 transmit buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP4_TX_DMA": {
			"name": "R32_U2EP4_TX_DMA",
			"address": "0x4000904C",
			"info": "Start address register of endpoint 4 transmit buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP5_TX_DMA": {
			"name": "R32_U2EP5_TX_DMA",
			"address": "0x40009050",
			"info": "Start address register of endpoint 5 transmit buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP6_TX_DMA": {
			"name": "R32_U2EP6_TX_DMA",
			"address": "0x40009054",
			"info": "Start address register of endpoint 6 transmit buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP7_TX_DMA": {
			"name": "R32_U2EP7_TX_DMA",
			"address": "0x40009058",
			"info": "Start address register of endpoint 7 transmit buffer",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP0_MAX_LEN": {
			"name": "R32_U2EP0_MAX_LEN",
			"address": "0x4000905C",
			"info": "Endpoint 0 maximum length packet register",
			"reset_value": "0x000XXXXX",
			"bits_fields": []
		},
		"R32_U2EP1_MAX_LEN": {
			"name": "R32_U2EP1_MAX_LEN",
			"address": "0x40009060",
			"info": "Endpoint 1 maximum length packet register",
			"reset_value": "0x000000XX",
			"bits_fields": []
		},
		"R32_U2EP2_MAX_LEN": {
			"name": "R32_U2EP2_MAX_LEN",
			"address": "0x40009064",
			"info": "Endpoint 2 maximum length packet register",
			"reset_value": "0x00000XXX",
			"bits_fields": []
		},
		"R32_U2EP3_MAX_LEN": {
			"name": "R32_U2EP3_MAX_LEN",
			"address": "0x40009068",
			"info": "Endpoint 3 maximum length packet register",
			"reset_value": "0x00000XXX",
			"bits_fields": []
		},
		"R32_U2EP4_MAX_LEN": {
			"name": "R32_U2EP4_MAX_LEN",
			"address": "0x4000906C",
			"info": "Endpoint 4 maximum length packet register",
			"reset_value": "0x00000XXX",
			"bits_fields": []
		},
		"R32_U2EP5_MAX_LEN": {
			"name": "R32_U2EP5_MAX_LEN",
			"address": "0x40009070",
			"info": "Endpoint 5 maximum length packet register",
			"reset_value": "0x00000XXX",
			"bits_fields": []
		},
		"R32_U2EP6_MAX_LEN": {
			"name": "R32_U2EP6_MAX_LEN",
			"address": "0x40009074",
			"info": "Endpoint 6 maximum length packet register",
			"reset_value": "0x00000XXX",
			"bits_fields": []
		},
		"R32_U2EP7_MAX_LEN": {
			"name": "R32_U2EP7_MAX_LEN",
			"address": "0x40009078",
			"info": "Endpoint 7 maximum length packet register",
			"reset_value": "0x00000XXX",
			"bits_fields": []
		},
		"R16_U2EP0_RX_LEN": {
			"name": "R16_U2EP0_RX_LEN",
			"address": "0x4000907C",
			"info": "Endpoint 0 receive length register",
			"reset_value": "0x00XX",
			"bits_fields": [
				{
					"range": "[15:7]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[6:0]",
					"name": "UEP0_RX_LEN[6:0]",
					"access": "RW",
					"info": "Endpoint 0 received data length.",
					"reset_value": "0x0"
				}
			]
		},
		"R16_U2EP1_RX_LEN": {
			"name": "R16_U2EP1_RX_LEN",
			"address": "0x40009080",
			"info": "Endpoint 1 single reception length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP1_R_SIZE": {
			"name": "R16_U2EP1_R_SIZE",
			"address": "0x40009082",
			"info": "Endpoint 1 total reception data length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP2_RX_LEN": {
			"name": "R16_U2EP2_RX_LEN",
			"address": "0x40009084",
			"info": "Endpoint 2 single reception length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP2_R_SIZE": {
			"name": "R16_U2EP2_R_SIZE",
			"address": "0x40009086",
			"info": "Endpoint 2 total reception data length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP3_RX_LEN": {
			"name": "R16_U2EP3_RX_LEN",
			"address": "0x40009088",
			"info": "Endpoint 3 single reception length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP3_R_SIZE": {
			"name": "R16_U2EP3_R_SIZE",
			"address": "0x4000908A",
			"info": "Endpoint 3 total reception data length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP4_RX_LEN": {
			"name": "R16_U2EP4_RX_LEN",
			"address": "0x4000908C",
			"info": "Endpoint 4 single reception length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP4_R_SIZE": {
			"name": "R16_U2EP4_R_SIZE",
			"address": "0x4000908E",
			"info": "Endpoint 4 total reception data length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP5_RX_LEN": {
			"name": "R16_U2EP5_RX_LEN",
			"address": "0x40009090",
			"info": "Endpoint 5 single reception length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP5_R_SIZE": {
			"name": "R16_U2EP5_R_SIZE",
			"address": "0x40009092",
			"info": "Endpoint 5 total reception data length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP6_RX_LEN": {
			"name": "R16_U2EP6_RX_LEN",
			"address": "0x40009094",
			"info": "Endpoint 6 single reception length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP6_R_SIZE": {
			"name": "R16_U2EP6_R_SIZE",
			"address": "0x40009096",
			"info": "Endpoint 6 total reception data length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP7_RX_LEN": {
			"name": "R16_U2EP7_RX_LEN",
			"address": "0x40009098",
			"info": "Endpoint 7 single reception length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP7_R_SIZE": {
			"name": "R16_U2EP7_R_SIZE",
			"address": "0x4000909A",
			"info": "Endpoint 7 total reception data length register",
			"reset_value": "0xXXXX",
			"bits_fields": []
		},
		"R16_U2EP0_T_LEN": {
			"name": "R16_U2EP0_T_LEN",
			"address": "0x4000909C",
			"info": "Endpoint 0 transmit length register",
			"reset_value": "0x00XX",
			"bits_fields": [
				{
					"range": "[15:7]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[6:0]",
					"name": "UEP0_T_LEN[6:0]",
					"access": "RW",
					"info": "Endpoint 0 transmit data length.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_U2EP0_TX_CTRL": {
			"name": "R8_U2EP0_TX_CTRL",
			"address": "0x4000909E",
			"info": "Endpoint 0 transmit control register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7]",
					"name": "RB_UEP_T_DONE",
					"access": "RW0",
					"info": "Endpoint 0 transmits end flag and writes 0 to clear it.",
					"reset_value": "0x0"
				},
				{
					"range": "[6]",
					"name": "RB_UEP_T_NAK_ACT",
					"access": "RW0",
					"info": "Endpoint 0 transmits NAK end flag, and writes 0 to clear it.",
					"reset_value": "0x0"
				},
				{
					"range": "[5:3]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[2]",
					"name": "RB_UEP_T_TOG_MASK",
					"access": "RW",
					"info": "Expected synchronization trigger bit for transmission of endpoint 0: 0: DATA0; 1: DATA1.",
					"reset_value": "0x0"
				},
				{
					"range": "[1:0]",
					"name": "RB_UEP_T_RES_MASK[1:0]",
					"access": "RW",
					"info": "Response control of endpoint 0 for transmitting: 00: Answer NAK or busy; 01: Answer STALL or error; 10: Answer ACK; 11: Reserved.",
					"reset_value": "0x0"
				}
			]
		},
		"R8_U2EP0_RX_CTRL": {
			"name": "R8_U2EP0_RX_CTRL",
			"address": "0x4000909F",
			"info": "Endpoint 0 receive control register",
			"reset_value": "0x00",
			"bits_fields": [
				{
					"range": "[7]",
					"name": "RB_UEP_R_DONE",
					"access": "RW0",
					"info": "Endpoint 0 receives the end flag, writes 0 to clear it.",
					"reset_value": "0x0"
				},
				{
					"range": "[6]",
					"name": "RB_UEP_R_NAK_ACT",
					"access": "RW0",
					"info": "Endpoint 0 receives the NAK end flag, writes 0 to clear it.",
					"reset_value": "0x0"
				},
				{
					"range": "[5]",
					"name": "RB_UEP_R_NAK_TOG",
					"access": "RO",
					"info": "Endpoint 0 for the received return NAK, packet type: 1: DATA1; 0: DATA0.",
					"reset_value": "0x0"
				},
				{
					"range": "[4]",
					"name": "RB_UEP_R_TOG_MATCH",
					"access": "RO",
					"info": "The received synchronization trigger bit matches the expected synchronization trigger bit: 1: Synchronization; 0: Out of sync.",
					"reset_value": "0x0"
				},
				{
					"range": "[3]",
					"name": "RB_UEP_R_SETUP_IS",
					"access": "RO",
					"info": "Whether endpoint 0 receives a SETUP transaction.",
					"reset_value": "0x0"
				},
				{
					"range": "[2]",
					"name": "RB_UEP_R_TOG_MASK",
					"access": "RW",
					"info": "Receiving expected synchronization trigger bit of endpoint 0: 1: DATA1; 0: DATA0.",
					"reset_value": "0x0"
				},
				{
					"range": "[1:0]",
					"name": "RB_UEP_R_RES_MASK[1:0]",
					"access": "RW",
					"info": "Endpoint 0's response control for reception: 00: Answer NAK or busy; 01: Answer STALL or error; 10: Answer ACK; 11: Reserved.",
					"reset_value": "0x0"
				}
			]
		},
		"R16_U2EP1_T_LEN": {
			"name": "R16_U2EP1_T_LEN",
			"address": "0x400090A0",
			"info": "Endpoint 1 transmit length register",
			"reset_value": "0x0000",
			"bits_fields": []
		},
		"R8_U2EP1_TX_CTRL": {
			"name": "R8_U2EP1_TX_CTRL",
			"address": "0x400090A2",
			"info": "Endpoint 1 transmit control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R8_U2EP1_RX_CTRL": {
			"name": "R8_U2EP1_RX_CTRL",
			"address": "0x400090A3",
			"info": "Endpoint 1 receive control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R16_U2EP2_T_LEN": {
			"name": "R16_U2EP2_T_LEN",
			"address": "0x400090A4",
			"info": "Endpoint 2 transmit length register",
			"reset_value": "0x0000",
			"bits_fields": []
		},
		"R8_U2EP2_TX_CTRL": {
			"name": "R8_U2EP2_TX_CTRL",
			"address": "0x400090A6",
			"info": "Endpoint 2 transmit control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R8_U2EP2_RX_CTRL": {
			"name": "R8_U2EP2_RX_CTRL",
			"address": "0x400090A7",
			"info": "Endpoint 2 receive control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R16_U2EP3_T_LEN": {
			"name": "R16_U2EP3_T_LEN",
			"address": "0x400090A8",
			"info": "Endpoint 3 transmit length register",
			"reset_value": "0x0000",
			"bits_fields": []
		},
		"R8_U2EP3_TX_CTRL": {
			"name": "R8_U2EP3_TX_CTRL",
			"address": "0x400090AA",
			"info": "Endpoint 3 transmit control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R8_U2EP3_RX_CTRL": {
			"name": "R8_U2EP3_RX_CTRL",
			"address": "0x400090AB",
			"info": "Endpoint 3 receive control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R16_U2EP4_T_LEN": {
			"name": "R16_U2EP4_T_LEN",
			"address": "0x400090AC",
			"info": "Endpoint 4 transmit length register",
			"reset_value": "0x0000",
			"bits_fields": []
		},
		"R8_U2EP4_TX_CTRL": {
			"name": "R8_U2EP4_TX_CTRL",
			"address": "0x400090AE",
			"info": "Endpoint 4 transmit control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R8_U2EP4_RX_CTRL": {
			"name": "R8_U2EP4_RX_CTRL",
			"address": "0x400090AF",
			"info": "Endpoint 4 receive control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R16_U2EP5_T_LEN": {
			"name": "R16_U2EP5_T_LEN",
			"address": "0x400090B0",
			"info": "Endpoint 5 transmit length register",
			"reset_value": "0x0000",
			"bits_fields": []
		},
		"R8_U2EP5_TX_CTRL": {
			"name": "R8_U2EP5_TX_CTRL",
			"address": "0x400090B2",
			"info": "Endpoint 5 transmit control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R8_U2EP5_RX_CTRL": {
			"name": "R8_U2EP5_RX_CTRL",
			"address": "0x400090B3",
			"info": "Endpoint 5 receive control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R16_U2EP6_T_LEN": {
			"name": "R16_U2EP6_T_LEN",
			"address": "0x400090B4",
			"info": "Endpoint 6 transmit length register",
			"reset_value": "0x0000",
			"bits_fields": []
		},
		"R8_U2EP6_TX_CTRL": {
			"name": "R8_U2EP6_TX_CTRL",
			"address": "0x400090B6",
			"info": "Endpoint 6 transmit control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R8_U2EP6_RX_CTRL": {
			"name": "R8_U2EP6_RX_CTRL",
			"address": "0x400090B7",
			"info": "Endpoint 6 receive control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R16_U2EP7_T_LEN": {
			"name": "R16_U2EP7_T_LEN",
			"address": "0x400090B8",
			"info": "Endpoint 7 transmit length register",
			"reset_value": "0x0000",
			"bits_fields": []
		},
		"R8_U2EP7_TX_CTRL": {
			"name": "R8_U2EP7_TX_CTRL",
			"address": "0x400090BA",
			"info": "Endpoint 7 transmit control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R8_U2EP7_RX_CTRL": {
			"name": "R8_U2EP7_RX_CTRL",
			"address": "0x400090BB",
			"info": "Endpoint 7 receive control register",
			"reset_value": "0x00",
			"bits_fields": []
		},
		"R16_U2EP_T_ISO": {
			"name": "R16_U2EP_T_ISO",
			"address": "0x400090BC",
			"info": "USBHS endpoint transmit synchronization mode enable register",
			"reset_value": "0x0000",
			"bits_fields": [
				{
					"range": "[15:8]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[7:1]",
					"name": "RB_UEPn_T_ISO_EN[6:0]",
					"access": "RW",
					"info": "The upload endpoint (IN) synchronization mode is enabled.",
					"reset_value": "0x0"
				},
				{
					"range": "[0]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				}
			]
		},
		"R16_U2EP_R_ISO": {
			"name": "R16_U2EP_R_ISO",
			"address": "0x400090BE",
			"info": "USBHS endpoint receive synchronization mode enable register",
			"reset_value": "0x0000",
			"bits_fields": [
				{
					"range": "[15:8]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				},
				{
					"range": "[7:1]",
					"name": "RB_UEPn_R_ISO_EN[6:0]",
					"access": "RW",
					"info": "The download endpoint (OUT) synchronization mode is enabled.",
					"reset_value": "0x0"
				},
				{
					"range": "[0]",
					"name": "Reserved",
					"access": "RO",
					"info": "Reserved",
					"reset_value": "0x0"
				}
			]
		}
		}
	},


	"USBHS2": {
		"info": "USBHS2-related registers list",
		"table": "18-2",

		"registers": {
			"R8_U2H_CFG": {
				"name": "R8_U2H_CFG",
				"address": "0x40009100",
				"info": "USBHS host configuration register",
				"reset_value": "0x07",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UH_LPM_EN",
						"access": "RW",
						"info": "LPM enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[6]",
						"name": "RB_UH_FORCE_FS",
						"access": "RW",
						"info": "Force to use USB_FS.",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_UH_SOF_EN",
						"access": "RW",
						"info": "Enable SOF packet transmission.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_UH_DMA_EN",
						"access": "RW",
						"info": "Enable DMA transmission.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "RB_UH_PHY_SUSPENDM",
						"access": "RW",
						"info": "PHY suspends.",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_UH_CLR_ALL",
						"access": "RW",
						"info": "Clear the interrupt flag and FIFO, requires software clearing.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_UH_RST_SIE",
						"access": "RW",
						"info": "USB protocol processor reset, requires software clearing.",
						"reset_value": "0x1"
					},
					{
						"range": "[0]",
						"name": "RB_UH_RST_LINK",
						"access": "RW",
						"info": "USB link control module reset.",
						"reset_value": "0x1"
					}
				]
			},
			"R8_U2H_INT_EN": {
				"name": "R8_U2H_INT_EN",
				"address": "0x40009102",
				"info": "USBHS host interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UHIE_FIFO_OVER",
						"access": "RW",
						"info": "FIFO overflow interrupt enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[6]",
						"name": "RB_UHIE_TX_HALT",
						"access": "RW",
						"info": "Transmit halt interrupt enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_UHIE_SOF_ACT",
						"access": "RW",
						"info": "SOF packet transmission interrupt is enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_UHIE_TRANSFER",
						"access": "RW",
						"info": "USB end or transmission completion interrupt is enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "RB_UHIE_RESUME_ACT",
						"access": "RW",
						"info": "Bus recovery interrupt enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_UHIE_WKUP_ACT",
						"access": "RW",
						"info": "Wake-up interrupt enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					}
				]
			},
			"R8_U2H_DEV_AD": {
				"name": "R8_U2H_DEV_AD",
				"address": "0x40009103",
				"info": "USBHS host device address register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[6:0]",
						"name": "RB_UH_DEV_ADDR[6:0]",
						"access": "RW",
						"info": "The address of the currently operating USB device.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_U2H_CONTROL": {
				"name": "R32_U2H_CONTROL",
				"address": "0x40009104",
				"info": "USBHS host control register",
				"reset_value": "0x00XXXXXX",
				"bits_fields": [
					{
						"range": "[31:24]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[23]",
						"name": "RB_UH_RX_NO_RES",
						"access": "RW",
						"info": "IN-DATA has no answer, which is used for synchronous transmission or high-speed SPLIT packets.",
						"reset_value": "0xX"
					},
					{
						"range": "[22]",
						"name": "RB_UH_TX_NO_RES",
						"access": "RW",
						"info": "OUT/SETUPDATA does not expect a reply, which is used for synchronous transmission or high-speed SPLIT packets.",
						"reset_value": "0xX"
					},
					{
						"range": "[21]",
						"name": "RB_UH_RX_NO_DATA",
						"access": "RW",
						"info": "Unexpected data packet after IN token packet, used for high-speed SPLIT packet.",
						"reset_value": "0xX"
					},
					{
						"range": "[20]",
						"name": "RB_UH_TX_NO_DATA",
						"access": "RW",
						"info": "There is no data packet after the OUT/SETUP token packet, which is used for high-speed SPLIT packets.",
						"reset_value": "0xX"
					},
					{
						"range": "[19]",
						"name": "RB_UH_PRE_PID_EN",
						"access": "RW",
						"info": "Low-speed preamble package PREPID enable bit, which needs to be turned on when the port works at full speed and needs to send low-speed packet (PRE). 1: Enabled, used to communicate with low-speed USB devices through external full-speed HUB; 0: Disable low-speed preamble packets.",
						"reset_value": "0xX"
					},
					{
						"range": "[18]",
						"name": "RB_UH_SPLIT_VALID",
						"access": "RW",
						"info": "Transmit SPLIT packet is valid.",
						"reset_value": "0xX"
					},
					{
						"range": "[17]",
						"name": "RB_UH_LPM_VALID",
						"access": "RW",
						"info": "Transmit LPM packet is valid.",
						"reset_value": "0xX"
					},
					{
						"range": "[16]",
						"name": "RB_UH_HOST_ACTION",
						"access": "RW",
						"info": "HOST performs transaction enabling, and this bit is cleared automatically after the transaction is completed.",
						"reset_value": "0x0"
					},
					{
						"range": "[15:11]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[10]",
						"name": "RB_UH_BUF_MODE",
						"access": "RW",
						"info": "Data buffer control bit. 1: R32_U2H_RX_DMA is used for transmission and R32_U2H_TX_DMA is used for reception; 0: R32_U2H_TX_DMA is used for transmission and R32_U2H_RX_DMA is used for reception.",
						"reset_value": "0x0"
					},
					{
						"range": "[9:8]",
						"name": "RB_UH_T_TOG_MASK[1:0]",
						"access": "RW",
						"info": "Transmit data PID: 00: PID_DATA0; 01: PID_DATA1; 10: PID_DATA2; 11: PID_MDATA.",
						"reset_value": "0x0"
					},
					{
						"range": "[7:4]",
						"name": "RB_UH_T_ENDP_MASK[3:0]",
						"access": "RW",
						"info": "The endpoint number of the transaction token packet transmitted by the host.",
						"reset_value": "0xX"
					},
					{
						"range": "[3:0]",
						"name": "RB_UH_T_TOKEN_MASK[3:0]",
						"access": "RW",
						"info": "The transaction token package PID transmitted by the host.",
						"reset_value": "0xX"
					}
				]
			},
			"R8_U2H_INT_FLAG": {
				"name": "R8_U2H_INT_FLAG",
				"address": "0x40009108",
				"info": "USBHS host interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UHIF_FIFO_OVER",
						"access": "RW1Z",
						"info": "FIFO overflow interrupt flag.",
						"reset_value": "0x0"
					},
					{
						"range": "[6]",
						"name": "RB_UHIF_TX_HALT",
						"access": "RW1Z",
						"info": "The transmission stop interrupt flag is used in the host mode for reading data overflow during downloading, or when the transmission is not finished at the time point of EOF2, the transmission is stopped, and the write 1 is cleared.",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_UHIF_SOF_ACT",
						"access": "RW1Z",
						"info": "SOF packet transmission completion interrupt flag, write 1 to clear.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_UHIF_TRANSFER",
						"access": "RW1Z",
						"info": "USB transaction transmission complete interrupt flag, write 1 to clear.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_UHIF_WKUP_ACT",
						"access": "RW1Z",
						"info": "Wake-up interrupt flag, write 1 to clear.",
						"reset_value": "0x0"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					}
				]
			},
			"R8_U2H_INT_ST": {
				"name": "R8_U2H_INT_ST",
				"address": "0x40009109",
				"info": "USBHS host interrupt status register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7:5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0xX"
					},
					{
						"range": "[4]",
						"name": "RB_UHIS_PORT_RX_RESUME",
						"access": "RW",
						"info": "A bit of 1 indicates that the port has received a wake-up signal.",
						"reset_value": "0xX"
					},
					{
						"range": "[3:0]",
						"name": "RB_UH_R_TOKEN_MASK[3:0]",
						"access": "RO",
						"info": "The host received PID.",
						"reset_value": "0xX"
					}
				]
			},
			"R8_U2H_MIS_ST": {
				"name": "R8_U2H_MIS_ST",
				"address": "0x4000910A",
				"info": "USBHS host miscellaneous status register",
				"reset_value": "0xXX",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UHMS_BUS_SE0",
						"access": "RO",
						"info": "SEO on USB bus.",
						"reset_value": "0xX"
					},
					{
						"range": "[6]",
						"name": "RB_UHMS_BUS_J",
						"access": "RW",
						"info": "J on USB bus.",
						"reset_value": "0xX"
					},
					{
						"range": "[5:4]",
						"name": "RB_UHMS_LINESTATE[1:0]",
						"access": "RO",
						"info": "The Linestate signal of the PHY.",
						"reset_value": "0xX"
					},
					{
						"range": "[3]",
						"name": "RB_UHMS_USB_WAKEUP",
						"access": "RW",
						"info": "USB bus wake-up status: 1: Bus wakeup in progress; 0: Bus wakeup not in progress.",
						"reset_value": "0xX"
					},
					{
						"range": "[2]",
						"name": "RB_UHMS_SOF_ACT",
						"access": "RW",
						"info": "USB bus SOF packet transmission status bits: 1: SOF packet being sent; 0: sending complete or idle.",
						"reset_value": "0xX"
					},
					{
						"range": "[1]",
						"name": "RB_UHMS_SOF_PRE",
						"access": "RO",
						"info": "The SOF package of USB bus indicates that the status is: 1: SOF packet will be transmitted; 0: No SOF packet is transmitted.",
						"reset_value": "0xX"
					},
					{
						"range": "[0]",
						"name": "RB_UHMS_SOF_FREE",
						"access": "RO",
						"info": "Port enable state: 1: Port enabled; 0: Port not enabled.",
						"reset_value": "0xX"
					}
				]
			},
			"R32_U2H_LPM_DATA": {
				"name": "R32_U2H_LPM_DATA",
				"address": "0x4000910C",
				"info": "USBHS host power management data register",
				"reset_value": "0x00000XXX",
				"bits_fields": [
					{
						"range": "[31:11]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[10:0]",
						"name": "RB_UH_LPM_DATA[10:0]",
						"access": "RW",
						"info": "Link power management packet data content",
						"reset_value": "0x0"
					}
				]
			},
			"R32_U2H_SPLIT_DATA": {
				"name": "R32_U2H_SPLIT_DATA",
				"address": "0x40009110",
				"info": "USBHS host SPLIT data register",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[31:19]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[18:0]",
						"name": "RB_UH_SPLIT_DATA[18:0]",
						"access": "RW",
						"info": "The data contents of the SPLIT packet sent by the host endpoint are, in descending order, ET, E, S, Port, SC, and Hub Addr.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_U2H_FRAME": {
				"name": "R32_U2H_FRAME",
				"address": "0x40009114",
				"info": "USBHS host frame register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:26]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[25]",
						"name": "RB_UH_SOF_CNT_CLR",
						"access": "RW",
						"info": "The SOF count is cleared.",
						"reset_value": "0x0"
					},
					{
						"range": "[24]",
						"name": "RB_UH_SOF_CNT_EN",
						"access": "RW",
						"info": "SOF count is enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[23:19]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[18:16]",
						"name": "RB_UH_MFRAME_NO[2:0]",
						"access": "RO",
						"info": "The micro frame number of the SOF package about to be transmitted.",
						"reset_value": "0x0"
					},
					{
						"range": "[15:11]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[10:0]",
						"name": "RB_UH_FRAME_NO[10:0]",
						"access": "RW",
						"info": "The frame number of the SOF package about to be transmitted.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_U2H_TX_LEN": {
				"name": "R32_U2H_TX_LEN",
				"address": "0x40009118",
				"info": "USBHS host transmit length register",
				"reset_value": "0x00000XXX",
				"bits_fields": [
					{
						"range": "[31:11]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[10:0]",
						"name": "RB_UH_TX_LEN[10:0]",
						"access": "RW",
						"info": "Transmit data length.",
						"reset_value": "0xX"
					}
				]
			},
			"R32_U2H_RX_LEN": {
				"name": "R32_U2H_RX_LEN",
				"address": "0x4000911C",
				"info": "USBHS host receive length register",
				"reset_value": "0x00000XXX",
				"bits_fields": [
					{
						"range": "[31:11]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[10:0]",
						"name": "RB_UH_RX_LEN[10:0]",
						"access": "RW",
						"info": "Receive data length.",
						"reset_value": "0xX"
					}
				]
			},
			"R32_U2H_RX_MAX_LEN": {
				"name": "R32_U2H_RX_MAX_LEN",
				"address": "0x40009120",
				"info": "USBHS host receive maximum length register",
				"reset_value": "0x00000XXX",
				"bits_fields": [
					{
						"range": "[31:11]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[10:0]",
						"name": "RB_UH_RX_MAX_LEN[10:0]",
						"access": "RW",
						"info": "Maximum length of reception.",
						"reset_value": "0xX"
					}
				]
			},
			"R32_U2H_RX_DMA": {
				"name": "R32_U2H_RX_DMA",
				"address": "0x40009124",
				"info": "DMA receive address register",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[16:0]",
						"name": "R32_UH_RX_DMA[16:0]",
						"access": "RW",
						"info": "Receiving address, the lower two digits are invalid, and 4 bytes alignment is required.",
						"reset_value": "0xX"
					}
				]
			},
			"R32_U2H_TX_DMA": {
				"name": "R32_U2H_TX_DMA",
				"address": "0x40009128",
				"info": "DMA transmit address register",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[16:0]",
						"name": "R32_UH_TX_DMA[16:0]",
						"access": "RW",
						"info": "Transmitting address, the lower two digits are invalid, and 4 bytes alignment is required.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_U2H_PORT_CTRL": {
				"name": "R32_U2H_PORT_CTRL",
				"address": "0x4000912C",
				"info": "USBHS host port control register",
				"reset_value": "0x0000X000",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[16]",
						"name": "RB_UH_BUS_RST_LONG",
						"access": "RW",
						"info": "Bus reset time selection: 0: 16ms; 1: 18ms.",
						"reset_value": "0x0"
					},
					{
						"range": "[15:12]",
						"name": "RB_UH_PORT_SLEEP_BESL[3:0]",
						"access": "RW",
						"info": "Awakening time control: 0: 125us; 1: 150us; 2: 200us; 3: 300us; 4: 400us; 5: 500us; 6: 1ms; 7: 2ms; 8: 3ms; 9: 4ms; A: 5ms; B: 6ms; C: 7ms; D: 8ms; E: 9ms; F: 10ms.",
						"reset_value": "0x0"
					},
					{
						"range": "[11:9]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0xX"
					},
					{
						"range": "[8]",
						"name": "RB_UH_CLR_PORT_SLEEP",
						"access": "WO",
						"info": "PORT exits SLEEP status (LPM).",
						"reset_value": "0x0"
					},
					{
						"range": "[7:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_UH_CLR_PORT_CONNECT",
						"access": "WO",
						"info": "Put the port into the port state.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_UH_CLR_PORT_EN",
						"access": "WO",
						"info": "PORT exits the enabled state and enters the DISABLED state.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "RB_UH_SET_PORT_SLEEP",
						"access": "WO",
						"info": "PORT enters SLEEP status (LPM).",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_UH_CLR_PORT_SUSP",
						"access": "WO",
						"info": "PORT exits the suspended state.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_UH_SET_PORT_SUSP",
						"access": "WO",
						"info": "PORT enters a suspended state.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_UH_SET_PORT_RESET",
						"access": "WO",
						"info": "Port transmits reset.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_U2H_PORT_CFG": {
				"name": "R8_U2H_PORT_CFG",
				"address": "0x40009130",
				"info": "USBHS host port configuration register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7]",
						"name": "RB_UH_PD_EN",
						"access": "RW",
						"info": "15K resistor pull-down is enabled in host mode.",
						"reset_value": "0x0"
					},
					{
						"range": "[6:1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_UH_HOST_EN",
						"access": "RW",
						"info": "USB port mode selection: 1: Port is in host mode; 0: Port is in device mode.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_U2H_PORT_INT_EN": {
				"name": "R8_U2H_PORT_INT_EN",
				"address": "0x40009132",
				"info": "USBHS host port interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_UHIE_PORT_SLP",
						"access": "RW",
						"info": "Port sleep state change interrupt enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_UHIE_PORT_RESET",
						"access": "RW",
						"info": "Port reset state change interrupt enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_UHIE_PORT_SUSP",
						"access": "RW",
						"info": "Port suspended state change interrupt enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_UHIE_PORT_EN",
						"access": "RW",
						"info": "Port enable state change interrupt enabled.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_UHIE_PORT_CONNECT",
						"access": "RW",
						"info": "Port connection state change interrupt enabled.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_U2H_PORT_TEST_CT": {
				"name": "R8_U2H_PORT_TEST_CT",
				"address": "0x40009133",
				"info": "USBHS host port test mode register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_UH_TEST_FORCE_EN",
						"access": "RW",
						"info": "Test mode enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_UH_TEST_K",
						"access": "RW",
						"info": "Test output K.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_UH_TEST_J",
						"access": "RW",
						"info": "Test output J.",
						"reset_value": "0x0"
					}
				]
			},
			"R16_U2H_PORT_ST": {
				"name": "R16_U2H_PORT_ST",
				"address": "0x40009134",
				"info": "USBHS host port status register",
				"reset_value": "0x0010",
				"bits_fields": [
					{
						"range": "[15:12]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[11]",
						"name": "RB_UHIS_PORT_TEST",
						"access": "RO",
						"info": "Whether the port is in test mode.",
						"reset_value": "0x0"
					},
					{
						"range": "[10]",
						"name": "RB_UHIS_PORT_HS",
						"access": "RO",
						"info": "Whether the port connection speed is high.",
						"reset_value": "0x0"
					},
					{
						"range": "[9]",
						"name": "RB_UHIS_PORT_LS",
						"access": "RO",
						"info": "Whether the port connection speed is low.",
						"reset_value": "0x0"
					},
					{
						"range": "[8:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_UHIS_PORT_SLP",
						"access": "RO",
						"info": "Port sleep.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_UHIS_PORT_RST",
						"access": "RO",
						"info": "Port reset status.",
						"reset_value": "0x1"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_UHIS_PORT_SUSP",
						"access": "RO",
						"info": "Port suspended state.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_UHIS_PORT_EN",
						"access": "RO",
						"info": "Port enable.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_UHIS_PORT_CONNECT",
						"access": "RO",
						"info": "Port connection status.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_U2H_PORT_CHG": {
				"name": "R8_U2H_PORT_CHG",
				"address": "0x40009136",
				"info": "USBHS host port status change",
				"reset_value": "register",
				"bits_fields": [
					{
						"range": "[7:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_UHIF_PORT_SLP",
						"access": "RW1Z",
						"info": "Port sleep state changes, write 1 to clear.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_UHIF_PORT_RESET",
						"access": "RW1Z",
						"info": "Port reset state changes, write 1 to clear.",
						"reset_value": "0x0"
					},
					{
						"range": "[3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_UHIF_PORT_SUSP",
						"access": "RW1Z",
						"info": "Port suspended state changes, write 1 to clear.",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_UHIF_PORT_EN",
						"access": "RW1Z",
						"info": "Port enable state changes, write 1 to clear.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_UHIF_PORT_CONNECT",
						"access": "RW1Z",
						"info": "Port connection status changes, write 1 to clear.",
						"reset_value": "0x0"
					}
				]
			},
			"R32_U2H_BC_CTRL": {
				"name": "R32_U2H_BC_CTRL",
				"address": "0x00",
				"info": "0x4000913C USBHS host BC charge control",
				"reset_value": "register",
				"bits_fields": [
					{
						"range": "[31:11]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[10]",
						"name": "RB_UDM_VSRC_ACT",
						"access": "RO",
						"info": "In automatic mode, this bit indicates that UDM outputs VBC_SRC, otherwise it is controlled by UDM_BC_CMPE. Note: This bit is 1 when UDP is higher than VBC_SRC but UDP is not high, otherwise it is 0.",
						"reset_value": "0x0"
					},
					{
						"range": "[9]",
						"name": "RB_UDM_BC_VSRC",
						"access": "RW",
						"info": "UDM pin BC protocol source voltage enable: 1: UDM pin outputs BC protocol source voltage VBC_SRC; 0: Prohibit output.",
						"reset_value": "0x0"
					},
					{
						"range": "[8]",
						"name": "RB_UDP_BC_VSRC",
						"access": "RW",
						"info": "UDP pin BC protocol source voltage enable: 1: UDP pin outputs BC protocol source voltage VBC_SRC; 0: Prohibit output.",
						"reset_value": "0x0"
					},
					{
						"range": "[7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[6]",
						"name": "RB_BC_AUTO_MODE",
						"access": "RW",
						"info": "Auto mode enabled: 1: Enable; 0: Disable.",
						"reset_value": "0x0"
					},
					{
						"range": "[5]",
						"name": "RB_UDM_BC_CMPE",
						"access": "RW",
						"info": "UDM pin BC protocol comparator enabled: 1: Enable; 0: Disable.",
						"reset_value": "0x0"
					},
					{
						"range": "[4]",
						"name": "RB_UDP_BC_CMPE",
						"access": "RW",
						"info": "UDP pin BC protocol comparator enabled: 1: Enable; 0: Disable.",
						"reset_value": "0x0"
					},
					{
						"range": "[3:2]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_UDM_BC_CMPO",
						"access": "RO",
						"info": "UDM pin BC protocol comparator status: 1: UDM pin voltage is higher than BC protocol reference value VBC_REF; 0: UDM pin voltage is lower than BC protocol reference value VBC_REF.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_UDP_BC_CMPO",
						"access": "RO",
						"info": "UDP pin BC protocol comparator status: 1: UDP pin voltage is higher than BC protocol reference value VBC_REF; 0: UDP pin voltage is lower than BC protocol reference value VBC_REF.",
						"reset_value": "0x0"
					}
				]
			},
			"R8_USBHS_PLL_CTRL": {
				"name": "R8_USBHS_PLL_CTRL",
				"address": "0x00000000",
				"info": "0x40009200 USBHS PLL clock control register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0x0"
					},
					{
						"range": "[2]",
						"name": "RB_USBHS_PLL_EN",
						"access": "RW",
						"info": "USBHS PLL enable",
						"reset_value": "0x0"
					},
					{
						"range": "[1]",
						"name": "RB_USBHS_PLL_LOWPWR",
						"access": "RW",
						"info": "USBHS PLL low-power consumption mode (It can only be enabled when USBHS is applied to fixed low full speed, but not when it is not fixed low full speed). 1: Turn on low-power consumption and reduce current by about 0.3mA; 0: Do not turn on low power consumption.",
						"reset_value": "0x0"
					},
					{
						"range": "[0]",
						"name": "RB_USBHS_PLL_CKSEL",
						"access": "RW",
						"info": "USBHS internal reference clock source selection: 1: Keep 32M without dividing by 2; 0: Generate 16M by dividing by 2.",
						"reset_value": "0x0"
					}
				]
			}			
		}
	},

	"LED": {
		"info": "LED-related registers list",
		"table": "21-1",

		"registers": {
			"R8_LED_CTRL_MOD": {
				"name": "R8_LED_CTRL_MOD",
				"address": "0x4000F000",
				"info": "LED mode configuration register",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[7:6]",
						"name": "RB_LED_CHAN_MOD",
						"access": "RW",
						"info": "LED channel mode selection: 00: LED0, single channel output; 01: LED0/1, dual channel output; 10: LED0~3, 4 channel output; 11: LED0~7, 8 channel output.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_LED_IE_FIFO",
						"access": "RW",
						"info": "FIFO count over-half interrupt enable: 1: FIFO count <=2 interrupt trigger; 0: Disable interrupt.",
						"reset_value": "0"
					},
					{
						"range": "[4]",
						"name": "RB_LED_DMA_EN",
						"access": "RW",
						"info": "LED DMA function and DMA interrupt enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[3]",
						"name": "RB_LED_OUT_EN",
						"access": "RW",
						"info": "LED signal output enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[2]",
						"name": "RB_LED_OUT_POLAR",
						"access": "RW",
						"info": "LED data output polarity control bit: 1: Inverted, data 0 outputs 1, data 1 outputs 0; 0: Pass-through, data 0 outputs 0, data 1 outputs 1.",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_LED_ALL_CLEAR",
						"access": "RW",
						"info": "FIFO/ counter/interrupt flag of LED is cleared: 1: Forced clear and zero; 0: No clearing.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "RB_LED_BIT_ORDER",
						"access": "RW",
						"info": "LED serial data sequence selection: 1: Low in front; 0: High in front.",
						"reset_value": "0"
					}
				]
			},
			"R8_LED_CLOCK_DIV": {
				"name": "R8_LED_CLOCK_DIV",
				"address": "0x4000F001",
				"info": "LED serial clock frequency division register",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:0]",
						"name": "R8_LED_CLOCK_DIV",
						"access": "RW",
						"info": "LED output clock frequency division",
						"reset_value": "LED frequency R8_LED_CLOCK_DIV"
					}
				]
			},
			"R8_LED_CTRL_MOD1": {
				"name": "R8_LED_CTRL_MOD1",
				"address": "0x4000F002",
				"info": "LED mode configuration register 1]",
				"reset_value": "0x00",
				"bits_fields": [
					{
						"range": "[7:2]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[1]",
						"name": "RB_IE_SEND_END",
						"access": "RW",
						"info": "DMA all data transfer end interrupt enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "[0]",
						"name": "R8_LED_DMA_LOOP",
						"access": "RW",
						"info": "LED DMA data recycling enable: 1: Enable; 0: Disable.",
						"reset_value": "0"
					}
				]
			},
			"R16_LED_STATUS": {
				"name": "R16_LED_STATUS",
				"address": "0x4000F004",
				"info": "LED status register",
				"reset_value": "0x10",
				"bits_fields": [
					{
						"range": "[15:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[9]",
						"name": "RB_LED_IF_DMA_INT",
						"access": "RW1Z",
						"info": "DMA transfer end interrupt flag bit: 1: Transfer end; 0: Transfer is not end.",
						"reset_value": "0"
					},
					{
						"range": "[8]",
						"name": "RB_LED_IF_DMA_END",
						"access": "RW1Z",
						"info": "DMA completed flag bit, write 1 to clear or write R16_LED_DMA_CNT to clear: 1: Completed; 0: Not completed.",
						"reset_value": "0"
					},
					{
						"range": "[7]",
						"name": "RB_LED_LOAD_FAIL",
						"access": "RO",
						"info": "Load data result: 1: FIFO empty; 0: Data in FIFO.",
						"reset_value": "1"
					},
					{
						"range": "[6]",
						"name": "RB_LED_IF_FIFO",
						"access": "RW1Z",
						"info": "FIFO count over-half interrupt flag bit, write 1 to clear or write R16_LED_FIFO to clear: 1: FIFO count  2; 0: FIFO count > 2.",
						"reset_value": "0"
					},
					{
						"range": "[5]",
						"name": "RB_LED_CLOCK",
						"access": "RO",
						"info": "Current LED clock signal level status: 1: High level; 0: Low level.",
						"reset_value": "1"
					},
					{
						"range": "[4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[3:0]",
						"name": "RB_LED_FIFO_COUNT",
						"access": "RO",
						"info": "Byte count value in current FIFO, must be even.",
						"reset_value": "0"
					}
				]
			},
			"R32_LED_FIFO": {
				"name": "R32_LED_FIFO",
				"address": "0x4000F008",
				"info": "LED data FIFO register",
				"reset_value": "0x00A0",
				"bits_fields": [
					{
						"range": "[31:0]",
						"name": "R32_LED_FIFO",
						"access": "WO",
						"info": "LED data FIFO entry, 32-bit writing.",
						"reset_value": "0"
					}
				]
			},
			"R16_LED_DMA_LEN": {
				"name": "R16_LED_DMA_LEN",
				"address": "0x4000F010",
				"info": "LED DMA transmit length]",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": [
					{
						"range": "[15:12]",
						"name": "RESERVED",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[11:0]",
						"name": "R16_LED_DMA_LENGTH",
						"access": "WO",
						"info": "DMA transmit count length.",
						"reset_value": "0"
					}
				]
			},
			"R16_LED_DMA_CNT": {
				"name": "R16_LED_DMA_CNT",
				"address": "0x4000F014",
				"info": "LED DMA residual count register",
				"reset_value": "0x0XXX",
				"bits_fields": [
					{
						"range": "[15:12]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[11:0]",
						"name": "RB_LED_DMA_CNT",
						"access": "RO",
						"info": "The number of remaining DMA words (16 bits) in the main buffer of LED_DMA_MAIN is automatically decremented after DMA is started, and only the lower 12 bits are valid. Does not include the auxiliary buffer.",
						"reset_value": "0"
					}
				]
			},
			"R32_LED_DMA_BEG": {
				"name": "R32_LED_DMA_BEG",
				"address": "0x4000F018",
				"info": "LED DMA start address]",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[16:2]",
						"name": "RB_LED_DMA_BEG",
						"access": "RW",
						"info": "DMA begin address",
						"reset_value": "XXXXh"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R32_LED_DMA_CUR": {
				"name": "R32_LED_DMA_CUR",
				"address": "0x4000F01C",
				"info": "LED DMA current address]",
				"reset_value": "0x000XXXXX",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[16:2]",
						"name": "RB_LED_DMA_CUR",
						"access": "RO",
						"info": "DMA current address",
						"reset_value": "XXXXh"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			}
		}
	}
}