m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl
Egen_sclk
Z1 w1621521512
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 31
R0
Z4 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_sclk.vhdl
Z5 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_sclk.vhdl
l0
L5 1
VMzjhAk7WgNS6H?5TjLcP`3
!s100 =MdA^JniNQJaB:EgE6Go80
Z6 OV;C;2020.1;71
32
Z7 !s110 1621687480
!i10b 1
Z8 !s108 1621687480.000000
Z9 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_sclk.vhdl|
Z10 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_sclk.vhdl|
!i113 1
Z11 o-work work
Z12 tExplicit 1 CvgOpt 0
Artl
R2
R3
DEx4 work 8 gen_sclk 0 22 MzjhAk7WgNS6H?5TjLcP`3
!i122 31
l22
L15 61
VLDTJW001QiQkZNHNCL4OL2
!s100 3k@HL8KDjS90PJ@;jnlBb0
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Egen_square
Z13 w1622965192
Z14 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R2
R3
!i122 51
R0
Z15 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd
Z16 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd
l0
L5 1
VFU_AOjAMhgmG>Z9KdS5Bn3
!s100 7@Z=OHE@NzJzmTl2HC?az3
R6
33
Z17 !s110 1622965202
!i10b 1
Z18 !s108 1622965202.000000
Z19 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd|
Z20 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd|
!i113 1
R11
Z21 tExplicit 1 NoCoverage 1 CvgOpt 0
Artl
R14
R2
R3
Z22 DEx4 work 10 gen_square 0 22 FU_AOjAMhgmG>Z9KdS5Bn3
!i122 51
l17
Z23 L13 25
V_NXP[Imeb]J>Rgji`8T>Y1
!s100 J8]];Dl4GD];J:23kc60B1
R6
33
R17
!i10b 1
R18
R19
R20
!i113 1
R11
R21
Ei2cmaster
Z24 w1621693062
R2
R3
!i122 38
R0
Z25 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/i2cmaster.vhdl
Z26 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/i2cmaster.vhdl
l0
L4 1
VkSdlLf68BK=>TPTa<laig3
!s100 2GPhk:69PE>WZ8M?HJQ3U0
R6
32
Z27 !s110 1621693096
!i10b 1
Z28 !s108 1621693096.000000
Z29 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/i2cmaster.vhdl|
Z30 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/i2cmaster.vhdl|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 9 i2cmaster 0 22 kSdlLf68BK=>TPTa<laig3
!i122 38
l51
L16 151
VP;R[<VSnNOIR9Sfagz3X21
!s100 C_bW_3b>WFI:[<2ZXZNGR2
R6
32
R27
!i10b 1
R28
R29
R30
!i113 1
R11
R12
Etest_gen_sclk
Z31 w1621521722
R2
R3
!i122 23
Z32 d/home/mito/develop/fpga/de1soc/project/sound/vhdl
Z33 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_sclk.vhdl
Z34 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_sclk.vhdl
l0
L4 1
V?N5Imd5WhblXWjPb78LfG0
!s100 Fk2DLQT^0III;B6K9Ym]<2
R6
32
Z35 !s110 1621521736
!i10b 1
Z36 !s108 1621521736.000000
Z37 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_sclk.vhdl|
Z38 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_sclk.vhdl|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 13 test_gen_sclk 0 22 ?N5Imd5WhblXWjPb78LfG0
!i122 23
l24
L7 35
Vf47ZaJUE4eTT_NgOVRh7n1
!s100 Cb>a42lZbo<I71j3RdkjO2
R6
32
R35
!i10b 1
R36
R37
R38
!i113 1
R11
R12
Etest_gen_square
Z39 w1622964907
R2
R3
!i122 50
R0
Z40 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
Z41 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
l0
L4 1
V^aezmC`k<?^bW1Iz8V9aF2
!s100 CzO06GWKXa4NO4zFlOFY:3
R6
33
Z42 !s110 1622964923
!i10b 1
Z43 !s108 1622964923.000000
Z44 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd|
Z45 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd|
!i113 1
R11
R21
Asim
R2
R3
DEx4 work 15 test_gen_square 0 22 ^aezmC`k<?^bW1Iz8V9aF2
!i122 50
l19
L7 21
VD_lF75C]@HQ<E8SdWQK9`1
!s100 4obH]B`I:`<Bj1DhnCSD<0
R6
33
R42
!i10b 1
R43
R44
R45
!i113 1
R11
R21
Etest_i2c_master
Z46 w1621693073
R2
R3
!i122 39
R0
Z47 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_i2c_master.vhdl
Z48 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_i2c_master.vhdl
l0
L4 1
V4_d8ci^SU6=RNV37@b@>g3
!s100 ?mi3VXddPSkWHj;KdH85P0
R6
32
Z49 !s110 1621693106
!i10b 1
Z50 !s108 1621693106.000000
Z51 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_i2c_master.vhdl|
Z52 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_i2c_master.vhdl|
!i113 1
R11
R12
Asim
R2
R3
DEx4 work 15 test_i2c_master 0 22 4_d8ci^SU6=RNV37@b@>g3
!i122 39
l33
L7 80
VW0f]?nbB@U:g9@acR535k1
!s100 ke4Q;c864doLLnjTWR_5z3
R6
32
R49
!i10b 1
R50
R51
R52
!i113 1
R11
R12
