Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 17 20:01:23 2021
| Host         : DESKTOP-5AR01AB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file memory_top_timing_summary_routed.rpt -pb memory_top_timing_summary_routed.pb -rpx memory_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.528        0.000                      0                  203        0.142        0.000                      0                  203        2.633        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_div  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_div  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_div       94.528        0.000                      0                  203        0.142        0.000                      0                  203       49.500        0.000                       0                    92  
  clkfbout_clk_div                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       94.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.528ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 2.311ns (43.363%)  route 3.018ns (56.637%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.699    -2.292    u_memory_w_r/CLK
    SLICE_X6Y118         FDCE                                         r  u_memory_w_r/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518    -1.774 f  u_memory_w_r/cnt_reg[23]/Q
                         net (fo=2, routed)           0.817    -0.957    u_memory_w_r/cnt_reg[23]
    SLICE_X7Y117         LUT4 (Prop_lut4_I0_O)        0.124    -0.833 r  u_memory_w_r/addra[3]_i_6/O
                         net (fo=1, routed)           1.124     0.291    u_memory_w_r/addra[3]_i_6_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.415 r  u_memory_w_r/addra[3]_i_3/O
                         net (fo=12, routed)          1.077     1.492    u_memory_w_r/addra[3]_i_3_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     1.616 r  u_memory_w_r/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.616    u_memory_w_r/cnt[0]_i_4_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.129 r  u_memory_w_r/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.129    u_memory_w_r/cnt_reg[0]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.246 r  u_memory_w_r/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    u_memory_w_r/cnt_reg[4]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.363 r  u_memory_w_r/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    u_memory_w_r/cnt_reg[8]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.480 r  u_memory_w_r/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.480    u_memory_w_r/cnt_reg[12]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.597 r  u_memory_w_r/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    u_memory_w_r/cnt_reg[16]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.714 r  u_memory_w_r/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.714    u_memory_w_r/cnt_reg[20]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.037 r  u_memory_w_r/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.037    u_memory_w_r/cnt_reg[24]_i_1_n_6
    SLICE_X6Y119         FDCE                                         r  u_memory_w_r/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.579    98.095    u_memory_w_r/CLK
    SLICE_X6Y119         FDCE                                         r  u_memory_w_r/cnt_reg[25]/C
                         clock pessimism             -0.412    97.683    
                         clock uncertainty           -0.226    97.457    
    SLICE_X6Y119         FDCE (Setup_fdce_C_D)        0.109    97.566    u_memory_w_r/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         97.566    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 94.528    

Slack (MET) :             94.536ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.303ns (43.278%)  route 3.018ns (56.722%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.699    -2.292    u_memory_w_r/CLK
    SLICE_X6Y118         FDCE                                         r  u_memory_w_r/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518    -1.774 f  u_memory_w_r/cnt_reg[23]/Q
                         net (fo=2, routed)           0.817    -0.957    u_memory_w_r/cnt_reg[23]
    SLICE_X7Y117         LUT4 (Prop_lut4_I0_O)        0.124    -0.833 r  u_memory_w_r/addra[3]_i_6/O
                         net (fo=1, routed)           1.124     0.291    u_memory_w_r/addra[3]_i_6_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.415 r  u_memory_w_r/addra[3]_i_3/O
                         net (fo=12, routed)          1.077     1.492    u_memory_w_r/addra[3]_i_3_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     1.616 r  u_memory_w_r/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.616    u_memory_w_r/cnt[0]_i_4_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.129 r  u_memory_w_r/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.129    u_memory_w_r/cnt_reg[0]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.246 r  u_memory_w_r/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.246    u_memory_w_r/cnt_reg[4]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.363 r  u_memory_w_r/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    u_memory_w_r/cnt_reg[8]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.480 r  u_memory_w_r/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.480    u_memory_w_r/cnt_reg[12]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.597 r  u_memory_w_r/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    u_memory_w_r/cnt_reg[16]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.714 r  u_memory_w_r/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.714    u_memory_w_r/cnt_reg[20]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.029 r  u_memory_w_r/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.029    u_memory_w_r/cnt_reg[24]_i_1_n_4
    SLICE_X6Y119         FDCE                                         r  u_memory_w_r/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.579    98.095    u_memory_w_r/CLK
    SLICE_X6Y119         FDCE                                         r  u_memory_w_r/cnt_reg[27]/C
                         clock pessimism             -0.412    97.683    
                         clock uncertainty           -0.226    97.457    
    SLICE_X6Y119         FDCE (Setup_fdce_C_D)        0.109    97.566    u_memory_w_r/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         97.566    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 94.536    

Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/addra_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 0.890ns (18.242%)  route 3.989ns (81.758%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 98.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.699    -2.292    u_memory_w_r/CLK
    SLICE_X6Y118         FDCE                                         r  u_memory_w_r/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518    -1.774 r  u_memory_w_r/cnt_reg[23]/Q
                         net (fo=2, routed)           0.817    -0.957    u_memory_w_r/cnt_reg[23]
    SLICE_X7Y117         LUT4 (Prop_lut4_I0_O)        0.124    -0.833 f  u_memory_w_r/addra[3]_i_6/O
                         net (fo=1, routed)           1.124     0.291    u_memory_w_r/addra[3]_i_6_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.415 f  u_memory_w_r/addra[3]_i_3/O
                         net (fo=12, routed)          1.366     1.781    u_memory_w_r/addra[3]_i_3_n_0
    SLICE_X8Y116         LUT3 (Prop_lut3_I2_O)        0.124     1.905 r  u_memory_w_r/addra[3]_i_1/O
                         net (fo=42, routed)          0.682     2.587    u_memory_w_r/addra[3]_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/addra_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.505    98.021    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/addra_reg[0]/C
                         clock pessimism             -0.429    97.592    
                         clock uncertainty           -0.226    97.366    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169    97.197    u_memory_w_r/addra_reg[0]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                 94.610    

Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/addra_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 0.890ns (18.242%)  route 3.989ns (81.758%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 98.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.699    -2.292    u_memory_w_r/CLK
    SLICE_X6Y118         FDCE                                         r  u_memory_w_r/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518    -1.774 r  u_memory_w_r/cnt_reg[23]/Q
                         net (fo=2, routed)           0.817    -0.957    u_memory_w_r/cnt_reg[23]
    SLICE_X7Y117         LUT4 (Prop_lut4_I0_O)        0.124    -0.833 f  u_memory_w_r/addra[3]_i_6/O
                         net (fo=1, routed)           1.124     0.291    u_memory_w_r/addra[3]_i_6_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.415 f  u_memory_w_r/addra[3]_i_3/O
                         net (fo=12, routed)          1.366     1.781    u_memory_w_r/addra[3]_i_3_n_0
    SLICE_X8Y116         LUT3 (Prop_lut3_I2_O)        0.124     1.905 r  u_memory_w_r/addra[3]_i_1/O
                         net (fo=42, routed)          0.682     2.587    u_memory_w_r/addra[3]_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/addra_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.505    98.021    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/addra_reg[3]/C
                         clock pessimism             -0.429    97.592    
                         clock uncertainty           -0.226    97.366    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169    97.197    u_memory_w_r/addra_reg[3]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                 94.610    

Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/dina_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 0.890ns (18.242%)  route 3.989ns (81.758%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 98.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.699    -2.292    u_memory_w_r/CLK
    SLICE_X6Y118         FDCE                                         r  u_memory_w_r/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518    -1.774 r  u_memory_w_r/cnt_reg[23]/Q
                         net (fo=2, routed)           0.817    -0.957    u_memory_w_r/cnt_reg[23]
    SLICE_X7Y117         LUT4 (Prop_lut4_I0_O)        0.124    -0.833 f  u_memory_w_r/addra[3]_i_6/O
                         net (fo=1, routed)           1.124     0.291    u_memory_w_r/addra[3]_i_6_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.415 f  u_memory_w_r/addra[3]_i_3/O
                         net (fo=12, routed)          1.366     1.781    u_memory_w_r/addra[3]_i_3_n_0
    SLICE_X8Y116         LUT3 (Prop_lut3_I2_O)        0.124     1.905 r  u_memory_w_r/addra[3]_i_1/O
                         net (fo=42, routed)          0.682     2.587    u_memory_w_r/addra[3]_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.505    98.021    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[13]/C
                         clock pessimism             -0.429    97.592    
                         clock uncertainty           -0.226    97.366    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169    97.197    u_memory_w_r/dina_reg[13]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                 94.610    

Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/dina_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 0.890ns (18.242%)  route 3.989ns (81.758%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 98.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.699    -2.292    u_memory_w_r/CLK
    SLICE_X6Y118         FDCE                                         r  u_memory_w_r/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518    -1.774 r  u_memory_w_r/cnt_reg[23]/Q
                         net (fo=2, routed)           0.817    -0.957    u_memory_w_r/cnt_reg[23]
    SLICE_X7Y117         LUT4 (Prop_lut4_I0_O)        0.124    -0.833 f  u_memory_w_r/addra[3]_i_6/O
                         net (fo=1, routed)           1.124     0.291    u_memory_w_r/addra[3]_i_6_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.415 f  u_memory_w_r/addra[3]_i_3/O
                         net (fo=12, routed)          1.366     1.781    u_memory_w_r/addra[3]_i_3_n_0
    SLICE_X8Y116         LUT3 (Prop_lut3_I2_O)        0.124     1.905 r  u_memory_w_r/addra[3]_i_1/O
                         net (fo=42, routed)          0.682     2.587    u_memory_w_r/addra[3]_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.505    98.021    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[14]/C
                         clock pessimism             -0.429    97.592    
                         clock uncertainty           -0.226    97.366    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169    97.197    u_memory_w_r/dina_reg[14]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                 94.610    

Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/dina_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 0.890ns (18.242%)  route 3.989ns (81.758%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 98.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.699    -2.292    u_memory_w_r/CLK
    SLICE_X6Y118         FDCE                                         r  u_memory_w_r/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518    -1.774 r  u_memory_w_r/cnt_reg[23]/Q
                         net (fo=2, routed)           0.817    -0.957    u_memory_w_r/cnt_reg[23]
    SLICE_X7Y117         LUT4 (Prop_lut4_I0_O)        0.124    -0.833 f  u_memory_w_r/addra[3]_i_6/O
                         net (fo=1, routed)           1.124     0.291    u_memory_w_r/addra[3]_i_6_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.415 f  u_memory_w_r/addra[3]_i_3/O
                         net (fo=12, routed)          1.366     1.781    u_memory_w_r/addra[3]_i_3_n_0
    SLICE_X8Y116         LUT3 (Prop_lut3_I2_O)        0.124     1.905 r  u_memory_w_r/addra[3]_i_1/O
                         net (fo=42, routed)          0.682     2.587    u_memory_w_r/addra[3]_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.505    98.021    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[1]/C
                         clock pessimism             -0.429    97.592    
                         clock uncertainty           -0.226    97.366    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169    97.197    u_memory_w_r/dina_reg[1]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                 94.610    

Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/dina_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 0.890ns (18.242%)  route 3.989ns (81.758%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 98.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.699    -2.292    u_memory_w_r/CLK
    SLICE_X6Y118         FDCE                                         r  u_memory_w_r/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518    -1.774 r  u_memory_w_r/cnt_reg[23]/Q
                         net (fo=2, routed)           0.817    -0.957    u_memory_w_r/cnt_reg[23]
    SLICE_X7Y117         LUT4 (Prop_lut4_I0_O)        0.124    -0.833 f  u_memory_w_r/addra[3]_i_6/O
                         net (fo=1, routed)           1.124     0.291    u_memory_w_r/addra[3]_i_6_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.415 f  u_memory_w_r/addra[3]_i_3/O
                         net (fo=12, routed)          1.366     1.781    u_memory_w_r/addra[3]_i_3_n_0
    SLICE_X8Y116         LUT3 (Prop_lut3_I2_O)        0.124     1.905 r  u_memory_w_r/addra[3]_i_1/O
                         net (fo=42, routed)          0.682     2.587    u_memory_w_r/addra[3]_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.505    98.021    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[3]/C
                         clock pessimism             -0.429    97.592    
                         clock uncertainty           -0.226    97.366    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169    97.197    u_memory_w_r/dina_reg[3]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                 94.610    

Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/dina_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 0.890ns (18.242%)  route 3.989ns (81.758%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 98.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.699    -2.292    u_memory_w_r/CLK
    SLICE_X6Y118         FDCE                                         r  u_memory_w_r/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518    -1.774 r  u_memory_w_r/cnt_reg[23]/Q
                         net (fo=2, routed)           0.817    -0.957    u_memory_w_r/cnt_reg[23]
    SLICE_X7Y117         LUT4 (Prop_lut4_I0_O)        0.124    -0.833 f  u_memory_w_r/addra[3]_i_6/O
                         net (fo=1, routed)           1.124     0.291    u_memory_w_r/addra[3]_i_6_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.415 f  u_memory_w_r/addra[3]_i_3/O
                         net (fo=12, routed)          1.366     1.781    u_memory_w_r/addra[3]_i_3_n_0
    SLICE_X8Y116         LUT3 (Prop_lut3_I2_O)        0.124     1.905 r  u_memory_w_r/addra[3]_i_1/O
                         net (fo=42, routed)          0.682     2.587    u_memory_w_r/addra[3]_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.505    98.021    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[4]/C
                         clock pessimism             -0.429    97.592    
                         clock uncertainty           -0.226    97.366    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169    97.197    u_memory_w_r/dina_reg[4]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                 94.610    

Slack (MET) :             94.610ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/light_status_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 0.890ns (18.242%)  route 3.989ns (81.758%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 98.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.699    -2.292    u_memory_w_r/CLK
    SLICE_X6Y118         FDCE                                         r  u_memory_w_r/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.518    -1.774 r  u_memory_w_r/cnt_reg[23]/Q
                         net (fo=2, routed)           0.817    -0.957    u_memory_w_r/cnt_reg[23]
    SLICE_X7Y117         LUT4 (Prop_lut4_I0_O)        0.124    -0.833 f  u_memory_w_r/addra[3]_i_6/O
                         net (fo=1, routed)           1.124     0.291    u_memory_w_r/addra[3]_i_6_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.415 f  u_memory_w_r/addra[3]_i_3/O
                         net (fo=12, routed)          1.366     1.781    u_memory_w_r/addra[3]_i_3_n_0
    SLICE_X8Y116         LUT3 (Prop_lut3_I2_O)        0.124     1.905 r  u_memory_w_r/addra[3]_i_1/O
                         net (fo=42, routed)          0.682     2.587    u_memory_w_r/addra[3]_i_1_n_0
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/light_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          1.505    98.021    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/light_status_reg[14]/C
                         clock pessimism             -0.429    97.592    
                         clock uncertainty           -0.226    97.366    
    SLICE_X8Y115         FDCE (Setup_fdce_C_CE)      -0.169    97.197    u_memory_w_r/light_status_reg[14]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                 94.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.164    -0.320 r  u_memory_w_r/addra_reg[0]/Q
                         net (fo=2, routed)           0.216    -0.103    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.877    -0.214    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.428    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.245    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.972%)  route 0.218ns (57.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.164    -0.320 r  u_memory_w_r/addra_reg[3]/Q
                         net (fo=2, routed)           0.218    -0.102    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.875    -0.216    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.430    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.247    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.953%)  route 0.218ns (57.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.164    -0.320 r  u_memory_w_r/addra_reg[0]/Q
                         net (fo=2, routed)           0.218    -0.102    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.875    -0.216    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.430    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.247    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_memory_w_r/light_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/light_status_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.537%)  route 0.122ns (46.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X9Y115         FDCE                                         r  u_memory_w_r/light_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  u_memory_w_r/light_status_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.220    u_memory_w_r/light_status[10]
    SLICE_X11Y115        FDCE                                         r  u_memory_w_r/light_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.836    -0.255    u_memory_w_r/CLK
    SLICE_X11Y115        FDCE                                         r  u_memory_w_r/light_status_reg[11]/C
                         clock pessimism             -0.193    -0.449    
    SLICE_X11Y115        FDCE (Hold_fdce_C_D)         0.066    -0.383    u_memory_w_r/light_status_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.604%)  route 0.266ns (65.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X9Y114         FDCE                                         r  u_memory_w_r/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  u_memory_w_r/addra_reg[2]/Q
                         net (fo=2, routed)           0.266    -0.076    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.877    -0.214    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.428    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.245    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.472%)  route 0.268ns (65.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X9Y114         FDCE                                         r  u_memory_w_r/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  u_memory_w_r/addra_reg[2]/Q
                         net (fo=2, routed)           0.268    -0.075    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.875    -0.216    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.430    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.247    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_memory_w_r/dina_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.040%)  route 0.400ns (73.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X9Y115         FDCE                                         r  u_memory_w_r/dina_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  u_memory_w_r/dina_reg[5]/Q
                         net (fo=1, routed)           0.400     0.058    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.875    -0.216    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.430    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.134    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_memory_w_r/light_status_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/dina_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X11Y115        FDCE                                         r  u_memory_w_r/light_status_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  u_memory_w_r/light_status_reg[12]/Q
                         net (fo=2, routed)           0.125    -0.217    u_memory_w_r/light_status[12]
    SLICE_X11Y115        FDCE                                         r  u_memory_w_r/dina_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.836    -0.255    u_memory_w_r/CLK
    SLICE_X11Y115        FDCE                                         r  u_memory_w_r/dina_reg[12]/C
                         clock pessimism             -0.228    -0.484    
    SLICE_X11Y115        FDCE (Hold_fdce_C_D)         0.070    -0.414    u_memory_w_r/dina_reg[12]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_memory_w_r/light_status_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/dina_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.148ns (67.499%)  route 0.071ns (32.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/light_status_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148    -0.336 r  u_memory_w_r/light_status_reg[14]/Q
                         net (fo=2, routed)           0.071    -0.264    u_memory_w_r/light_status[14]
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.836    -0.255    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/dina_reg[14]/C
                         clock pessimism             -0.228    -0.484    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.023    -0.461    u_memory_w_r/dina_reg[14]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.225%)  route 0.277ns (62.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X8Y115         FDCE                                         r  u_memory_w_r/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.164    -0.320 r  u_memory_w_r/addra_reg[3]/Q
                         net (fo=2, routed)           0.277    -0.043    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=90, routed)          0.877    -0.214    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.428    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.245    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk_div/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y46    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y46    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   u_clk_div/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X9Y113    u_memory_w_r/FSM_sequential_status_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y115    u_memory_w_r/addra_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X9Y114    u_memory_w_r/addra_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X9Y114    u_memory_w_r/addra_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y115    u_memory_w_r/addra_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X6Y113    u_memory_w_r/cnt_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y113    u_memory_w_r/FSM_sequential_status_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y113    u_memory_w_r/FSM_sequential_status_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y115    u_memory_w_r/addra_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y114    u_memory_w_r/addra_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y114    u_memory_w_r/addra_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y114    u_memory_w_r/addra_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y114    u_memory_w_r/addra_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y115    u_memory_w_r/addra_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y113    u_memory_w_r/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y115    u_memory_w_r/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y115    u_memory_w_r/addra_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y115    u_memory_w_r/addra_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y113    u_memory_w_r/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116    u_memory_w_r/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116    u_memory_w_r/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116    u_memory_w_r/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116    u_memory_w_r/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116    u_memory_w_r/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116    u_memory_w_r/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116    u_memory_w_r/cnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_div/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   u_clk_div/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBOUT



