QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_intc_v4_1_17 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_intc_v4_1_17 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:09 on Jul 13,2023
vcom -64 -93 -work axi_intc_v4_1_17 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_intc_v4_1_17/.cxl.vhdl.axi_intc_v4_1_17.axi_intc_v4_1_17.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity double_synchronizer
-- Compiling architecture RTL of double_synchronizer
-- Compiling entity shared_ram_ivar
-- Compiling architecture byte_data_ram_a of shared_ram_ivar
-- Compiling entity pulse_synchronizer
-- Compiling architecture RTL of pulse_synchronizer
-- Loading entity double_synchronizer
-- Loading package MATH_REAL
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity intc_core
-- Compiling architecture imp of intc_core
-- Loading entity pulse_synchronizer
-- Loading entity shared_ram_ivar
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity intc_core
-- Compiling entity axi_intc
-- Compiling architecture imp of axi_intc
End time: 11:35:10 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
