# RISC-V-32-bit-pipeline-Processor
This project implements a 5-stage pipelined RISC-V processor based on the RV32I base integer instruction set, designed from scratch using Verilog HDL.
