{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710201897263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710201897264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 01:04:57 2024 " "Processing started: Tue Mar 12 01:04:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710201897264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710201897264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spirit_level_cyc1000 -c spirit_level_cyc1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off spirit_level_cyc1000 -c spirit_level_cyc1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710201897264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710201897908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710201897909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spirit_level_cyc1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spirit_level_cyc1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPIRIT_LEVEL_CYC1000-RTL " "Found design unit 1: SPIRIT_LEVEL_CYC1000-RTL" {  } { { "spirit_level_cyc1000.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spirit_level_cyc1000.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710201910688 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPIRIT_LEVEL_CYC1000 " "Found entity 1: SPIRIT_LEVEL_CYC1000" {  } { { "spirit_level_cyc1000.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spirit_level_cyc1000.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710201910688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710201910688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rst_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RST_SYNC-RTL " "Found design unit 1: RST_SYNC-RTL" {  } { { "rst_sync.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/rst_sync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710201910690 ""} { "Info" "ISGN_ENTITY_NAME" "1 RST_SYNC " "Found entity 1: RST_SYNC" {  } { { "rst_sync.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/rst_sync.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710201910690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710201910690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_MASTER-RTL " "Found design unit 1: SPI_MASTER-RTL" {  } { { "spi_master.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spi_master.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710201910693 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER " "Found entity 1: SPI_MASTER" {  } { { "spi_master.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spi_master.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710201910693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710201910693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spirit_level_cyc1000 " "Elaborating entity \"spirit_level_cyc1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710201910751 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_master.vhd(33) " "VHDL Subtype or Type Declaration warning at spi_master.vhd(33): subtype or type has null range" {  } { { "spi_master.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spi_master.vhd" 33 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710201910754 "|spirit_level_cyc1000"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spirit_level_cyc1000.vhd(73) " "VHDL warning at spirit_level_cyc1000.vhd(73): ignored assignment of value to null range" {  } { { "spirit_level_cyc1000.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spirit_level_cyc1000.vhd" 73 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1710201910754 "|spirit_level_cyc1000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_SYNC RST_SYNC:rst_sync_i " "Elaborating entity \"RST_SYNC\" for hierarchy \"RST_SYNC:rst_sync_i\"" {  } { { "spirit_level_cyc1000.vhd" "rst_sync_i" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spirit_level_cyc1000.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710201910770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER SPI_MASTER:spi_master_i " "Elaborating entity \"SPI_MASTER\" for hierarchy \"SPI_MASTER:spi_master_i\"" {  } { { "spirit_level_cyc1000.vhd" "spi_master_i" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spirit_level_cyc1000.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710201910786 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_master.vhd(33) " "VHDL Subtype or Type Declaration warning at spi_master.vhd(33): subtype or type has null range" {  } { { "spi_master.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spi_master.vhd" 33 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710201910787 "|spirit_level_cyc1000|SPI_MASTER:spi_master_i"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_master.vhd(52) " "VHDL Subtype or Type Declaration warning at spi_master.vhd(52): subtype or type has null range" {  } { { "spi_master.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spi_master.vhd" 52 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710201910788 "|spirit_level_cyc1000|SPI_MASTER:spi_master_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg spi_master.vhd(52) " "Verilog HDL or VHDL warning at spi_master.vhd(52): object \"addr_reg\" assigned a value but never read" {  } { { "spi_master.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spi_master.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710201910789 "|spirit_level_cyc1000|SPI_MASTER:spi_master_i"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spi_master.vhd(137) " "VHDL warning at spi_master.vhd(137): ignored assignment of value to null range" {  } { { "spi_master.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spi_master.vhd" 137 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1710201910789 "|spirit_level_cyc1000|SPI_MASTER:spi_master_i"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spi_master.vhd(139) " "VHDL warning at spi_master.vhd(139): ignored assignment of value to null range" {  } { { "spi_master.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/spi_master.vhd" 139 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1710201910790 "|spirit_level_cyc1000|SPI_MASTER:spi_master_i"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rst_sync.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/rst_sync.vhd" 27 -1 0 } } { "rst_sync.vhd" "" { Text "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/spirit_level/rst_sync.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710201911433 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710201911433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710201911563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710201912260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710201912260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710201912328 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710201912328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710201912328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710201912328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710201912358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 01:05:12 2024 " "Processing ended: Tue Mar 12 01:05:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710201912358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710201912358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710201912358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710201912358 ""}
