$date
	Mon Mar  3 23:29:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var wire 1 ! done $end
$var wire 1 " counting $end
$var wire 1 # count $end
$var reg 1 $ ack $end
$var reg 1 % clk $end
$var reg 1 & data $end
$var reg 1 ' reset $end
$scope module dut $end
$var wire 1 $ ack $end
$var wire 1 % clk $end
$var wire 1 & data $end
$var wire 1 ' reset $end
$var reg 4 ( count [3:0] $end
$var reg 1 " counting $end
$var reg 2 ) current_state [1:0] $end
$var reg 14 * cycle_counter [13:0] $end
$var reg 4 + delay [3:0] $end
$var reg 4 , delay_shift_reg [3:0] $end
$var reg 1 ! done $end
$var reg 2 - next_state [1:0] $end
$var reg 1 . pattern_detected $end
$var reg 4 / pattern_shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx /
x.
bx -
bx ,
bx +
bx *
bx )
bx (
1'
0&
0%
0$
x#
x"
x!
$end
#5000
0.
b0 -
b0 ,
b0 /
b0 *
0!
0"
b0 )
1%
#10000
0%
#15000
1%
#20000
0%
1&
0'
#25000
1%
#30000
0%
1$
0&
#35000
1%
#40000
0%
0$
#45000
1%
#50000
0%
#55000
1%
#60000
0%
#65000
1%
#70000
0%
#75000
1%
#80000
0%
#85000
1%
#90000
0%
