vhdtdtfi -lib work E:/KRSSG/FPGA/programs/revised/pid_trial.v -lang verilog -prj revised -o pid.spl -module pid -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 pid.spl E:/KRSSG/FPGA/programs/revised/pid.sym 
