
manipulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006690  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08006820  08006820  00016820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068f0  080068f0  000200d8  2**0
                  CONTENTS
  4 .ARM          00000008  080068f0  080068f0  000168f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080068f8  080068f8  000200d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068f8  080068f8  000168f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080068fc  080068fc  000168fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  08006900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  200000d8  080069d8  000200d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  080069d8  00020374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000186e9  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000305f  00000000  00000000  000387f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014e0  00000000  00000000  0003b850  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001338  00000000  00000000  0003cd30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a993  00000000  00000000  0003e068  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001248b  00000000  00000000  000689fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001019ac  00000000  00000000  0007ae86  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017c832  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058a0  00000000  00000000  0017c8b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006808 	.word	0x08006808

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	08006808 	.word	0x08006808

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08c      	sub	sp, #48	; 0x30
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000586:	4b91      	ldr	r3, [pc, #580]	; (80007cc <MX_GPIO_Init+0x25c>)
 8000588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800058a:	4a90      	ldr	r2, [pc, #576]	; (80007cc <MX_GPIO_Init+0x25c>)
 800058c:	f043 0310 	orr.w	r3, r3, #16
 8000590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000592:	4b8e      	ldr	r3, [pc, #568]	; (80007cc <MX_GPIO_Init+0x25c>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000596:	f003 0310 	and.w	r3, r3, #16
 800059a:	61bb      	str	r3, [r7, #24]
 800059c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059e:	4b8b      	ldr	r3, [pc, #556]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a2:	4a8a      	ldr	r2, [pc, #552]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005a4:	f043 0304 	orr.w	r3, r3, #4
 80005a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005aa:	4b88      	ldr	r3, [pc, #544]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ae:	f003 0304 	and.w	r3, r3, #4
 80005b2:	617b      	str	r3, [r7, #20]
 80005b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005b6:	4b85      	ldr	r3, [pc, #532]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ba:	4a84      	ldr	r2, [pc, #528]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005c2:	4b82      	ldr	r3, [pc, #520]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ca:	613b      	str	r3, [r7, #16]
 80005cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ce:	4b7f      	ldr	r3, [pc, #508]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005d2:	4a7e      	ldr	r2, [pc, #504]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005d4:	f043 0301 	orr.w	r3, r3, #1
 80005d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005da:	4b7c      	ldr	r3, [pc, #496]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005de:	f003 0301 	and.w	r3, r3, #1
 80005e2:	60fb      	str	r3, [r7, #12]
 80005e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e6:	4b79      	ldr	r3, [pc, #484]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ea:	4a78      	ldr	r2, [pc, #480]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005ec:	f043 0302 	orr.w	r3, r3, #2
 80005f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005f2:	4b76      	ldr	r3, [pc, #472]	; (80007cc <MX_GPIO_Init+0x25c>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f6:	f003 0302 	and.w	r3, r3, #2
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005fe:	4b73      	ldr	r3, [pc, #460]	; (80007cc <MX_GPIO_Init+0x25c>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000602:	4a72      	ldr	r2, [pc, #456]	; (80007cc <MX_GPIO_Init+0x25c>)
 8000604:	f043 0308 	orr.w	r3, r3, #8
 8000608:	64d3      	str	r3, [r2, #76]	; 0x4c
 800060a:	4b70      	ldr	r3, [pc, #448]	; (80007cc <MX_GPIO_Init+0x25c>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060e:	f003 0308 	and.w	r3, r3, #8
 8000612:	607b      	str	r3, [r7, #4]
 8000614:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000616:	2200      	movs	r2, #0
 8000618:	f240 1109 	movw	r1, #265	; 0x109
 800061c:	486c      	ldr	r0, [pc, #432]	; (80007d0 <MX_GPIO_Init+0x260>)
 800061e:	f002 fbc5 	bl	8002dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	210c      	movs	r1, #12
 8000626:	486b      	ldr	r0, [pc, #428]	; (80007d4 <MX_GPIO_Init+0x264>)
 8000628:	f002 fbc0 	bl	8002dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 8000632:	4869      	ldr	r0, [pc, #420]	; (80007d8 <MX_GPIO_Init+0x268>)
 8000634:	f002 fbba 	bl	8002dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	2180      	movs	r1, #128	; 0x80
 800063c:	4867      	ldr	r0, [pc, #412]	; (80007dc <MX_GPIO_Init+0x26c>)
 800063e:	f002 fbb5 	bl	8002dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8000642:	2308      	movs	r3, #8
 8000644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000646:	2301      	movs	r3, #1
 8000648:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	2300      	movs	r3, #0
 800064c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800064e:	2302      	movs	r3, #2
 8000650:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8000652:	f107 031c 	add.w	r3, r7, #28
 8000656:	4619      	mov	r1, r3
 8000658:	485d      	ldr	r0, [pc, #372]	; (80007d0 <MX_GPIO_Init+0x260>)
 800065a:	f002 f9e7 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 800065e:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000662:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000664:	4b5e      	ldr	r3, [pc, #376]	; (80007e0 <MX_GPIO_Init+0x270>)
 8000666:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800066c:	f107 031c 	add.w	r3, r7, #28
 8000670:	4619      	mov	r1, r3
 8000672:	4859      	ldr	r0, [pc, #356]	; (80007d8 <MX_GPIO_Init+0x268>)
 8000674:	f002 f9da 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8000678:	2307      	movs	r3, #7
 800067a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800067c:	2300      	movs	r3, #0
 800067e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000680:	2300      	movs	r3, #0
 8000682:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000684:	f107 031c 	add.w	r3, r7, #28
 8000688:	4619      	mov	r1, r3
 800068a:	4853      	ldr	r0, [pc, #332]	; (80007d8 <MX_GPIO_Init+0x268>)
 800068c:	f002 f9ce 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JOY_MIDDLE_Pin;
 8000690:	2301      	movs	r3, #1
 8000692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000694:	2300      	movs	r3, #0
 8000696:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000698:	2302      	movs	r3, #2
 800069a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(JOY_MIDDLE_GPIO_Port, &GPIO_InitStruct);
 800069c:	f107 031c 	add.w	r3, r7, #28
 80006a0:	4619      	mov	r1, r3
 80006a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006a6:	f002 f9c1 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 80006aa:	232e      	movs	r3, #46	; 0x2e
 80006ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ae:	2300      	movs	r3, #0
 80006b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b6:	f107 031c 	add.w	r3, r7, #28
 80006ba:	4619      	mov	r1, r3
 80006bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c0:	f002 f9b4 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 80006c4:	2310      	movs	r3, #16
 80006c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006c8:	4b45      	ldr	r3, [pc, #276]	; (80007e0 <MX_GPIO_Init+0x270>)
 80006ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006cc:	2300      	movs	r3, #0
 80006ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 80006d0:	f107 031c 	add.w	r3, r7, #28
 80006d4:	4619      	mov	r1, r3
 80006d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006da:	f002 f9a7 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 80006de:	2304      	movs	r3, #4
 80006e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e2:	2301      	movs	r3, #1
 80006e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006e6:	2301      	movs	r3, #1
 80006e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006ea:	2303      	movs	r3, #3
 80006ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 80006ee:	f107 031c 	add.w	r3, r7, #28
 80006f2:	4619      	mov	r1, r3
 80006f4:	4837      	ldr	r0, [pc, #220]	; (80007d4 <MX_GPIO_Init+0x264>)
 80006f6:	f002 f999 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 80006fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000700:	2301      	movs	r3, #1
 8000702:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000704:	2301      	movs	r3, #1
 8000706:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000708:	2303      	movs	r3, #3
 800070a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 800070c:	f107 031c 	add.w	r3, r7, #28
 8000710:	4619      	mov	r1, r3
 8000712:	482f      	ldr	r0, [pc, #188]	; (80007d0 <MX_GPIO_Init+0x260>)
 8000714:	f002 f98a 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000718:	f44f 7300 	mov.w	r3, #512	; 0x200
 800071c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071e:	2301      	movs	r3, #1
 8000720:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000722:	2300      	movs	r3, #0
 8000724:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000726:	2303      	movs	r3, #3
 8000728:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800072a:	f107 031c 	add.w	r3, r7, #28
 800072e:	4619      	mov	r1, r3
 8000730:	4829      	ldr	r0, [pc, #164]	; (80007d8 <MX_GPIO_Init+0x268>)
 8000732:	f002 f97b 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000736:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800073a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073c:	2301      	movs	r3, #1
 800073e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000744:	2300      	movs	r3, #0
 8000746:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000748:	f107 031c 	add.w	r3, r7, #28
 800074c:	4619      	mov	r1, r3
 800074e:	4822      	ldr	r0, [pc, #136]	; (80007d8 <MX_GPIO_Init+0x268>)
 8000750:	f002 f96c 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000754:	2380      	movs	r3, #128	; 0x80
 8000756:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000758:	2301      	movs	r3, #1
 800075a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000760:	2303      	movs	r3, #3
 8000762:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8000764:	f107 031c 	add.w	r3, r7, #28
 8000768:	4619      	mov	r1, r3
 800076a:	481c      	ldr	r0, [pc, #112]	; (80007dc <MX_GPIO_Init+0x26c>)
 800076c:	f002 f95e 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 8000770:	2308      	movs	r3, #8
 8000772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000774:	2301      	movs	r3, #1
 8000776:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000778:	2300      	movs	r3, #0
 800077a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077c:	2300      	movs	r3, #0
 800077e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 8000780:	f107 031c 	add.w	r3, r7, #28
 8000784:	4619      	mov	r1, r3
 8000786:	4813      	ldr	r0, [pc, #76]	; (80007d4 <MX_GPIO_Init+0x264>)
 8000788:	f002 f950 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 800078c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000790:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000792:	4b13      	ldr	r3, [pc, #76]	; (80007e0 <MX_GPIO_Init+0x270>)
 8000794:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	2300      	movs	r3, #0
 8000798:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	4619      	mov	r1, r3
 80007a0:	480c      	ldr	r0, [pc, #48]	; (80007d4 <MX_GPIO_Init+0x264>)
 80007a2:	f002 f943 	bl	8002a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 80007a6:	2301      	movs	r3, #1
 80007a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007aa:	2301      	movs	r3, #1
 80007ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
 80007b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b2:	2300      	movs	r3, #0
 80007b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 80007b6:	f107 031c 	add.w	r3, r7, #28
 80007ba:	4619      	mov	r1, r3
 80007bc:	4804      	ldr	r0, [pc, #16]	; (80007d0 <MX_GPIO_Init+0x260>)
 80007be:	f002 f935 	bl	8002a2c <HAL_GPIO_Init>

}
 80007c2:	bf00      	nop
 80007c4:	3730      	adds	r7, #48	; 0x30
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40021000 	.word	0x40021000
 80007d0:	48001000 	.word	0x48001000
 80007d4:	48000400 	.word	0x48000400
 80007d8:	48000800 	.word	0x48000800
 80007dc:	48000c00 	.word	0x48000c00
 80007e0:	10120000 	.word	0x10120000

080007e4 <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0

  hlcd.Instance = LCD;
 80007e8:	4b18      	ldr	r3, [pc, #96]	; (800084c <MX_LCD_Init+0x68>)
 80007ea:	4a19      	ldr	r2, [pc, #100]	; (8000850 <MX_LCD_Init+0x6c>)
 80007ec:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80007ee:	4b17      	ldr	r3, [pc, #92]	; (800084c <MX_LCD_Init+0x68>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80007f4:	4b15      	ldr	r3, [pc, #84]	; (800084c <MX_LCD_Init+0x68>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80007fa:	4b14      	ldr	r3, [pc, #80]	; (800084c <MX_LCD_Init+0x68>)
 80007fc:	220c      	movs	r2, #12
 80007fe:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000800:	4b12      	ldr	r3, [pc, #72]	; (800084c <MX_LCD_Init+0x68>)
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8000806:	4b11      	ldr	r3, [pc, #68]	; (800084c <MX_LCD_Init+0x68>)
 8000808:	2200      	movs	r2, #0
 800080a:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 800080c:	4b0f      	ldr	r3, [pc, #60]	; (800084c <MX_LCD_Init+0x68>)
 800080e:	2200      	movs	r2, #0
 8000810:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8000812:	4b0e      	ldr	r3, [pc, #56]	; (800084c <MX_LCD_Init+0x68>)
 8000814:	2200      	movs	r2, #0
 8000816:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000818:	4b0c      	ldr	r3, [pc, #48]	; (800084c <MX_LCD_Init+0x68>)
 800081a:	2200      	movs	r2, #0
 800081c:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800081e:	4b0b      	ldr	r3, [pc, #44]	; (800084c <MX_LCD_Init+0x68>)
 8000820:	2200      	movs	r2, #0
 8000822:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000824:	4b09      	ldr	r3, [pc, #36]	; (800084c <MX_LCD_Init+0x68>)
 8000826:	2200      	movs	r2, #0
 8000828:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800082a:	4b08      	ldr	r3, [pc, #32]	; (800084c <MX_LCD_Init+0x68>)
 800082c:	2200      	movs	r2, #0
 800082e:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8000830:	4b06      	ldr	r3, [pc, #24]	; (800084c <MX_LCD_Init+0x68>)
 8000832:	2200      	movs	r2, #0
 8000834:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000836:	4805      	ldr	r0, [pc, #20]	; (800084c <MX_LCD_Init+0x68>)
 8000838:	f002 fad0 	bl	8002ddc <HAL_LCD_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8000842:	f000 fa8b 	bl	8000d5c <Error_Handler>
  }

}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	2000016c 	.word	0x2000016c
 8000850:	40002400 	.word	0x40002400

08000854 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b08c      	sub	sp, #48	; 0x30
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]
  if(lcdHandle->Instance==LCD)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a44      	ldr	r2, [pc, #272]	; (8000984 <HAL_LCD_MspInit+0x130>)
 8000872:	4293      	cmp	r3, r2
 8000874:	f040 8081 	bne.w	800097a <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8000878:	4b43      	ldr	r3, [pc, #268]	; (8000988 <HAL_LCD_MspInit+0x134>)
 800087a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800087c:	4a42      	ldr	r2, [pc, #264]	; (8000988 <HAL_LCD_MspInit+0x134>)
 800087e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000882:	6593      	str	r3, [r2, #88]	; 0x58
 8000884:	4b40      	ldr	r3, [pc, #256]	; (8000988 <HAL_LCD_MspInit+0x134>)
 8000886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000888:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800088c:	61bb      	str	r3, [r7, #24]
 800088e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000890:	4b3d      	ldr	r3, [pc, #244]	; (8000988 <HAL_LCD_MspInit+0x134>)
 8000892:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000894:	4a3c      	ldr	r2, [pc, #240]	; (8000988 <HAL_LCD_MspInit+0x134>)
 8000896:	f043 0304 	orr.w	r3, r3, #4
 800089a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800089c:	4b3a      	ldr	r3, [pc, #232]	; (8000988 <HAL_LCD_MspInit+0x134>)
 800089e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a0:	f003 0304 	and.w	r3, r3, #4
 80008a4:	617b      	str	r3, [r7, #20]
 80008a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a8:	4b37      	ldr	r3, [pc, #220]	; (8000988 <HAL_LCD_MspInit+0x134>)
 80008aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ac:	4a36      	ldr	r2, [pc, #216]	; (8000988 <HAL_LCD_MspInit+0x134>)
 80008ae:	f043 0301 	orr.w	r3, r3, #1
 80008b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008b4:	4b34      	ldr	r3, [pc, #208]	; (8000988 <HAL_LCD_MspInit+0x134>)
 80008b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b8:	f003 0301 	and.w	r3, r3, #1
 80008bc:	613b      	str	r3, [r7, #16]
 80008be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c0:	4b31      	ldr	r3, [pc, #196]	; (8000988 <HAL_LCD_MspInit+0x134>)
 80008c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c4:	4a30      	ldr	r2, [pc, #192]	; (8000988 <HAL_LCD_MspInit+0x134>)
 80008c6:	f043 0302 	orr.w	r3, r3, #2
 80008ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008cc:	4b2e      	ldr	r3, [pc, #184]	; (8000988 <HAL_LCD_MspInit+0x134>)
 80008ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d0:	f003 0302 	and.w	r3, r3, #2
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d8:	4b2b      	ldr	r3, [pc, #172]	; (8000988 <HAL_LCD_MspInit+0x134>)
 80008da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008dc:	4a2a      	ldr	r2, [pc, #168]	; (8000988 <HAL_LCD_MspInit+0x134>)
 80008de:	f043 0308 	orr.w	r3, r3, #8
 80008e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008e4:	4b28      	ldr	r3, [pc, #160]	; (8000988 <HAL_LCD_MspInit+0x134>)
 80008e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e8:	f003 0308 	and.w	r3, r3, #8
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin
 80008f0:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80008f4:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f6:	2302      	movs	r3, #2
 80008f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000902:	230b      	movs	r3, #11
 8000904:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000906:	f107 031c 	add.w	r3, r7, #28
 800090a:	4619      	mov	r1, r3
 800090c:	481f      	ldr	r0, [pc, #124]	; (800098c <HAL_LCD_MspInit+0x138>)
 800090e:	f002 f88d 	bl	8002a2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin
 8000912:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000916:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000918:	2302      	movs	r3, #2
 800091a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000920:	2300      	movs	r3, #0
 8000922:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000924:	230b      	movs	r3, #11
 8000926:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000928:	f107 031c 	add.w	r3, r7, #28
 800092c:	4619      	mov	r1, r3
 800092e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000932:	f002 f87b 	bl	8002a2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 8000936:	f24f 2333 	movw	r3, #62003	; 0xf233
 800093a:	61fb      	str	r3, [r7, #28]
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093c:	2302      	movs	r3, #2
 800093e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000944:	2300      	movs	r3, #0
 8000946:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000948:	230b      	movs	r3, #11
 800094a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094c:	f107 031c 	add.w	r3, r7, #28
 8000950:	4619      	mov	r1, r3
 8000952:	480f      	ldr	r0, [pc, #60]	; (8000990 <HAL_LCD_MspInit+0x13c>)
 8000954:	f002 f86a 	bl	8002a2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 8000958:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800095c:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095e:	2302      	movs	r3, #2
 8000960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800096a:	230b      	movs	r3, #11
 800096c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	4619      	mov	r1, r3
 8000974:	4807      	ldr	r0, [pc, #28]	; (8000994 <HAL_LCD_MspInit+0x140>)
 8000976:	f002 f859 	bl	8002a2c <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 800097a:	bf00      	nop
 800097c:	3730      	adds	r7, #48	; 0x30
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40002400 	.word	0x40002400
 8000988:	40021000 	.word	0x40021000
 800098c:	48000800 	.word	0x48000800
 8000990:	48000400 	.word	0x48000400
 8000994:	48000c00 	.word	0x48000c00

08000998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800099c:	f001 fec2 	bl	8002724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a0:	f000 f94c 	bl	8000c3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009a4:	f7ff fde4 	bl	8000570 <MX_GPIO_Init>
  MX_LCD_Init();
 80009a8:	f7ff ff1c 	bl	80007e4 <MX_LCD_Init>
  MX_SPI2_Init();
 80009ac:	f000 f9de 	bl	8000d6c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80009b0:	f000 fc28 	bl	8001204 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80009b4:	f000 fb1a 	bl	8000fec <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 80009b8:	f001 f93c 	bl	8001c34 <BSP_LCD_GLASS_Init>
  BSP_COMPASS_Init();
 80009bc:	f001 f8a8 	bl	8001b10 <BSP_COMPASS_Init>
  //HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
  //HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
  //HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80009c0:	210c      	movs	r1, #12
 80009c2:	4893      	ldr	r0, [pc, #588]	; (8000c10 <main+0x278>)
 80009c4:	f003 fffc 	bl	80049c0 <HAL_TIM_PWM_Start>

	   /*
	    * accelerometer
	    */

	  	BSP_COMPASS_AccGetXYZ(pDataXYZ);
 80009c8:	4892      	ldr	r0, [pc, #584]	; (8000c14 <main+0x27c>)
 80009ca:	f001 f91b 	bl	8001c04 <BSP_COMPASS_AccGetXYZ>

	   /*
	    * LCD display
	    */

	  	last = HAL_GetTick();
 80009ce:	f001 ff19 	bl	8002804 <HAL_GetTick>
 80009d2:	4603      	mov	r3, r0
 80009d4:	461a      	mov	r2, r3
 80009d6:	4b90      	ldr	r3, [pc, #576]	; (8000c18 <main+0x280>)
 80009d8:	601a      	str	r2, [r3, #0]

	  	if(UP == GPIO_PIN_SET){odczyt[0] = 1;}
 80009da:	2108      	movs	r1, #8
 80009dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009e0:	f002 f9cc 	bl	8002d7c <HAL_GPIO_ReadPin>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b01      	cmp	r3, #1
 80009e8:	d102      	bne.n	80009f0 <main+0x58>
 80009ea:	4b8c      	ldr	r3, [pc, #560]	; (8000c1c <main+0x284>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	601a      	str	r2, [r3, #0]
	  		if(!(UP == GPIO_PIN_SET) && odczyt[0] == 1){
 80009f0:	2108      	movs	r1, #8
 80009f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009f6:	f002 f9c1 	bl	8002d7c <HAL_GPIO_ReadPin>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d01e      	beq.n	8000a3e <main+0xa6>
 8000a00:	4b86      	ldr	r3, [pc, #536]	; (8000c1c <main+0x284>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d11a      	bne.n	8000a3e <main+0xa6>
	  			odczyt[0] = 0;
 8000a08:	4b84      	ldr	r3, [pc, #528]	; (8000c1c <main+0x284>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
	  			current[0] = HAL_GetTick();
 8000a0e:	f001 fef9 	bl	8002804 <HAL_GetTick>
 8000a12:	4603      	mov	r3, r0
 8000a14:	461a      	mov	r2, r3
 8000a16:	4b82      	ldr	r3, [pc, #520]	; (8000c20 <main+0x288>)
 8000a18:	601a      	str	r2, [r3, #0]
	  			if((current[0] - last) < 50){
 8000a1a:	4b81      	ldr	r3, [pc, #516]	; (8000c20 <main+0x288>)
 8000a1c:	681a      	ldr	r2, [r3, #0]
 8000a1e:	4b7e      	ldr	r3, [pc, #504]	; (8000c18 <main+0x280>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	1ad3      	subs	r3, r2, r3
 8000a24:	2b31      	cmp	r3, #49	; 0x31
 8000a26:	dc0a      	bgt.n	8000a3e <main+0xa6>
	  				click++;
 8000a28:	4b7e      	ldr	r3, [pc, #504]	; (8000c24 <main+0x28c>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	3301      	adds	r3, #1
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	4b7c      	ldr	r3, [pc, #496]	; (8000c24 <main+0x28c>)
 8000a34:	701a      	strb	r2, [r3, #0]
	  				last = current[0];
 8000a36:	4b7a      	ldr	r3, [pc, #488]	; (8000c20 <main+0x288>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4a77      	ldr	r2, [pc, #476]	; (8000c18 <main+0x280>)
 8000a3c:	6013      	str	r3, [r2, #0]
	  			}
	  		}

	  	last = HAL_GetTick();
 8000a3e:	f001 fee1 	bl	8002804 <HAL_GetTick>
 8000a42:	4603      	mov	r3, r0
 8000a44:	461a      	mov	r2, r3
 8000a46:	4b74      	ldr	r3, [pc, #464]	; (8000c18 <main+0x280>)
 8000a48:	601a      	str	r2, [r3, #0]

		if(DOWN == GPIO_PIN_SET){odczyt[1] = 1;}
 8000a4a:	2120      	movs	r1, #32
 8000a4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a50:	f002 f994 	bl	8002d7c <HAL_GPIO_ReadPin>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d102      	bne.n	8000a60 <main+0xc8>
 8000a5a:	4b70      	ldr	r3, [pc, #448]	; (8000c1c <main+0x284>)
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	605a      	str	r2, [r3, #4]
			if(!(DOWN == GPIO_PIN_SET) && odczyt[1] == 1){
 8000a60:	2120      	movs	r1, #32
 8000a62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a66:	f002 f989 	bl	8002d7c <HAL_GPIO_ReadPin>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d01e      	beq.n	8000aae <main+0x116>
 8000a70:	4b6a      	ldr	r3, [pc, #424]	; (8000c1c <main+0x284>)
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d11a      	bne.n	8000aae <main+0x116>
				odczyt[1] = 0;
 8000a78:	4b68      	ldr	r3, [pc, #416]	; (8000c1c <main+0x284>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	605a      	str	r2, [r3, #4]
				current[1] = HAL_GetTick();
 8000a7e:	f001 fec1 	bl	8002804 <HAL_GetTick>
 8000a82:	4603      	mov	r3, r0
 8000a84:	461a      	mov	r2, r3
 8000a86:	4b66      	ldr	r3, [pc, #408]	; (8000c20 <main+0x288>)
 8000a88:	605a      	str	r2, [r3, #4]
				if((current[1] - last) < 50){
 8000a8a:	4b65      	ldr	r3, [pc, #404]	; (8000c20 <main+0x288>)
 8000a8c:	685a      	ldr	r2, [r3, #4]
 8000a8e:	4b62      	ldr	r3, [pc, #392]	; (8000c18 <main+0x280>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	1ad3      	subs	r3, r2, r3
 8000a94:	2b31      	cmp	r3, #49	; 0x31
 8000a96:	dc0a      	bgt.n	8000aae <main+0x116>
					click--;
 8000a98:	4b62      	ldr	r3, [pc, #392]	; (8000c24 <main+0x28c>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	3b01      	subs	r3, #1
 8000aa0:	b2da      	uxtb	r2, r3
 8000aa2:	4b60      	ldr	r3, [pc, #384]	; (8000c24 <main+0x28c>)
 8000aa4:	701a      	strb	r2, [r3, #0]
					last = current[1];
 8000aa6:	4b5e      	ldr	r3, [pc, #376]	; (8000c20 <main+0x288>)
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	4a5b      	ldr	r2, [pc, #364]	; (8000c18 <main+0x280>)
 8000aac:	6013      	str	r3, [r2, #0]
				}
			}

		BSP_LCD_GLASS_Clear();
 8000aae:	f001 f91f 	bl	8001cf0 <BSP_LCD_GLASS_Clear>
		switch(click%3){
 8000ab2:	4b5c      	ldr	r3, [pc, #368]	; (8000c24 <main+0x28c>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	b2da      	uxtb	r2, r3
 8000ab8:	4b5b      	ldr	r3, [pc, #364]	; (8000c28 <main+0x290>)
 8000aba:	fba3 1302 	umull	r1, r3, r3, r2
 8000abe:	0859      	lsrs	r1, r3, #1
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	440b      	add	r3, r1
 8000ac6:	1ad3      	subs	r3, r2, r3
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d00f      	beq.n	8000aee <main+0x156>
 8000ace:	2b02      	cmp	r3, #2
 8000ad0:	d019      	beq.n	8000b06 <main+0x16e>
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d123      	bne.n	8000b1e <main+0x186>
		  case 0:
			sprintf(buf, "X%d", pDataXYZ[0]);
 8000ad6:	4b4f      	ldr	r3, [pc, #316]	; (8000c14 <main+0x27c>)
 8000ad8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000adc:	461a      	mov	r2, r3
 8000ade:	4953      	ldr	r1, [pc, #332]	; (8000c2c <main+0x294>)
 8000ae0:	4853      	ldr	r0, [pc, #332]	; (8000c30 <main+0x298>)
 8000ae2:	f005 fa8b 	bl	8005ffc <siprintf>
			BSP_LCD_GLASS_DisplayString((uint8_t*)&buf);
 8000ae6:	4852      	ldr	r0, [pc, #328]	; (8000c30 <main+0x298>)
 8000ae8:	f001 f8de 	bl	8001ca8 <BSP_LCD_GLASS_DisplayString>
			break;
 8000aec:	e017      	b.n	8000b1e <main+0x186>
		  case 1:
		    sprintf(buf, "Y%d", pDataXYZ[1]);
 8000aee:	4b49      	ldr	r3, [pc, #292]	; (8000c14 <main+0x27c>)
 8000af0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000af4:	461a      	mov	r2, r3
 8000af6:	494f      	ldr	r1, [pc, #316]	; (8000c34 <main+0x29c>)
 8000af8:	484d      	ldr	r0, [pc, #308]	; (8000c30 <main+0x298>)
 8000afa:	f005 fa7f 	bl	8005ffc <siprintf>
			BSP_LCD_GLASS_DisplayString((uint8_t*)&buf);
 8000afe:	484c      	ldr	r0, [pc, #304]	; (8000c30 <main+0x298>)
 8000b00:	f001 f8d2 	bl	8001ca8 <BSP_LCD_GLASS_DisplayString>
			break;
 8000b04:	e00b      	b.n	8000b1e <main+0x186>
		  case 2:
			sprintf(buf, "Z%d", pDataXYZ[2]);
 8000b06:	4b43      	ldr	r3, [pc, #268]	; (8000c14 <main+0x27c>)
 8000b08:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	494a      	ldr	r1, [pc, #296]	; (8000c38 <main+0x2a0>)
 8000b10:	4847      	ldr	r0, [pc, #284]	; (8000c30 <main+0x298>)
 8000b12:	f005 fa73 	bl	8005ffc <siprintf>
			BSP_LCD_GLASS_DisplayString((uint8_t*)&buf);
 8000b16:	4846      	ldr	r0, [pc, #280]	; (8000c30 <main+0x298>)
 8000b18:	f001 f8c6 	bl	8001ca8 <BSP_LCD_GLASS_DisplayString>
			break;
 8000b1c:	bf00      	nop
		}

		HAL_Delay(250);
 8000b1e:	20fa      	movs	r0, #250	; 0xfa
 8000b20:	f001 fe7c 	bl	800281c <HAL_Delay>

	    /*
	     * End effector
	     */

		last = HAL_GetTick();
 8000b24:	f001 fe6e 	bl	8002804 <HAL_GetTick>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	4b3a      	ldr	r3, [pc, #232]	; (8000c18 <main+0x280>)
 8000b2e:	601a      	str	r2, [r3, #0]

		if(RIGHT == GPIO_PIN_SET){odczyt[2] = 1;}
 8000b30:	2104      	movs	r1, #4
 8000b32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b36:	f002 f921 	bl	8002d7c <HAL_GPIO_ReadPin>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d102      	bne.n	8000b46 <main+0x1ae>
 8000b40:	4b36      	ldr	r3, [pc, #216]	; (8000c1c <main+0x284>)
 8000b42:	2201      	movs	r2, #1
 8000b44:	609a      	str	r2, [r3, #8]
				if(!(RIGHT == GPIO_PIN_SET) && odczyt[2] == 1){
 8000b46:	2104      	movs	r1, #4
 8000b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b4c:	f002 f916 	bl	8002d7c <HAL_GPIO_ReadPin>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d01f      	beq.n	8000b96 <main+0x1fe>
 8000b56:	4b31      	ldr	r3, [pc, #196]	; (8000c1c <main+0x284>)
 8000b58:	689b      	ldr	r3, [r3, #8]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d11b      	bne.n	8000b96 <main+0x1fe>
					odczyt[2] = 0;
 8000b5e:	4b2f      	ldr	r3, [pc, #188]	; (8000c1c <main+0x284>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
					current[2] = HAL_GetTick();
 8000b64:	f001 fe4e 	bl	8002804 <HAL_GetTick>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	4b2c      	ldr	r3, [pc, #176]	; (8000c20 <main+0x288>)
 8000b6e:	609a      	str	r2, [r3, #8]
					if((current[2] - last) < 50){
 8000b70:	4b2b      	ldr	r3, [pc, #172]	; (8000c20 <main+0x288>)
 8000b72:	689a      	ldr	r2, [r3, #8]
 8000b74:	4b28      	ldr	r3, [pc, #160]	; (8000c18 <main+0x280>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	2b31      	cmp	r3, #49	; 0x31
 8000b7c:	dc0b      	bgt.n	8000b96 <main+0x1fe>
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 500);
 8000b7e:	4b24      	ldr	r3, [pc, #144]	; (8000c10 <main+0x278>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000b86:	641a      	str	r2, [r3, #64]	; 0x40
						HAL_Delay(250);
 8000b88:	20fa      	movs	r0, #250	; 0xfa
 8000b8a:	f001 fe47 	bl	800281c <HAL_Delay>
						last = current[2];
 8000b8e:	4b24      	ldr	r3, [pc, #144]	; (8000c20 <main+0x288>)
 8000b90:	689b      	ldr	r3, [r3, #8]
 8000b92:	4a21      	ldr	r2, [pc, #132]	; (8000c18 <main+0x280>)
 8000b94:	6013      	str	r3, [r2, #0]
					}
				}

		last = HAL_GetTick();
 8000b96:	f001 fe35 	bl	8002804 <HAL_GetTick>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	461a      	mov	r2, r3
 8000b9e:	4b1e      	ldr	r3, [pc, #120]	; (8000c18 <main+0x280>)
 8000ba0:	601a      	str	r2, [r3, #0]

		if(LEFT == GPIO_PIN_SET){odczyt[3] = 1;}
 8000ba2:	2102      	movs	r1, #2
 8000ba4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ba8:	f002 f8e8 	bl	8002d7c <HAL_GPIO_ReadPin>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d102      	bne.n	8000bb8 <main+0x220>
 8000bb2:	4b1a      	ldr	r3, [pc, #104]	; (8000c1c <main+0x284>)
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	60da      	str	r2, [r3, #12]
				if(!(LEFT == GPIO_PIN_SET) && odczyt[3] == 1){
 8000bb8:	2102      	movs	r1, #2
 8000bba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bbe:	f002 f8dd 	bl	8002d7c <HAL_GPIO_ReadPin>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b01      	cmp	r3, #1
 8000bc6:	f43f aeff 	beq.w	80009c8 <main+0x30>
 8000bca:	4b14      	ldr	r3, [pc, #80]	; (8000c1c <main+0x284>)
 8000bcc:	68db      	ldr	r3, [r3, #12]
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	f47f aefa 	bne.w	80009c8 <main+0x30>
					odczyt[3] = 0;
 8000bd4:	4b11      	ldr	r3, [pc, #68]	; (8000c1c <main+0x284>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
					current[3] = HAL_GetTick();
 8000bda:	f001 fe13 	bl	8002804 <HAL_GetTick>
 8000bde:	4603      	mov	r3, r0
 8000be0:	461a      	mov	r2, r3
 8000be2:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <main+0x288>)
 8000be4:	60da      	str	r2, [r3, #12]
					if((current[3] - last) < 50){
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <main+0x288>)
 8000be8:	68da      	ldr	r2, [r3, #12]
 8000bea:	4b0b      	ldr	r3, [pc, #44]	; (8000c18 <main+0x280>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	1ad3      	subs	r3, r2, r3
 8000bf0:	2b31      	cmp	r3, #49	; 0x31
 8000bf2:	f73f aee9 	bgt.w	80009c8 <main+0x30>
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 2500);
 8000bf6:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <main+0x278>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000bfe:	641a      	str	r2, [r3, #64]	; 0x40
						HAL_Delay(250);
 8000c00:	20fa      	movs	r0, #250	; 0xfa
 8000c02:	f001 fe0b 	bl	800281c <HAL_Delay>
						last = current[3];
 8000c06:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <main+0x288>)
 8000c08:	68db      	ldr	r3, [r3, #12]
 8000c0a:	4a03      	ldr	r2, [pc, #12]	; (8000c18 <main+0x280>)
 8000c0c:	6013      	str	r3, [r2, #0]
	  	BSP_COMPASS_AccGetXYZ(pDataXYZ);
 8000c0e:	e6db      	b.n	80009c8 <main+0x30>
 8000c10:	20000254 	.word	0x20000254
 8000c14:	200001a8 	.word	0x200001a8
 8000c18:	200001b0 	.word	0x200001b0
 8000c1c:	200001d0 	.word	0x200001d0
 8000c20:	200001c0 	.word	0x200001c0
 8000c24:	200001ae 	.word	0x200001ae
 8000c28:	aaaaaaab 	.word	0xaaaaaaab
 8000c2c:	08006820 	.word	0x08006820
 8000c30:	200001e0 	.word	0x200001e0
 8000c34:	08006824 	.word	0x08006824
 8000c38:	08006828 	.word	0x08006828

08000c3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b0b8      	sub	sp, #224	; 0xe0
 8000c40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c42:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000c46:	2244      	movs	r2, #68	; 0x44
 8000c48:	2100      	movs	r1, #0
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f005 f9ce 	bl	8005fec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c50:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c60:	463b      	mov	r3, r7
 8000c62:	2288      	movs	r2, #136	; 0x88
 8000c64:	2100      	movs	r1, #0
 8000c66:	4618      	mov	r0, r3
 8000c68:	f005 f9c0 	bl	8005fec <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c6c:	f002 fa82 	bl	8003174 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c70:	4b39      	ldr	r3, [pc, #228]	; (8000d58 <SystemClock_Config+0x11c>)
 8000c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c76:	4a38      	ldr	r2, [pc, #224]	; (8000d58 <SystemClock_Config+0x11c>)
 8000c78:	f023 0318 	bic.w	r3, r3, #24
 8000c7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000c80:	231c      	movs	r3, #28
 8000c82:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c86:	2301      	movs	r3, #1
 8000c88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c92:	2301      	movs	r3, #1
 8000c94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c9e:	2360      	movs	r3, #96	; 0x60
 8000ca0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000caa:	2301      	movs	r3, #1
 8000cac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 36;
 8000cb6:	2324      	movs	r3, #36	; 0x24
 8000cb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000cbc:	2307      	movs	r3, #7
 8000cbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f002 fac2 	bl	800325c <HAL_RCC_OscConfig>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000cde:	f000 f83d 	bl	8000d5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce2:	230f      	movs	r3, #15
 8000ce4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d00:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000d04:	2104      	movs	r1, #4
 8000d06:	4618      	mov	r0, r3
 8000d08:	f002 fe8e 	bl	8003a28 <HAL_RCC_ClockConfig>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000d12:	f000 f823 	bl	8000d5c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2;
 8000d16:	f04f 1302 	mov.w	r3, #131074	; 0x20002
 8000d1a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000d20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d28:	463b      	mov	r3, r7
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f003 f880 	bl	8003e30 <HAL_RCCEx_PeriphCLKConfig>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <SystemClock_Config+0xfe>
  {
    Error_Handler();
 8000d36:	f000 f811 	bl	8000d5c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d3a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000d3e:	f002 fa37 	bl	80031b0 <HAL_PWREx_ControlVoltageScaling>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <SystemClock_Config+0x110>
  {
    Error_Handler();
 8000d48:	f000 f808 	bl	8000d5c <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000d4c:	f003 fb56 	bl	80043fc <HAL_RCCEx_EnableMSIPLLMode>
}
 8000d50:	bf00      	nop
 8000d52:	37e0      	adds	r7, #224	; 0xe0
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40021000 	.word	0x40021000

08000d5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
	...

08000d6c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8000d70:	4b1b      	ldr	r3, [pc, #108]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000d72:	4a1c      	ldr	r2, [pc, #112]	; (8000de4 <MX_SPI2_Init+0x78>)
 8000d74:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000d76:	4b1a      	ldr	r3, [pc, #104]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000d78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d7c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000d7e:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d84:	4b16      	ldr	r3, [pc, #88]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000d86:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000d8a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d8c:	4b14      	ldr	r3, [pc, #80]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d92:	4b13      	ldr	r3, [pc, #76]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d98:	4b11      	ldr	r3, [pc, #68]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000d9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d9e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000da0:	4b0f      	ldr	r3, [pc, #60]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000da6:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dac:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000db2:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000db8:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000dba:	2207      	movs	r2, #7
 8000dbc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000dbe:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dc4:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000dc6:	2208      	movs	r2, #8
 8000dc8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000dca:	4805      	ldr	r0, [pc, #20]	; (8000de0 <MX_SPI2_Init+0x74>)
 8000dcc:	f003 fcf0 	bl	80047b0 <HAL_SPI_Init>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000dd6:	f7ff ffc1 	bl	8000d5c <Error_Handler>
  }

}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	200001f0 	.word	0x200001f0
 8000de4:	40003800 	.word	0x40003800

08000de8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08a      	sub	sp, #40	; 0x28
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df0:	f107 0314 	add.w	r3, r7, #20
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a17      	ldr	r2, [pc, #92]	; (8000e64 <HAL_SPI_MspInit+0x7c>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d127      	bne.n	8000e5a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e0a:	4b17      	ldr	r3, [pc, #92]	; (8000e68 <HAL_SPI_MspInit+0x80>)
 8000e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e0e:	4a16      	ldr	r2, [pc, #88]	; (8000e68 <HAL_SPI_MspInit+0x80>)
 8000e10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e14:	6593      	str	r3, [r2, #88]	; 0x58
 8000e16:	4b14      	ldr	r3, [pc, #80]	; (8000e68 <HAL_SPI_MspInit+0x80>)
 8000e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e1e:	613b      	str	r3, [r7, #16]
 8000e20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e22:	4b11      	ldr	r3, [pc, #68]	; (8000e68 <HAL_SPI_MspInit+0x80>)
 8000e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e26:	4a10      	ldr	r2, [pc, #64]	; (8000e68 <HAL_SPI_MspInit+0x80>)
 8000e28:	f043 0308 	orr.w	r3, r3, #8
 8000e2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e2e:	4b0e      	ldr	r3, [pc, #56]	; (8000e68 <HAL_SPI_MspInit+0x80>)
 8000e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e32:	f003 0308 	and.w	r3, r3, #8
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8000e3a:	231a      	movs	r3, #26
 8000e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e46:	2303      	movs	r3, #3
 8000e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e4a:	2305      	movs	r3, #5
 8000e4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e4e:	f107 0314 	add.w	r3, r7, #20
 8000e52:	4619      	mov	r1, r3
 8000e54:	4805      	ldr	r0, [pc, #20]	; (8000e6c <HAL_SPI_MspInit+0x84>)
 8000e56:	f001 fde9 	bl	8002a2c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000e5a:	bf00      	nop
 8000e5c:	3728      	adds	r7, #40	; 0x28
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40003800 	.word	0x40003800
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	48000c00 	.word	0x48000c00

08000e70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e76:	4b0f      	ldr	r3, [pc, #60]	; (8000eb4 <HAL_MspInit+0x44>)
 8000e78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e7a:	4a0e      	ldr	r2, [pc, #56]	; (8000eb4 <HAL_MspInit+0x44>)
 8000e7c:	f043 0301 	orr.w	r3, r3, #1
 8000e80:	6613      	str	r3, [r2, #96]	; 0x60
 8000e82:	4b0c      	ldr	r3, [pc, #48]	; (8000eb4 <HAL_MspInit+0x44>)
 8000e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e86:	f003 0301 	and.w	r3, r3, #1
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e8e:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <HAL_MspInit+0x44>)
 8000e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e92:	4a08      	ldr	r2, [pc, #32]	; (8000eb4 <HAL_MspInit+0x44>)
 8000e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e98:	6593      	str	r3, [r2, #88]	; 0x58
 8000e9a:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <HAL_MspInit+0x44>)
 8000e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea2:	603b      	str	r3, [r7, #0]
 8000ea4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	40021000 	.word	0x40021000

08000eb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eca:	e7fe      	b.n	8000eca <HardFault_Handler+0x4>

08000ecc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <MemManage_Handler+0x4>

08000ed2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ed6:	e7fe      	b.n	8000ed6 <BusFault_Handler+0x4>

08000ed8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000edc:	e7fe      	b.n	8000edc <UsageFault_Handler+0x4>

08000ede <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000efa:	b480      	push	{r7}
 8000efc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000efe:	bf00      	nop
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f0c:	f001 fc66 	bl	80027dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f10:	bf00      	nop
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <_sbrk>:
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	4a14      	ldr	r2, [pc, #80]	; (8000f70 <_sbrk+0x5c>)
 8000f1e:	4b15      	ldr	r3, [pc, #84]	; (8000f74 <_sbrk+0x60>)
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	617b      	str	r3, [r7, #20]
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	613b      	str	r3, [r7, #16]
 8000f28:	4b13      	ldr	r3, [pc, #76]	; (8000f78 <_sbrk+0x64>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d102      	bne.n	8000f36 <_sbrk+0x22>
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <_sbrk+0x64>)
 8000f32:	4a12      	ldr	r2, [pc, #72]	; (8000f7c <_sbrk+0x68>)
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	4b10      	ldr	r3, [pc, #64]	; (8000f78 <_sbrk+0x64>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d207      	bcs.n	8000f54 <_sbrk+0x40>
 8000f44:	f005 f828 	bl	8005f98 <__errno>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	230c      	movs	r3, #12
 8000f4c:	6013      	str	r3, [r2, #0]
 8000f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f52:	e009      	b.n	8000f68 <_sbrk+0x54>
 8000f54:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <_sbrk+0x64>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <_sbrk+0x64>)
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4413      	add	r3, r2
 8000f62:	4a05      	ldr	r2, [pc, #20]	; (8000f78 <_sbrk+0x64>)
 8000f64:	6013      	str	r3, [r2, #0]
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20018000 	.word	0x20018000
 8000f74:	00000400 	.word	0x00000400
 8000f78:	200000f4 	.word	0x200000f4
 8000f7c:	20000378 	.word	0x20000378

08000f80 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f84:	4b17      	ldr	r3, [pc, #92]	; (8000fe4 <SystemInit+0x64>)
 8000f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f8a:	4a16      	ldr	r2, [pc, #88]	; (8000fe4 <SystemInit+0x64>)
 8000f8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f94:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <SystemInit+0x68>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a13      	ldr	r2, [pc, #76]	; (8000fe8 <SystemInit+0x68>)
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000fa0:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <SystemInit+0x68>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000fa6:	4b10      	ldr	r3, [pc, #64]	; (8000fe8 <SystemInit+0x68>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a0f      	ldr	r2, [pc, #60]	; (8000fe8 <SystemInit+0x68>)
 8000fac:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000fb0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000fb4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <SystemInit+0x68>)
 8000fb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000fbc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	; (8000fe8 <SystemInit+0x68>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a09      	ldr	r2, [pc, #36]	; (8000fe8 <SystemInit+0x68>)
 8000fc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fc8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000fca:	4b07      	ldr	r3, [pc, #28]	; (8000fe8 <SystemInit+0x68>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fd0:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <SystemInit+0x64>)
 8000fd2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fd6:	609a      	str	r2, [r3, #8]
#endif
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000ed00 	.word	0xe000ed00
 8000fe8:	40021000 	.word	0x40021000

08000fec <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b096      	sub	sp, #88	; 0x58
 8000ff0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ff2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	605a      	str	r2, [r3, #4]
 8000ffc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ffe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
 800100c:	611a      	str	r2, [r3, #16]
 800100e:	615a      	str	r2, [r3, #20]
 8001010:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001012:	1d3b      	adds	r3, r7, #4
 8001014:	222c      	movs	r2, #44	; 0x2c
 8001016:	2100      	movs	r1, #0
 8001018:	4618      	mov	r0, r3
 800101a:	f004 ffe7 	bl	8005fec <memset>

  htim1.Instance = TIM1;
 800101e:	4b4b      	ldr	r3, [pc, #300]	; (800114c <MX_TIM1_Init+0x160>)
 8001020:	4a4b      	ldr	r2, [pc, #300]	; (8001150 <MX_TIM1_Init+0x164>)
 8001022:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001024:	4b49      	ldr	r3, [pc, #292]	; (800114c <MX_TIM1_Init+0x160>)
 8001026:	2247      	movs	r2, #71	; 0x47
 8001028:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800102a:	4b48      	ldr	r3, [pc, #288]	; (800114c <MX_TIM1_Init+0x160>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8001030:	4b46      	ldr	r3, [pc, #280]	; (800114c <MX_TIM1_Init+0x160>)
 8001032:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001036:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001038:	4b44      	ldr	r3, [pc, #272]	; (800114c <MX_TIM1_Init+0x160>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800103e:	4b43      	ldr	r3, [pc, #268]	; (800114c <MX_TIM1_Init+0x160>)
 8001040:	2200      	movs	r2, #0
 8001042:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001044:	4b41      	ldr	r3, [pc, #260]	; (800114c <MX_TIM1_Init+0x160>)
 8001046:	2280      	movs	r2, #128	; 0x80
 8001048:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800104a:	4840      	ldr	r0, [pc, #256]	; (800114c <MX_TIM1_Init+0x160>)
 800104c:	f003 fc61 	bl	8004912 <HAL_TIM_PWM_Init>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001056:	f7ff fe81 	bl	8000d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800105a:	2300      	movs	r3, #0
 800105c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800105e:	2300      	movs	r3, #0
 8001060:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001062:	2300      	movs	r3, #0
 8001064:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001066:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800106a:	4619      	mov	r1, r3
 800106c:	4837      	ldr	r0, [pc, #220]	; (800114c <MX_TIM1_Init+0x160>)
 800106e:	f004 fa53 	bl	8005518 <HAL_TIMEx_MasterConfigSynchronization>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001078:	f7ff fe70 	bl	8000d5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800107c:	2360      	movs	r3, #96	; 0x60
 800107e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001080:	2300      	movs	r3, #0
 8001082:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001084:	2300      	movs	r3, #0
 8001086:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001088:	2300      	movs	r3, #0
 800108a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800108c:	2300      	movs	r3, #0
 800108e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001090:	2300      	movs	r3, #0
 8001092:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001094:	2300      	movs	r3, #0
 8001096:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001098:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800109c:	2200      	movs	r2, #0
 800109e:	4619      	mov	r1, r3
 80010a0:	482a      	ldr	r0, [pc, #168]	; (800114c <MX_TIM1_Init+0x160>)
 80010a2:	f003 fd93 	bl	8004bcc <HAL_TIM_PWM_ConfigChannel>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80010ac:	f7ff fe56 	bl	8000d5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010b4:	2204      	movs	r2, #4
 80010b6:	4619      	mov	r1, r3
 80010b8:	4824      	ldr	r0, [pc, #144]	; (800114c <MX_TIM1_Init+0x160>)
 80010ba:	f003 fd87 	bl	8004bcc <HAL_TIM_PWM_ConfigChannel>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80010c4:	f7ff fe4a 	bl	8000d5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010cc:	2208      	movs	r2, #8
 80010ce:	4619      	mov	r1, r3
 80010d0:	481e      	ldr	r0, [pc, #120]	; (800114c <MX_TIM1_Init+0x160>)
 80010d2:	f003 fd7b 	bl	8004bcc <HAL_TIM_PWM_ConfigChannel>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80010dc:	f7ff fe3e 	bl	8000d5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80010e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010e4:	220c      	movs	r2, #12
 80010e6:	4619      	mov	r1, r3
 80010e8:	4818      	ldr	r0, [pc, #96]	; (800114c <MX_TIM1_Init+0x160>)
 80010ea:	f003 fd6f 	bl	8004bcc <HAL_TIM_PWM_ConfigChannel>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 80010f4:	f7ff fe32 	bl	8000d5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010f8:	2300      	movs	r3, #0
 80010fa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001100:	2300      	movs	r3, #0
 8001102:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800110c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001110:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001116:	2300      	movs	r3, #0
 8001118:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800111a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800111e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001124:	2300      	movs	r3, #0
 8001126:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001128:	1d3b      	adds	r3, r7, #4
 800112a:	4619      	mov	r1, r3
 800112c:	4807      	ldr	r0, [pc, #28]	; (800114c <MX_TIM1_Init+0x160>)
 800112e:	f004 fa7b 	bl	8005628 <HAL_TIMEx_ConfigBreakDeadTime>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 8001138:	f7ff fe10 	bl	8000d5c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 800113c:	4803      	ldr	r0, [pc, #12]	; (800114c <MX_TIM1_Init+0x160>)
 800113e:	f000 f829 	bl	8001194 <HAL_TIM_MspPostInit>

}
 8001142:	bf00      	nop
 8001144:	3758      	adds	r7, #88	; 0x58
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000254 	.word	0x20000254
 8001150:	40012c00 	.word	0x40012c00

08001154 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a0a      	ldr	r2, [pc, #40]	; (800118c <HAL_TIM_PWM_MspInit+0x38>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d10b      	bne.n	800117e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001166:	4b0a      	ldr	r3, [pc, #40]	; (8001190 <HAL_TIM_PWM_MspInit+0x3c>)
 8001168:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800116a:	4a09      	ldr	r2, [pc, #36]	; (8001190 <HAL_TIM_PWM_MspInit+0x3c>)
 800116c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001170:	6613      	str	r3, [r2, #96]	; 0x60
 8001172:	4b07      	ldr	r3, [pc, #28]	; (8001190 <HAL_TIM_PWM_MspInit+0x3c>)
 8001174:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001176:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800117e:	bf00      	nop
 8001180:	3714      	adds	r7, #20
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	40012c00 	.word	0x40012c00
 8001190:	40021000 	.word	0x40021000

08001194 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b088      	sub	sp, #32
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a11      	ldr	r2, [pc, #68]	; (80011f8 <HAL_TIM_MspPostInit+0x64>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d11c      	bne.n	80011f0 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80011b6:	4b11      	ldr	r3, [pc, #68]	; (80011fc <HAL_TIM_MspPostInit+0x68>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ba:	4a10      	ldr	r2, [pc, #64]	; (80011fc <HAL_TIM_MspPostInit+0x68>)
 80011bc:	f043 0310 	orr.w	r3, r3, #16
 80011c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <HAL_TIM_MspPostInit+0x68>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c6:	f003 0310 	and.w	r3, r3, #16
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 80011ce:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 80011d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d4:	2302      	movs	r3, #2
 80011d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011dc:	2300      	movs	r3, #0
 80011de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80011e0:	2301      	movs	r3, #1
 80011e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011e4:	f107 030c 	add.w	r3, r7, #12
 80011e8:	4619      	mov	r1, r3
 80011ea:	4805      	ldr	r0, [pc, #20]	; (8001200 <HAL_TIM_MspPostInit+0x6c>)
 80011ec:	f001 fc1e 	bl	8002a2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80011f0:	bf00      	nop
 80011f2:	3720      	adds	r7, #32
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40012c00 	.word	0x40012c00
 80011fc:	40021000 	.word	0x40021000
 8001200:	48001000 	.word	0x48001000

08001204 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001208:	4b14      	ldr	r3, [pc, #80]	; (800125c <MX_USART2_UART_Init+0x58>)
 800120a:	4a15      	ldr	r2, [pc, #84]	; (8001260 <MX_USART2_UART_Init+0x5c>)
 800120c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800120e:	4b13      	ldr	r3, [pc, #76]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001210:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001214:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001216:	4b11      	ldr	r3, [pc, #68]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800121c:	4b0f      	ldr	r3, [pc, #60]	; (800125c <MX_USART2_UART_Init+0x58>)
 800121e:	2200      	movs	r2, #0
 8001220:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001222:	4b0e      	ldr	r3, [pc, #56]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001224:	2200      	movs	r2, #0
 8001226:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001228:	4b0c      	ldr	r3, [pc, #48]	; (800125c <MX_USART2_UART_Init+0x58>)
 800122a:	220c      	movs	r2, #12
 800122c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122e:	4b0b      	ldr	r3, [pc, #44]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001230:	2200      	movs	r2, #0
 8001232:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001234:	4b09      	ldr	r3, [pc, #36]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001236:	2200      	movs	r2, #0
 8001238:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800123a:	4b08      	ldr	r3, [pc, #32]	; (800125c <MX_USART2_UART_Init+0x58>)
 800123c:	2200      	movs	r2, #0
 800123e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001242:	2200      	movs	r2, #0
 8001244:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001246:	4805      	ldr	r0, [pc, #20]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001248:	f004 fa6c 	bl	8005724 <HAL_UART_Init>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001252:	f7ff fd83 	bl	8000d5c <Error_Handler>
  }

}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200002a0 	.word	0x200002a0
 8001260:	40004400 	.word	0x40004400

08001264 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b08a      	sub	sp, #40	; 0x28
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	f107 0314 	add.w	r3, r7, #20
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a17      	ldr	r2, [pc, #92]	; (80012e0 <HAL_UART_MspInit+0x7c>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d127      	bne.n	80012d6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001286:	4b17      	ldr	r3, [pc, #92]	; (80012e4 <HAL_UART_MspInit+0x80>)
 8001288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800128a:	4a16      	ldr	r2, [pc, #88]	; (80012e4 <HAL_UART_MspInit+0x80>)
 800128c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001290:	6593      	str	r3, [r2, #88]	; 0x58
 8001292:	4b14      	ldr	r3, [pc, #80]	; (80012e4 <HAL_UART_MspInit+0x80>)
 8001294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800129e:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <HAL_UART_MspInit+0x80>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a2:	4a10      	ldr	r2, [pc, #64]	; (80012e4 <HAL_UART_MspInit+0x80>)
 80012a4:	f043 0308 	orr.w	r3, r3, #8
 80012a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012aa:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <HAL_UART_MspInit+0x80>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ae:	f003 0308 	and.w	r3, r3, #8
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012b6:	2360      	movs	r3, #96	; 0x60
 80012b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ba:	2302      	movs	r3, #2
 80012bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012be:	2301      	movs	r3, #1
 80012c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c2:	2303      	movs	r3, #3
 80012c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012c6:	2307      	movs	r3, #7
 80012c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	4619      	mov	r1, r3
 80012d0:	4805      	ldr	r0, [pc, #20]	; (80012e8 <HAL_UART_MspInit+0x84>)
 80012d2:	f001 fbab 	bl	8002a2c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80012d6:	bf00      	nop
 80012d8:	3728      	adds	r7, #40	; 0x28
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40004400 	.word	0x40004400
 80012e4:	40021000 	.word	0x40021000
 80012e8:	48000c00 	.word	0x48000c00

080012ec <Reset_Handler>:
 80012ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001324 <LoopForever+0x2>
 80012f0:	f7ff fe46 	bl	8000f80 <SystemInit>
 80012f4:	2100      	movs	r1, #0
 80012f6:	e003      	b.n	8001300 <LoopCopyDataInit>

080012f8 <CopyDataInit>:
 80012f8:	4b0b      	ldr	r3, [pc, #44]	; (8001328 <LoopForever+0x6>)
 80012fa:	585b      	ldr	r3, [r3, r1]
 80012fc:	5043      	str	r3, [r0, r1]
 80012fe:	3104      	adds	r1, #4

08001300 <LoopCopyDataInit>:
 8001300:	480a      	ldr	r0, [pc, #40]	; (800132c <LoopForever+0xa>)
 8001302:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <LoopForever+0xe>)
 8001304:	1842      	adds	r2, r0, r1
 8001306:	429a      	cmp	r2, r3
 8001308:	d3f6      	bcc.n	80012f8 <CopyDataInit>
 800130a:	4a0a      	ldr	r2, [pc, #40]	; (8001334 <LoopForever+0x12>)
 800130c:	e002      	b.n	8001314 <LoopFillZerobss>

0800130e <FillZerobss>:
 800130e:	2300      	movs	r3, #0
 8001310:	f842 3b04 	str.w	r3, [r2], #4

08001314 <LoopFillZerobss>:
 8001314:	4b08      	ldr	r3, [pc, #32]	; (8001338 <LoopForever+0x16>)
 8001316:	429a      	cmp	r2, r3
 8001318:	d3f9      	bcc.n	800130e <FillZerobss>
 800131a:	f004 fe43 	bl	8005fa4 <__libc_init_array>
 800131e:	f7ff fb3b 	bl	8000998 <main>

08001322 <LoopForever>:
 8001322:	e7fe      	b.n	8001322 <LoopForever>
 8001324:	20018000 	.word	0x20018000
 8001328:	08006900 	.word	0x08006900
 800132c:	20000000 	.word	0x20000000
 8001330:	200000d8 	.word	0x200000d8
 8001334:	200000d8 	.word	0x200000d8
 8001338:	20000374 	.word	0x20000374

0800133c <ADC1_2_IRQHandler>:
 800133c:	e7fe      	b.n	800133c <ADC1_2_IRQHandler>

0800133e <LSM303C_AccInit>:
 800133e:	b580      	push	{r7, lr}
 8001340:	b084      	sub	sp, #16
 8001342:	af00      	add	r7, sp, #0
 8001344:	4603      	mov	r3, r0
 8001346:	80fb      	strh	r3, [r7, #6]
 8001348:	2300      	movs	r3, #0
 800134a:	73fb      	strb	r3, [r7, #15]
 800134c:	f000 fa9c 	bl	8001888 <ACCELERO_IO_Init>
 8001350:	88fb      	ldrh	r3, [r7, #6]
 8001352:	73fb      	strb	r3, [r7, #15]
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	4619      	mov	r1, r3
 8001358:	2020      	movs	r0, #32
 800135a:	f000 fac1 	bl	80018e0 <ACCELERO_IO_Write>
 800135e:	88fb      	ldrh	r3, [r7, #6]
 8001360:	0a1b      	lsrs	r3, r3, #8
 8001362:	b29b      	uxth	r3, r3
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	4619      	mov	r1, r3
 800136a:	2023      	movs	r0, #35	; 0x23
 800136c:	f000 fab8 	bl	80018e0 <ACCELERO_IO_Write>
 8001370:	bf00      	nop
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <LSM303C_AccDeInit>:
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr

08001386 <LSM303C_AccReadID>:
 8001386:	b580      	push	{r7, lr}
 8001388:	b082      	sub	sp, #8
 800138a:	af00      	add	r7, sp, #0
 800138c:	2300      	movs	r3, #0
 800138e:	71fb      	strb	r3, [r7, #7]
 8001390:	f000 fa7a 	bl	8001888 <ACCELERO_IO_Init>
 8001394:	2105      	movs	r1, #5
 8001396:	2023      	movs	r0, #35	; 0x23
 8001398:	f000 faa2 	bl	80018e0 <ACCELERO_IO_Write>
 800139c:	200f      	movs	r0, #15
 800139e:	f000 fad1 	bl	8001944 <ACCELERO_IO_Read>
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	4618      	mov	r0, r3
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <LSM303C_AccLowPower>:
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	80fb      	strh	r3, [r7, #6]
 80013ba:	2300      	movs	r3, #0
 80013bc:	73fb      	strb	r3, [r7, #15]
 80013be:	2020      	movs	r0, #32
 80013c0:	f000 fac0 	bl	8001944 <ACCELERO_IO_Read>
 80013c4:	4603      	mov	r3, r0
 80013c6:	73fb      	strb	r3, [r7, #15]
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80013ce:	73fb      	strb	r3, [r7, #15]
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	7bfb      	ldrb	r3, [r7, #15]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	73fb      	strb	r3, [r7, #15]
 80013da:	7bfb      	ldrb	r3, [r7, #15]
 80013dc:	4619      	mov	r1, r3
 80013de:	2020      	movs	r0, #32
 80013e0:	f000 fa7e 	bl	80018e0 <ACCELERO_IO_Write>
 80013e4:	bf00      	nop
 80013e6:	3710      	adds	r7, #16
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <LSM303C_AccFilterConfig>:
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	73fb      	strb	r3, [r7, #15]
 80013fa:	7bfb      	ldrb	r3, [r7, #15]
 80013fc:	4619      	mov	r1, r3
 80013fe:	2021      	movs	r0, #33	; 0x21
 8001400:	f000 fa6e 	bl	80018e0 <ACCELERO_IO_Write>
 8001404:	bf00      	nop
 8001406:	3710      	adds	r7, #16
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <LSM303C_AccReadXYZ>:
 800140c:	b580      	push	{r7, lr}
 800140e:	b088      	sub	sp, #32
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	2300      	movs	r3, #0
 8001416:	753b      	strb	r3, [r7, #20]
 8001418:	2300      	movs	r3, #0
 800141a:	757b      	strb	r3, [r7, #21]
 800141c:	2300      	movs	r3, #0
 800141e:	77fb      	strb	r3, [r7, #31]
 8001420:	2301      	movs	r3, #1
 8001422:	77bb      	strb	r3, [r7, #30]
 8001424:	2023      	movs	r0, #35	; 0x23
 8001426:	f000 fa8d 	bl	8001944 <ACCELERO_IO_Read>
 800142a:	4603      	mov	r3, r0
 800142c:	753b      	strb	r3, [r7, #20]
 800142e:	2024      	movs	r0, #36	; 0x24
 8001430:	f000 fa88 	bl	8001944 <ACCELERO_IO_Read>
 8001434:	4603      	mov	r3, r0
 8001436:	757b      	strb	r3, [r7, #21]
 8001438:	2028      	movs	r0, #40	; 0x28
 800143a:	f000 fa83 	bl	8001944 <ACCELERO_IO_Read>
 800143e:	4603      	mov	r3, r0
 8001440:	733b      	strb	r3, [r7, #12]
 8001442:	2029      	movs	r0, #41	; 0x29
 8001444:	f000 fa7e 	bl	8001944 <ACCELERO_IO_Read>
 8001448:	4603      	mov	r3, r0
 800144a:	737b      	strb	r3, [r7, #13]
 800144c:	202a      	movs	r0, #42	; 0x2a
 800144e:	f000 fa79 	bl	8001944 <ACCELERO_IO_Read>
 8001452:	4603      	mov	r3, r0
 8001454:	73bb      	strb	r3, [r7, #14]
 8001456:	202b      	movs	r0, #43	; 0x2b
 8001458:	f000 fa74 	bl	8001944 <ACCELERO_IO_Read>
 800145c:	4603      	mov	r3, r0
 800145e:	73fb      	strb	r3, [r7, #15]
 8001460:	202c      	movs	r0, #44	; 0x2c
 8001462:	f000 fa6f 	bl	8001944 <ACCELERO_IO_Read>
 8001466:	4603      	mov	r3, r0
 8001468:	743b      	strb	r3, [r7, #16]
 800146a:	202d      	movs	r0, #45	; 0x2d
 800146c:	f000 fa6a 	bl	8001944 <ACCELERO_IO_Read>
 8001470:	4603      	mov	r3, r0
 8001472:	747b      	strb	r3, [r7, #17]
 8001474:	2300      	movs	r3, #0
 8001476:	77fb      	strb	r3, [r7, #31]
 8001478:	e01e      	b.n	80014b8 <LSM303C_AccReadXYZ+0xac>
 800147a:	7ffb      	ldrb	r3, [r7, #31]
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	3301      	adds	r3, #1
 8001480:	f107 0220 	add.w	r2, r7, #32
 8001484:	4413      	add	r3, r2
 8001486:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800148a:	021b      	lsls	r3, r3, #8
 800148c:	b29a      	uxth	r2, r3
 800148e:	7ffb      	ldrb	r3, [r7, #31]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	f107 0120 	add.w	r1, r7, #32
 8001496:	440b      	add	r3, r1
 8001498:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800149c:	b29b      	uxth	r3, r3
 800149e:	4413      	add	r3, r2
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	7ffb      	ldrb	r3, [r7, #31]
 80014a4:	b212      	sxth	r2, r2
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	f107 0120 	add.w	r1, r7, #32
 80014ac:	440b      	add	r3, r1
 80014ae:	f823 2c08 	strh.w	r2, [r3, #-8]
 80014b2:	7ffb      	ldrb	r3, [r7, #31]
 80014b4:	3301      	adds	r3, #1
 80014b6:	77fb      	strb	r3, [r7, #31]
 80014b8:	7ffb      	ldrb	r3, [r7, #31]
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d9dd      	bls.n	800147a <LSM303C_AccReadXYZ+0x6e>
 80014be:	7d3b      	ldrb	r3, [r7, #20]
 80014c0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80014c4:	2b20      	cmp	r3, #32
 80014c6:	d006      	beq.n	80014d6 <LSM303C_AccReadXYZ+0xca>
 80014c8:	2b30      	cmp	r3, #48	; 0x30
 80014ca:	d007      	beq.n	80014dc <LSM303C_AccReadXYZ+0xd0>
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d108      	bne.n	80014e2 <LSM303C_AccReadXYZ+0xd6>
 80014d0:	2301      	movs	r3, #1
 80014d2:	77bb      	strb	r3, [r7, #30]
 80014d4:	e005      	b.n	80014e2 <LSM303C_AccReadXYZ+0xd6>
 80014d6:	2302      	movs	r3, #2
 80014d8:	77bb      	strb	r3, [r7, #30]
 80014da:	e002      	b.n	80014e2 <LSM303C_AccReadXYZ+0xd6>
 80014dc:	2304      	movs	r3, #4
 80014de:	77bb      	strb	r3, [r7, #30]
 80014e0:	bf00      	nop
 80014e2:	2300      	movs	r3, #0
 80014e4:	77fb      	strb	r3, [r7, #31]
 80014e6:	e015      	b.n	8001514 <LSM303C_AccReadXYZ+0x108>
 80014e8:	7ffb      	ldrb	r3, [r7, #31]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	f107 0220 	add.w	r2, r7, #32
 80014f0:	4413      	add	r3, r2
 80014f2:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	7fbb      	ldrb	r3, [r7, #30]
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	fb12 f303 	smulbb	r3, r2, r3
 8001500:	b299      	uxth	r1, r3
 8001502:	7ffb      	ldrb	r3, [r7, #31]
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	b20a      	sxth	r2, r1
 800150c:	801a      	strh	r2, [r3, #0]
 800150e:	7ffb      	ldrb	r3, [r7, #31]
 8001510:	3301      	adds	r3, #1
 8001512:	77fb      	strb	r3, [r7, #31]
 8001514:	7ffb      	ldrb	r3, [r7, #31]
 8001516:	2b02      	cmp	r3, #2
 8001518:	d9e6      	bls.n	80014e8 <LSM303C_AccReadXYZ+0xdc>
 800151a:	bf00      	nop
 800151c:	3720      	adds	r7, #32
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <LSM303C_MagInit>:
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	463b      	mov	r3, r7
 800152a:	e883 0003 	stmia.w	r3, {r0, r1}
 800152e:	783b      	ldrb	r3, [r7, #0]
 8001530:	4619      	mov	r1, r3
 8001532:	2020      	movs	r0, #32
 8001534:	f000 fa76 	bl	8001a24 <MAGNETO_IO_Write>
 8001538:	787b      	ldrb	r3, [r7, #1]
 800153a:	4619      	mov	r1, r3
 800153c:	2021      	movs	r0, #33	; 0x21
 800153e:	f000 fa71 	bl	8001a24 <MAGNETO_IO_Write>
 8001542:	78bb      	ldrb	r3, [r7, #2]
 8001544:	4619      	mov	r1, r3
 8001546:	2022      	movs	r0, #34	; 0x22
 8001548:	f000 fa6c 	bl	8001a24 <MAGNETO_IO_Write>
 800154c:	78fb      	ldrb	r3, [r7, #3]
 800154e:	4619      	mov	r1, r3
 8001550:	2023      	movs	r0, #35	; 0x23
 8001552:	f000 fa67 	bl	8001a24 <MAGNETO_IO_Write>
 8001556:	793b      	ldrb	r3, [r7, #4]
 8001558:	4619      	mov	r1, r3
 800155a:	2024      	movs	r0, #36	; 0x24
 800155c:	f000 fa62 	bl	8001a24 <MAGNETO_IO_Write>
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <LSM303C_MagDeInit>:
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <LSM303C_MagReadID>:
 8001576:	b580      	push	{r7, lr}
 8001578:	af00      	add	r7, sp, #0
 800157a:	f000 fa27 	bl	80019cc <MAGNETO_IO_Init>
 800157e:	2184      	movs	r1, #132	; 0x84
 8001580:	2022      	movs	r0, #34	; 0x22
 8001582:	f000 fa4f 	bl	8001a24 <MAGNETO_IO_Write>
 8001586:	200f      	movs	r0, #15
 8001588:	f000 fa7e 	bl	8001a88 <MAGNETO_IO_Read>
 800158c:	4603      	mov	r3, r0
 800158e:	4618      	mov	r0, r3
 8001590:	bd80      	pop	{r7, pc}

08001592 <LSM303C_MagLowPower>:
 8001592:	b580      	push	{r7, lr}
 8001594:	b084      	sub	sp, #16
 8001596:	af00      	add	r7, sp, #0
 8001598:	4603      	mov	r3, r0
 800159a:	80fb      	strh	r3, [r7, #6]
 800159c:	2300      	movs	r3, #0
 800159e:	73fb      	strb	r3, [r7, #15]
 80015a0:	2022      	movs	r0, #34	; 0x22
 80015a2:	f000 fa71 	bl	8001a88 <MAGNETO_IO_Read>
 80015a6:	4603      	mov	r3, r0
 80015a8:	73fb      	strb	r3, [r7, #15]
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
 80015ac:	f023 0303 	bic.w	r3, r3, #3
 80015b0:	73fb      	strb	r3, [r7, #15]
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	4619      	mov	r1, r3
 80015c0:	2022      	movs	r0, #34	; 0x22
 80015c2:	f000 fa2f 	bl	8001a24 <MAGNETO_IO_Write>
 80015c6:	bf00      	nop
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <LSM303C_MagReadXYZ>:
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b084      	sub	sp, #16
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
 80015d6:	2300      	movs	r3, #0
 80015d8:	73fb      	strb	r3, [r7, #15]
 80015da:	2023      	movs	r0, #35	; 0x23
 80015dc:	f000 fa54 	bl	8001a88 <MAGNETO_IO_Read>
 80015e0:	4603      	mov	r3, r0
 80015e2:	73bb      	strb	r3, [r7, #14]
 80015e4:	2028      	movs	r0, #40	; 0x28
 80015e6:	f000 fa4f 	bl	8001a88 <MAGNETO_IO_Read>
 80015ea:	4603      	mov	r3, r0
 80015ec:	723b      	strb	r3, [r7, #8]
 80015ee:	2029      	movs	r0, #41	; 0x29
 80015f0:	f000 fa4a 	bl	8001a88 <MAGNETO_IO_Read>
 80015f4:	4603      	mov	r3, r0
 80015f6:	727b      	strb	r3, [r7, #9]
 80015f8:	202a      	movs	r0, #42	; 0x2a
 80015fa:	f000 fa45 	bl	8001a88 <MAGNETO_IO_Read>
 80015fe:	4603      	mov	r3, r0
 8001600:	72bb      	strb	r3, [r7, #10]
 8001602:	202b      	movs	r0, #43	; 0x2b
 8001604:	f000 fa40 	bl	8001a88 <MAGNETO_IO_Read>
 8001608:	4603      	mov	r3, r0
 800160a:	72fb      	strb	r3, [r7, #11]
 800160c:	202c      	movs	r0, #44	; 0x2c
 800160e:	f000 fa3b 	bl	8001a88 <MAGNETO_IO_Read>
 8001612:	4603      	mov	r3, r0
 8001614:	733b      	strb	r3, [r7, #12]
 8001616:	202d      	movs	r0, #45	; 0x2d
 8001618:	f000 fa36 	bl	8001a88 <MAGNETO_IO_Read>
 800161c:	4603      	mov	r3, r0
 800161e:	737b      	strb	r3, [r7, #13]
 8001620:	7bbb      	ldrb	r3, [r7, #14]
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d023      	beq.n	8001672 <LSM303C_MagReadXYZ+0xa4>
 800162a:	2300      	movs	r3, #0
 800162c:	73fb      	strb	r3, [r7, #15]
 800162e:	e01c      	b.n	800166a <LSM303C_MagReadXYZ+0x9c>
 8001630:	7bfb      	ldrb	r3, [r7, #15]
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	f107 0210 	add.w	r2, r7, #16
 8001638:	4413      	add	r3, r2
 800163a:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800163e:	021b      	lsls	r3, r3, #8
 8001640:	b29a      	uxth	r2, r3
 8001642:	7bfb      	ldrb	r3, [r7, #15]
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	3301      	adds	r3, #1
 8001648:	f107 0110 	add.w	r1, r7, #16
 800164c:	440b      	add	r3, r1
 800164e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001652:	b29b      	uxth	r3, r3
 8001654:	4413      	add	r3, r2
 8001656:	b299      	uxth	r1, r3
 8001658:	7bfb      	ldrb	r3, [r7, #15]
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	4413      	add	r3, r2
 8001660:	b20a      	sxth	r2, r1
 8001662:	801a      	strh	r2, [r3, #0]
 8001664:	7bfb      	ldrb	r3, [r7, #15]
 8001666:	3301      	adds	r3, #1
 8001668:	73fb      	strb	r3, [r7, #15]
 800166a:	7bfb      	ldrb	r3, [r7, #15]
 800166c:	2b02      	cmp	r3, #2
 800166e:	d9df      	bls.n	8001630 <LSM303C_MagReadXYZ+0x62>
 8001670:	e022      	b.n	80016b8 <LSM303C_MagReadXYZ+0xea>
 8001672:	2300      	movs	r3, #0
 8001674:	73fb      	strb	r3, [r7, #15]
 8001676:	e01c      	b.n	80016b2 <LSM303C_MagReadXYZ+0xe4>
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	3301      	adds	r3, #1
 800167e:	f107 0210 	add.w	r2, r7, #16
 8001682:	4413      	add	r3, r2
 8001684:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001688:	021b      	lsls	r3, r3, #8
 800168a:	b29a      	uxth	r2, r3
 800168c:	7bfb      	ldrb	r3, [r7, #15]
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	f107 0110 	add.w	r1, r7, #16
 8001694:	440b      	add	r3, r1
 8001696:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800169a:	b29b      	uxth	r3, r3
 800169c:	4413      	add	r3, r2
 800169e:	b299      	uxth	r1, r3
 80016a0:	7bfb      	ldrb	r3, [r7, #15]
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	4413      	add	r3, r2
 80016a8:	b20a      	sxth	r2, r1
 80016aa:	801a      	strh	r2, [r3, #0]
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	3301      	adds	r3, #1
 80016b0:	73fb      	strb	r3, [r7, #15]
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d9df      	bls.n	8001678 <LSM303C_MagReadXYZ+0xaa>
 80016b8:	bf00      	nop
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <SPIx_Init>:
/**
  * @brief SPIx Bus initialization
  * @retval None
  */
static void SPIx_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80016c4:	481a      	ldr	r0, [pc, #104]	; (8001730 <SPIx_Init+0x70>)
 80016c6:	f003 f916 	bl	80048f6 <HAL_SPI_GetState>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d12c      	bne.n	800172a <SPIx_Init+0x6a>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 80016d0:	4b17      	ldr	r3, [pc, #92]	; (8001730 <SPIx_Init+0x70>)
 80016d2:	4a18      	ldr	r2, [pc, #96]	; (8001734 <SPIx_Init+0x74>)
 80016d4:	601a      	str	r2, [r3, #0]
    /* SPI baudrate is set to 10 MHz (PCLK1/SPI_BaudRatePrescaler = 80/8 = 10 MHz)
      to verify these constraints:
      lsm303c SPI interface max baudrate is 10MHz for write/read
      PCLK1 max frequency is set to 80 MHz
      */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80016d6:	4b16      	ldr	r3, [pc, #88]	; (8001730 <SPIx_Init+0x70>)
 80016d8:	2210      	movs	r2, #16
 80016da:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 80016dc:	4b14      	ldr	r3, [pc, #80]	; (8001730 <SPIx_Init+0x70>)
 80016de:	2200      	movs	r2, #0
 80016e0:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016e2:	4b13      	ldr	r3, [pc, #76]	; (8001730 <SPIx_Init+0x70>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016e8:	4b11      	ldr	r3, [pc, #68]	; (8001730 <SPIx_Init+0x70>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ee:	4b10      	ldr	r3, [pc, #64]	; (8001730 <SPIx_Init+0x70>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 80016f4:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <SPIx_Init+0x70>)
 80016f6:	2207      	movs	r2, #7
 80016f8:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 80016fa:	4b0d      	ldr	r3, [pc, #52]	; (8001730 <SPIx_Init+0x70>)
 80016fc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001700:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001702:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <SPIx_Init+0x70>)
 8001704:	2200      	movs	r2, #0
 8001706:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8001708:	4b09      	ldr	r3, [pc, #36]	; (8001730 <SPIx_Init+0x70>)
 800170a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800170e:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 8001710:	4b07      	ldr	r3, [pc, #28]	; (8001730 <SPIx_Init+0x70>)
 8001712:	2200      	movs	r2, #0
 8001714:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8001716:	4b06      	ldr	r3, [pc, #24]	; (8001730 <SPIx_Init+0x70>)
 8001718:	f44f 7282 	mov.w	r2, #260	; 0x104
 800171c:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 800171e:	4804      	ldr	r0, [pc, #16]	; (8001730 <SPIx_Init+0x70>)
 8001720:	f000 f80a 	bl	8001738 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001724:	4802      	ldr	r0, [pc, #8]	; (8001730 <SPIx_Init+0x70>)
 8001726:	f003 f843 	bl	80047b0 <HAL_SPI_Init>
  }
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	200000f8 	.word	0x200000f8
 8001734:	40003800 	.word	0x40003800

08001738 <SPIx_MspInit>:
  * @brief SPI MSP Init
  * @param hspi: SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08a      	sub	sp, #40	; 0x28
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  DISCOVERY_SPIx_CLOCK_ENABLE();
 8001740:	4b15      	ldr	r3, [pc, #84]	; (8001798 <SPIx_MspInit+0x60>)
 8001742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001744:	4a14      	ldr	r2, [pc, #80]	; (8001798 <SPIx_MspInit+0x60>)
 8001746:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800174a:	6593      	str	r3, [r2, #88]	; 0x58
 800174c:	4b12      	ldr	r3, [pc, #72]	; (8001798 <SPIx_MspInit+0x60>)
 800174e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001750:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001754:	613b      	str	r3, [r7, #16]
 8001756:	693b      	ldr	r3, [r7, #16]

  /* enable SPIx gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001758:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <SPIx_MspInit+0x60>)
 800175a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800175c:	4a0e      	ldr	r2, [pc, #56]	; (8001798 <SPIx_MspInit+0x60>)
 800175e:	f043 0308 	orr.w	r3, r3, #8
 8001762:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <SPIx_MspInit+0x60>)
 8001766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001768:	f003 0308 	and.w	r3, r3, #8
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPIx SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001770:	231a      	movs	r3, #26
 8001772:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001774:	2302      	movs	r3, #2
 8001776:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; // GPIO_PULLDOWN;
 8001778:	2300      	movs	r3, #0
 800177a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800177c:	2302      	movs	r3, #2
 800177e:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001780:	2305      	movs	r3, #5
 8001782:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8001784:	f107 0314 	add.w	r3, r7, #20
 8001788:	4619      	mov	r1, r3
 800178a:	4804      	ldr	r0, [pc, #16]	; (800179c <SPIx_MspInit+0x64>)
 800178c:	f001 f94e 	bl	8002a2c <HAL_GPIO_Init>
}
 8001790:	bf00      	nop
 8001792:	3728      	adds	r7, #40	; 0x28
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40021000 	.word	0x40021000
 800179c:	48000c00 	.word	0x48000c00

080017a0 <SPIx_Write>:
  * @brief  Sends a Byte through the SPI interface.
  * @param  Byte : Byte to send.
  * @retval none.
  */
static void SPIx_Write(uint8_t Byte)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
  /* Enable the SPI */
  __HAL_SPI_ENABLE(&SpiHandle);
 80017aa:	4b15      	ldr	r3, [pc, #84]	; (8001800 <SPIx_Write+0x60>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	4b13      	ldr	r3, [pc, #76]	; (8001800 <SPIx_Write+0x60>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017b8:	601a      	str	r2, [r3, #0]
  /* check TXE flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 80017ba:	bf00      	nop
 80017bc:	4b10      	ldr	r3, [pc, #64]	; (8001800 <SPIx_Write+0x60>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d1f8      	bne.n	80017bc <SPIx_Write+0x1c>

  /* Write the data */
  *((__IO uint8_t *)&SpiHandle.Instance->DR) = Byte;
 80017ca:	4b0d      	ldr	r3, [pc, #52]	; (8001800 <SPIx_Write+0x60>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	330c      	adds	r3, #12
 80017d0:	79fa      	ldrb	r2, [r7, #7]
 80017d2:	701a      	strb	r2, [r3, #0]

  /* Wait BSY flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 80017d4:	bf00      	nop
 80017d6:	4b0a      	ldr	r3, [pc, #40]	; (8001800 <SPIx_Write+0x60>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017e0:	2b80      	cmp	r3, #128	; 0x80
 80017e2:	d0f8      	beq.n	80017d6 <SPIx_Write+0x36>

  /* disable the SPI */
  __HAL_SPI_DISABLE(&SpiHandle);
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <SPIx_Write+0x60>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	4b05      	ldr	r3, [pc, #20]	; (8001800 <SPIx_Write+0x60>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80017f2:	601a      	str	r2, [r3, #0]
}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	200000f8 	.word	0x200000f8

08001804 <SPIx_Read>:
/**
  * @brief  Receives a Byte from the SPI bus.
  * @retval The received byte value
  */
static uint8_t SPIx_Read(void)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
  uint8_t receivedbyte;

  __HAL_SPI_ENABLE(&SpiHandle);
 800180a:	4b1e      	ldr	r3, [pc, #120]	; (8001884 <SPIx_Read+0x80>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4b1c      	ldr	r3, [pc, #112]	; (8001884 <SPIx_Read+0x80>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001818:	601a      	str	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800181a:	f3bf 8f4f 	dsb	sy
 800181e:	f3bf 8f4f 	dsb	sy
 8001822:	f3bf 8f4f 	dsb	sy
 8001826:	f3bf 8f4f 	dsb	sy
 800182a:	f3bf 8f4f 	dsb	sy
 800182e:	f3bf 8f4f 	dsb	sy
 8001832:	f3bf 8f4f 	dsb	sy
 8001836:	f3bf 8f4f 	dsb	sy
  __DSB();
  __DSB();
  __DSB();
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(&SpiHandle);
 800183a:	4b12      	ldr	r3, [pc, #72]	; (8001884 <SPIx_Read+0x80>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4b10      	ldr	r3, [pc, #64]	; (8001884 <SPIx_Read+0x80>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001848:	601a      	str	r2, [r3, #0]

  while ((SpiHandle.Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 800184a:	bf00      	nop
 800184c:	4b0d      	ldr	r3, [pc, #52]	; (8001884 <SPIx_Read+0x80>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b01      	cmp	r3, #1
 8001858:	d1f8      	bne.n	800184c <SPIx_Read+0x48>
  /* read the received data */
  receivedbyte = *(__IO uint8_t *)&SpiHandle.Instance->DR;
 800185a:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <SPIx_Read+0x80>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	330c      	adds	r3, #12
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	71fb      	strb	r3, [r7, #7]

  /* Wait for the BSY flag reset */
  while ((SpiHandle.Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8001864:	bf00      	nop
 8001866:	4b07      	ldr	r3, [pc, #28]	; (8001884 <SPIx_Read+0x80>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001870:	2b80      	cmp	r3, #128	; 0x80
 8001872:	d0f8      	beq.n	8001866 <SPIx_Read+0x62>


  return receivedbyte;
 8001874:	79fb      	ldrb	r3, [r7, #7]
}
 8001876:	4618      	mov	r0, r3
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	200000f8 	.word	0x200000f8

08001888 <ACCELERO_IO_Init>:
/**
  * @brief  Configures COMPASS/ACCELEROMETER io interface.
  * @retval None
  */
void ACCELERO_IO_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  ACCELERO_CS_GPIO_CLK_ENABLE();
 800188e:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <ACCELERO_IO_Init+0x50>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001892:	4a11      	ldr	r2, [pc, #68]	; (80018d8 <ACCELERO_IO_Init+0x50>)
 8001894:	f043 0310 	orr.w	r3, r3, #16
 8001898:	64d3      	str	r3, [r2, #76]	; 0x4c
 800189a:	4b0f      	ldr	r3, [pc, #60]	; (80018d8 <ACCELERO_IO_Init+0x50>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189e:	f003 0310 	and.w	r3, r3, #16
 80018a2:	603b      	str	r3, [r7, #0]
 80018a4:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStructure.Pin = ACCELERO_CS_PIN;
 80018a6:	2301      	movs	r3, #1
 80018a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80018aa:	2301      	movs	r3, #1
 80018ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b2:	2303      	movs	r3, #3
 80018b4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(ACCELERO_CS_GPIO_PORT, &GPIO_InitStructure);
 80018b6:	1d3b      	adds	r3, r7, #4
 80018b8:	4619      	mov	r1, r3
 80018ba:	4808      	ldr	r0, [pc, #32]	; (80018dc <ACCELERO_IO_Init+0x54>)
 80018bc:	f001 f8b6 	bl	8002a2c <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  ACCELERO_CS_HIGH();
 80018c0:	2201      	movs	r2, #1
 80018c2:	2101      	movs	r1, #1
 80018c4:	4805      	ldr	r0, [pc, #20]	; (80018dc <ACCELERO_IO_Init+0x54>)
 80018c6:	f001 fa71 	bl	8002dac <HAL_GPIO_WritePin>

  SPIx_Init();
 80018ca:	f7ff fef9 	bl	80016c0 <SPIx_Init>
}
 80018ce:	bf00      	nop
 80018d0:	3718      	adds	r7, #24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40021000 	.word	0x40021000
 80018dc:	48001000 	.word	0x48001000

080018e0 <ACCELERO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void ACCELERO_IO_Write(uint8_t RegisterAddr, uint8_t Value)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	460a      	mov	r2, r1
 80018ea:	71fb      	strb	r3, [r7, #7]
 80018ec:	4613      	mov	r3, r2
 80018ee:	71bb      	strb	r3, [r7, #6]
  ACCELERO_CS_LOW();
 80018f0:	2200      	movs	r2, #0
 80018f2:	2101      	movs	r1, #1
 80018f4:	4811      	ldr	r0, [pc, #68]	; (800193c <ACCELERO_IO_Write+0x5c>)
 80018f6:	f001 fa59 	bl	8002dac <HAL_GPIO_WritePin>
  __SPI_DIRECTION_1LINE_TX(&SpiHandle);
 80018fa:	4b11      	ldr	r3, [pc, #68]	; (8001940 <ACCELERO_IO_Write+0x60>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <ACCELERO_IO_Write+0x60>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	4b0d      	ldr	r3, [pc, #52]	; (8001940 <ACCELERO_IO_Write+0x60>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4b0b      	ldr	r3, [pc, #44]	; (8001940 <ACCELERO_IO_Write+0x60>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001918:	601a      	str	r2, [r3, #0]
  /* call SPI Read data bus function */
  SPIx_Write(RegisterAddr);
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff3f 	bl	80017a0 <SPIx_Write>
  SPIx_Write(Value);
 8001922:	79bb      	ldrb	r3, [r7, #6]
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ff3b 	bl	80017a0 <SPIx_Write>
  ACCELERO_CS_HIGH();
 800192a:	2201      	movs	r2, #1
 800192c:	2101      	movs	r1, #1
 800192e:	4803      	ldr	r0, [pc, #12]	; (800193c <ACCELERO_IO_Write+0x5c>)
 8001930:	f001 fa3c 	bl	8002dac <HAL_GPIO_WritePin>
}
 8001934:	bf00      	nop
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	48001000 	.word	0x48001000
 8001940:	200000f8 	.word	0x200000f8

08001944 <ACCELERO_IO_Read>:
  * @brief  Reads a block of data from the COMPASS / ACCELEROMETER.
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */
uint8_t ACCELERO_IO_Read(uint8_t RegisterAddr)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	71fb      	strb	r3, [r7, #7]
  RegisterAddr = RegisterAddr | ((uint8_t)0x80);
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001954:	71fb      	strb	r3, [r7, #7]
  ACCELERO_CS_LOW();
 8001956:	2200      	movs	r2, #0
 8001958:	2101      	movs	r1, #1
 800195a:	481a      	ldr	r0, [pc, #104]	; (80019c4 <ACCELERO_IO_Read+0x80>)
 800195c:	f001 fa26 	bl	8002dac <HAL_GPIO_WritePin>
  __SPI_DIRECTION_1LINE_TX(&SpiHandle);
 8001960:	4b19      	ldr	r3, [pc, #100]	; (80019c8 <ACCELERO_IO_Read+0x84>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	4b18      	ldr	r3, [pc, #96]	; (80019c8 <ACCELERO_IO_Read+0x84>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <ACCELERO_IO_Read+0x84>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	4b14      	ldr	r3, [pc, #80]	; (80019c8 <ACCELERO_IO_Read+0x84>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800197e:	601a      	str	r2, [r3, #0]
  SPIx_Write(RegisterAddr);
 8001980:	79fb      	ldrb	r3, [r7, #7]
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff ff0c 	bl	80017a0 <SPIx_Write>
  __SPI_DIRECTION_1LINE_RX(&SpiHandle);
 8001988:	4b0f      	ldr	r3, [pc, #60]	; (80019c8 <ACCELERO_IO_Read+0x84>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	4b0e      	ldr	r3, [pc, #56]	; (80019c8 <ACCELERO_IO_Read+0x84>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <ACCELERO_IO_Read+0x84>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	4b0a      	ldr	r3, [pc, #40]	; (80019c8 <ACCELERO_IO_Read+0x84>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80019a6:	601a      	str	r2, [r3, #0]
  uint8_t val = SPIx_Read();
 80019a8:	f7ff ff2c 	bl	8001804 <SPIx_Read>
 80019ac:	4603      	mov	r3, r0
 80019ae:	73fb      	strb	r3, [r7, #15]
  ACCELERO_CS_HIGH();
 80019b0:	2201      	movs	r2, #1
 80019b2:	2101      	movs	r1, #1
 80019b4:	4803      	ldr	r0, [pc, #12]	; (80019c4 <ACCELERO_IO_Read+0x80>)
 80019b6:	f001 f9f9 	bl	8002dac <HAL_GPIO_WritePin>
  return val;
 80019ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3710      	adds	r7, #16
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	48001000 	.word	0x48001000
 80019c8:	200000f8 	.word	0x200000f8

080019cc <MAGNETO_IO_Init>:
/**
  * @brief  Configures COMPASS/MAGNETO SPI interface.
  * @retval None
  */
void MAGNETO_IO_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  MAGNETO_CS_GPIO_CLK_ENABLE();
 80019d2:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <MAGNETO_IO_Init+0x50>)
 80019d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d6:	4a11      	ldr	r2, [pc, #68]	; (8001a1c <MAGNETO_IO_Init+0x50>)
 80019d8:	f043 0304 	orr.w	r3, r3, #4
 80019dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019de:	4b0f      	ldr	r3, [pc, #60]	; (8001a1c <MAGNETO_IO_Init+0x50>)
 80019e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e2:	f003 0304 	and.w	r3, r3, #4
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStructure.Pin = MAGNETO_CS_PIN;
 80019ea:	2301      	movs	r3, #1
 80019ec:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80019ee:	2301      	movs	r3, #1
 80019f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f6:	2303      	movs	r3, #3
 80019f8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(MAGNETO_CS_GPIO_PORT, &GPIO_InitStructure);
 80019fa:	1d3b      	adds	r3, r7, #4
 80019fc:	4619      	mov	r1, r3
 80019fe:	4808      	ldr	r0, [pc, #32]	; (8001a20 <MAGNETO_IO_Init+0x54>)
 8001a00:	f001 f814 	bl	8002a2c <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  MAGNETO_CS_HIGH();
 8001a04:	2201      	movs	r2, #1
 8001a06:	2101      	movs	r1, #1
 8001a08:	4805      	ldr	r0, [pc, #20]	; (8001a20 <MAGNETO_IO_Init+0x54>)
 8001a0a:	f001 f9cf 	bl	8002dac <HAL_GPIO_WritePin>

  SPIx_Init();
 8001a0e:	f7ff fe57 	bl	80016c0 <SPIx_Init>
}
 8001a12:	bf00      	nop
 8001a14:	3718      	adds	r7, #24
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	48000800 	.word	0x48000800

08001a24 <MAGNETO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS/MAGNETO register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void MAGNETO_IO_Write(uint8_t RegisterAddr, uint8_t Value)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	460a      	mov	r2, r1
 8001a2e:	71fb      	strb	r3, [r7, #7]
 8001a30:	4613      	mov	r3, r2
 8001a32:	71bb      	strb	r3, [r7, #6]
  MAGNETO_CS_LOW();
 8001a34:	2200      	movs	r2, #0
 8001a36:	2101      	movs	r1, #1
 8001a38:	4811      	ldr	r0, [pc, #68]	; (8001a80 <MAGNETO_IO_Write+0x5c>)
 8001a3a:	f001 f9b7 	bl	8002dac <HAL_GPIO_WritePin>
  __SPI_DIRECTION_1LINE_TX(&SpiHandle);
 8001a3e:	4b11      	ldr	r3, [pc, #68]	; (8001a84 <MAGNETO_IO_Write+0x60>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <MAGNETO_IO_Write+0x60>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	; (8001a84 <MAGNETO_IO_Write+0x60>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <MAGNETO_IO_Write+0x60>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001a5c:	601a      	str	r2, [r3, #0]
  /* call SPI Read data bus function */
  SPIx_Write(RegisterAddr);
 8001a5e:	79fb      	ldrb	r3, [r7, #7]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff fe9d 	bl	80017a0 <SPIx_Write>
  SPIx_Write(Value);
 8001a66:	79bb      	ldrb	r3, [r7, #6]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff fe99 	bl	80017a0 <SPIx_Write>
  MAGNETO_CS_HIGH();
 8001a6e:	2201      	movs	r2, #1
 8001a70:	2101      	movs	r1, #1
 8001a72:	4803      	ldr	r0, [pc, #12]	; (8001a80 <MAGNETO_IO_Write+0x5c>)
 8001a74:	f001 f99a 	bl	8002dac <HAL_GPIO_WritePin>
}
 8001a78:	bf00      	nop
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	48000800 	.word	0x48000800
 8001a84:	200000f8 	.word	0x200000f8

08001a88 <MAGNETO_IO_Read>:
  * @brief  Reads a block of data from the COMPASS/MAGNETO.
  * @param  RegisterAddr : specifies the COMPASS/MAGNETO internal address register to read from
  * @retval ACCELEROMETER register value
  */
uint8_t MAGNETO_IO_Read(uint8_t RegisterAddr)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	71fb      	strb	r3, [r7, #7]
  MAGNETO_CS_LOW();
 8001a92:	2200      	movs	r2, #0
 8001a94:	2101      	movs	r1, #1
 8001a96:	481c      	ldr	r0, [pc, #112]	; (8001b08 <MAGNETO_IO_Read+0x80>)
 8001a98:	f001 f988 	bl	8002dac <HAL_GPIO_WritePin>
  __SPI_DIRECTION_1LINE_TX(&SpiHandle);
 8001a9c:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <MAGNETO_IO_Read+0x84>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <MAGNETO_IO_Read+0x84>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	4b17      	ldr	r3, [pc, #92]	; (8001b0c <MAGNETO_IO_Read+0x84>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	4b16      	ldr	r3, [pc, #88]	; (8001b0c <MAGNETO_IO_Read+0x84>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001aba:	601a      	str	r2, [r3, #0]
  SPIx_Write(RegisterAddr | 0x80);
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff fe6b 	bl	80017a0 <SPIx_Write>
  __SPI_DIRECTION_1LINE_RX(&SpiHandle);
 8001aca:	4b10      	ldr	r3, [pc, #64]	; (8001b0c <MAGNETO_IO_Read+0x84>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <MAGNETO_IO_Read+0x84>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <MAGNETO_IO_Read+0x84>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <MAGNETO_IO_Read+0x84>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ae8:	601a      	str	r2, [r3, #0]
  uint8_t val = SPIx_Read();
 8001aea:	f7ff fe8b 	bl	8001804 <SPIx_Read>
 8001aee:	4603      	mov	r3, r0
 8001af0:	73fb      	strb	r3, [r7, #15]
  MAGNETO_CS_HIGH();
 8001af2:	2201      	movs	r2, #1
 8001af4:	2101      	movs	r1, #1
 8001af6:	4804      	ldr	r0, [pc, #16]	; (8001b08 <MAGNETO_IO_Read+0x80>)
 8001af8:	f001 f958 	bl	8002dac <HAL_GPIO_WritePin>
  return val;
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	48000800 	.word	0x48000800
 8001b0c:	200000f8 	.word	0x200000f8

08001b10 <BSP_COMPASS_Init>:
/**
  * @brief  Initialize the COMPASS.
  * @retval COMPASS_OK or COMPASS_ERROR
  */
COMPASS_StatusTypeDef BSP_COMPASS_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
  COMPASS_StatusTypeDef ret = COMPASS_OK;
 8001b16:	2300      	movs	r3, #0
 8001b18:	77fb      	strb	r3, [r7, #31]
  uint16_t ctrl = 0x0000;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	83bb      	strh	r3, [r7, #28]
  ACCELERO_InitTypeDef LSM303C_InitStructure;
  ACCELERO_FilterConfigTypeDef LSM303C_FilterStructure;
  MAGNETO_InitTypeDef LSM303C_InitStructureMag;

  if (Lsm303cDrv_accelero.ReadID() != LMS303C_ACC_ID)
 8001b1e:	4b35      	ldr	r3, [pc, #212]	; (8001bf4 <BSP_COMPASS_Init+0xe4>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	4798      	blx	r3
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b41      	cmp	r3, #65	; 0x41
 8001b28:	d002      	beq.n	8001b30 <BSP_COMPASS_Init+0x20>
  {
    ret = COMPASS_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	77fb      	strb	r3, [r7, #31]
 8001b2e:	e03f      	b.n	8001bb0 <BSP_COMPASS_Init+0xa0>
  }
  else
  {
    /* Initialize the COMPASS accelerometer driver structure */
    AccelerometerDrv = &Lsm303cDrv_accelero;
 8001b30:	4b31      	ldr	r3, [pc, #196]	; (8001bf8 <BSP_COMPASS_Init+0xe8>)
 8001b32:	4a30      	ldr	r2, [pc, #192]	; (8001bf4 <BSP_COMPASS_Init+0xe4>)
 8001b34:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the COMPASS accelerometer structure */
    LSM303C_InitStructure.AccOutput_DataRate = LSM303C_ACC_ODR_50_HZ;
 8001b36:	2320      	movs	r3, #32
 8001b38:	757b      	strb	r3, [r7, #21]
    LSM303C_InitStructure.Axes_Enable = LSM303C_ACC_AXES_ENABLE;
 8001b3a:	2307      	movs	r3, #7
 8001b3c:	75bb      	strb	r3, [r7, #22]
    LSM303C_InitStructure.AccFull_Scale = LSM303C_ACC_FULLSCALE_2G;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	76bb      	strb	r3, [r7, #26]
    LSM303C_InitStructure.BlockData_Update = LSM303C_ACC_BDU_CONTINUOUS;
 8001b42:	2300      	movs	r3, #0
 8001b44:	763b      	strb	r3, [r7, #24]
    LSM303C_InitStructure.High_Resolution = LSM303C_ACC_HR_DISABLE;
 8001b46:	2300      	movs	r3, #0
 8001b48:	75fb      	strb	r3, [r7, #23]
    LSM303C_InitStructure.Communication_Mode = LSM303C_ACC_SPI_MODE;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	76fb      	strb	r3, [r7, #27]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (LSM303C_InitStructure.High_Resolution | LSM303C_InitStructure.AccOutput_DataRate | \
 8001b4e:	7dfa      	ldrb	r2, [r7, #23]
 8001b50:	7d7b      	ldrb	r3, [r7, #21]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	b2da      	uxtb	r2, r3
            LSM303C_InitStructure.Axes_Enable | LSM303C_InitStructure.BlockData_Update);
 8001b56:	7dbb      	ldrb	r3, [r7, #22]
    ctrl = (LSM303C_InitStructure.High_Resolution | LSM303C_InitStructure.AccOutput_DataRate | \
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	b2da      	uxtb	r2, r3
            LSM303C_InitStructure.Axes_Enable | LSM303C_InitStructure.BlockData_Update);
 8001b5c:	7e3b      	ldrb	r3, [r7, #24]
    ctrl = (LSM303C_InitStructure.High_Resolution | LSM303C_InitStructure.AccOutput_DataRate | \
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	83bb      	strh	r3, [r7, #28]

    ctrl |= (LSM303C_InitStructure.AccFull_Scale | LSM303C_InitStructure.Communication_Mode) << 8;
 8001b64:	7eba      	ldrb	r2, [r7, #26]
 8001b66:	7efb      	ldrb	r3, [r7, #27]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	021b      	lsls	r3, r3, #8
 8001b6e:	b21a      	sxth	r2, r3
 8001b70:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	b21b      	sxth	r3, r3
 8001b78:	83bb      	strh	r3, [r7, #28]

    /* Configure the COMPASS accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001b7a:	4b1f      	ldr	r3, [pc, #124]	; (8001bf8 <BSP_COMPASS_Init+0xe8>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	8bba      	ldrh	r2, [r7, #28]
 8001b82:	4610      	mov	r0, r2
 8001b84:	4798      	blx	r3

    /* Fill the COMPASS accelerometer HPF structure */
    LSM303C_FilterStructure.HighPassFilter_Mode_Selection = LSM303C_ACC_HPM_NORMAL_MODE;
 8001b86:	2300      	movs	r3, #0
 8001b88:	733b      	strb	r3, [r7, #12]
    LSM303C_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303C_ACC_DFC1_ODRDIV50;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	737b      	strb	r3, [r7, #13]
    LSM303C_FilterStructure.HighPassFilter_Stat = LSM303C_ACC_HPI2S_INT1_DISABLE | LSM303C_ACC_HPI2S_INT2_DISABLE;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	747b      	strb	r3, [r7, #17]

    /* Configure MEMS: mode, cutoff frequency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t)(LSM303C_FilterStructure.HighPassFilter_Mode_Selection | \
 8001b92:	7b3a      	ldrb	r2, [r7, #12]
                     LSM303C_FilterStructure.HighPassFilter_CutOff_Frequency | \
 8001b94:	7b7b      	ldrb	r3, [r7, #13]
    ctrl = (uint8_t)(LSM303C_FilterStructure.HighPassFilter_Mode_Selection | \
 8001b96:	4313      	orrs	r3, r2
 8001b98:	b2da      	uxtb	r2, r3
                     LSM303C_FilterStructure.HighPassFilter_Stat);
 8001b9a:	7c7b      	ldrb	r3, [r7, #17]
    ctrl = (uint8_t)(LSM303C_FilterStructure.HighPassFilter_Mode_Selection | \
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	83bb      	strh	r3, [r7, #28]

    /* Configure the COMPASS accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8001ba2:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <BSP_COMPASS_Init+0xe8>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba8:	8bba      	ldrh	r2, [r7, #28]
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	4610      	mov	r0, r2
 8001bae:	4798      	blx	r3
  }

  if (Lsm303cDrv_magneto.ReadID() != LMS303C_MAG_ID)
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <BSP_COMPASS_Init+0xec>)
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	4798      	blx	r3
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b3d      	cmp	r3, #61	; 0x3d
 8001bba:	d002      	beq.n	8001bc2 <BSP_COMPASS_Init+0xb2>
  {
    ret = COMPASS_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	77fb      	strb	r3, [r7, #31]
 8001bc0:	e013      	b.n	8001bea <BSP_COMPASS_Init+0xda>
  }
  else
  {
    /* Initialize the COMPASS magnetometer driver structure */
    MagnetoDrv = &Lsm303cDrv_magneto;
 8001bc2:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <BSP_COMPASS_Init+0xf0>)
 8001bc4:	4a0d      	ldr	r2, [pc, #52]	; (8001bfc <BSP_COMPASS_Init+0xec>)
 8001bc6:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the COMPASS magnetometer structure */
    LSM303C_InitStructureMag.Register1 = LSM303C_MAG_TEMPSENSOR_DISABLE | LSM303C_MAG_OM_XY_ULTRAHIGH | LSM303C_MAG_ODR_40_HZ;
 8001bc8:	2378      	movs	r3, #120	; 0x78
 8001bca:	713b      	strb	r3, [r7, #4]
    LSM303C_InitStructureMag.Register2 = LSM303C_MAG_FS_16_GA | LSM303C_MAG_REBOOT_DEFAULT | LSM303C_MAG_SOFT_RESET_DEFAULT;
 8001bcc:	2360      	movs	r3, #96	; 0x60
 8001bce:	717b      	strb	r3, [r7, #5]
    LSM303C_InitStructureMag.Register3 = LSM303C_MAG_SPI_MODE | LSM303C_MAG_CONFIG_NORMAL_MODE | LSM303C_MAG_CONTINUOUS_MODE;
 8001bd0:	2304      	movs	r3, #4
 8001bd2:	71bb      	strb	r3, [r7, #6]
    LSM303C_InitStructureMag.Register4 = LSM303C_MAG_OM_Z_ULTRAHIGH | LSM303C_MAG_BLE_LSB;
 8001bd4:	230c      	movs	r3, #12
 8001bd6:	71fb      	strb	r3, [r7, #7]
    LSM303C_InitStructureMag.Register5 = LSM303C_MAG_BDU_CONTINUOUS;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	723b      	strb	r3, [r7, #8]
    /* Configure the COMPASS magnetometer main parameters */
    MagnetoDrv->Init(LSM303C_InitStructureMag);
 8001bdc:	4b08      	ldr	r3, [pc, #32]	; (8001c00 <BSP_COMPASS_Init+0xf0>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	1d3a      	adds	r2, r7, #4
 8001be4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001be8:	4798      	blx	r3
  }

  return ret;
 8001bea:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3720      	adds	r7, #32
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20000004 	.word	0x20000004
 8001bf8:	2000015c 	.word	0x2000015c
 8001bfc:	20000038 	.word	0x20000038
 8001c00:	20000160 	.word	0x20000160

08001c04 <BSP_COMPASS_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_COMPASS_AccGetXYZ(int16_t *pDataXYZ)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  if (AccelerometerDrv != NULL)
 8001c0c:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <BSP_COMPASS_AccGetXYZ+0x2c>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d009      	beq.n	8001c28 <BSP_COMPASS_AccGetXYZ+0x24>
  {
    if (AccelerometerDrv->GetXYZ != NULL)
 8001c14:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <BSP_COMPASS_AccGetXYZ+0x2c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d004      	beq.n	8001c28 <BSP_COMPASS_AccGetXYZ+0x24>
    {
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8001c1e:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <BSP_COMPASS_AccGetXYZ+0x2c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	4798      	blx	r3
    }
  }
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	2000015c 	.word	0x2000015c

08001c34 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8001c38:	4b19      	ldr	r3, [pc, #100]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c3a:	4a1a      	ldr	r2, [pc, #104]	; (8001ca4 <BSP_LCD_GLASS_Init+0x70>)
 8001c3c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8001c3e:	4b18      	ldr	r3, [pc, #96]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8001c44:	4b16      	ldr	r3, [pc, #88]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c46:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001c4a:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8001c4c:	4b14      	ldr	r3, [pc, #80]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c4e:	220c      	movs	r2, #12
 8001c50:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8001c52:	4b13      	ldr	r3, [pc, #76]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c54:	2240      	movs	r2, #64	; 0x40
 8001c56:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8001c58:	4b11      	ldr	r3, [pc, #68]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8001c5e:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c60:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8001c64:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8001c66:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c6e:	2240      	movs	r2, #64	; 0x40
 8001c70:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8001c72:	4b0b      	ldr	r3, [pc, #44]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8001c78:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8001c7e:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c80:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c84:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8001c86:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8001c8c:	4804      	ldr	r0, [pc, #16]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c8e:	f000 f839 	bl	8001d04 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8001c92:	4803      	ldr	r0, [pc, #12]	; (8001ca0 <BSP_LCD_GLASS_Init+0x6c>)
 8001c94:	f001 f8a2 	bl	8002ddc <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8001c98:	f000 f82a 	bl	8001cf0 <BSP_LCD_GLASS_Clear>
}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20000330 	.word	0x20000330
 8001ca4:	40002400 	.word	0x40002400

08001ca8 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001cb4:	e00b      	b.n	8001cce <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	2100      	movs	r1, #0
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 f9b1 	bl	8002024 <WriteChar>

    /* Point on the next character */
    ptr++;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d002      	beq.n	8001cdc <BSP_LCD_GLASS_DisplayString+0x34>
 8001cd6:	7bfb      	ldrb	r3, [r7, #15]
 8001cd8:	2b05      	cmp	r3, #5
 8001cda:	d9ec      	bls.n	8001cb6 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001cdc:	4803      	ldr	r0, [pc, #12]	; (8001cec <BSP_LCD_GLASS_DisplayString+0x44>)
 8001cde:	f001 f9ee 	bl	80030be <HAL_LCD_UpdateDisplayRequest>
}
 8001ce2:	bf00      	nop
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000330 	.word	0x20000330

08001cf0 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8001cf4:	4802      	ldr	r0, [pc, #8]	; (8001d00 <BSP_LCD_GLASS_Clear+0x10>)
 8001cf6:	f001 f98c 	bl	8003012 <HAL_LCD_Clear>
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000330 	.word	0x20000330

08001d04 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b0c0      	sub	sp, #256	; 0x100
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001d0c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001d1c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001d20:	2244      	movs	r2, #68	; 0x44
 8001d22:	2100      	movs	r1, #0
 8001d24:	4618      	mov	r0, r3
 8001d26:	f004 f961 	bl	8005fec <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001d2a:	f107 0320 	add.w	r3, r7, #32
 8001d2e:	2288      	movs	r2, #136	; 0x88
 8001d30:	2100      	movs	r1, #0
 8001d32:	4618      	mov	r0, r3
 8001d34:	f004 f95a 	bl	8005fec <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d38:	4b51      	ldr	r3, [pc, #324]	; (8001e80 <LCD_MspInit+0x17c>)
 8001d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3c:	4a50      	ldr	r2, [pc, #320]	; (8001e80 <LCD_MspInit+0x17c>)
 8001d3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d42:	6593      	str	r3, [r2, #88]	; 0x58
 8001d44:	4b4e      	ldr	r3, [pc, #312]	; (8001e80 <LCD_MspInit+0x17c>)
 8001d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d4c:	61fb      	str	r3, [r7, #28]
 8001d4e:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001d50:	2304      	movs	r3, #4
 8001d52:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8001d56:	2300      	movs	r3, #0
 8001d58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8001d62:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001d66:	4618      	mov	r0, r3
 8001d68:	f001 fa78 	bl	800325c <HAL_RCC_OscConfig>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d000      	beq.n	8001d74 <LCD_MspInit+0x70>
  {
    while (1);
 8001d72:	e7fe      	b.n	8001d72 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001d74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d78:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001d7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001d82:	f107 0320 	add.w	r3, r7, #32
 8001d86:	4618      	mov	r0, r3
 8001d88:	f002 f852 	bl	8003e30 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8c:	4b3c      	ldr	r3, [pc, #240]	; (8001e80 <LCD_MspInit+0x17c>)
 8001d8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d90:	4a3b      	ldr	r2, [pc, #236]	; (8001e80 <LCD_MspInit+0x17c>)
 8001d92:	f043 0301 	orr.w	r3, r3, #1
 8001d96:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d98:	4b39      	ldr	r3, [pc, #228]	; (8001e80 <LCD_MspInit+0x17c>)
 8001d9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	61bb      	str	r3, [r7, #24]
 8001da2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da4:	4b36      	ldr	r3, [pc, #216]	; (8001e80 <LCD_MspInit+0x17c>)
 8001da6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da8:	4a35      	ldr	r2, [pc, #212]	; (8001e80 <LCD_MspInit+0x17c>)
 8001daa:	f043 0302 	orr.w	r3, r3, #2
 8001dae:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001db0:	4b33      	ldr	r3, [pc, #204]	; (8001e80 <LCD_MspInit+0x17c>)
 8001db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	617b      	str	r3, [r7, #20]
 8001dba:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dbc:	4b30      	ldr	r3, [pc, #192]	; (8001e80 <LCD_MspInit+0x17c>)
 8001dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc0:	4a2f      	ldr	r2, [pc, #188]	; (8001e80 <LCD_MspInit+0x17c>)
 8001dc2:	f043 0304 	orr.w	r3, r3, #4
 8001dc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dc8:	4b2d      	ldr	r3, [pc, #180]	; (8001e80 <LCD_MspInit+0x17c>)
 8001dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dd4:	4b2a      	ldr	r3, [pc, #168]	; (8001e80 <LCD_MspInit+0x17c>)
 8001dd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd8:	4a29      	ldr	r2, [pc, #164]	; (8001e80 <LCD_MspInit+0x17c>)
 8001dda:	f043 0308 	orr.w	r3, r3, #8
 8001dde:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001de0:	4b27      	ldr	r3, [pc, #156]	; (8001e80 <LCD_MspInit+0x17c>)
 8001de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de4:	f003 0308 	and.w	r3, r3, #8
 8001de8:	60fb      	str	r3, [r7, #12]
 8001dea:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8001dec:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8001df0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001df4:	2302      	movs	r3, #2
 8001df6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e00:	2303      	movs	r3, #3
 8001e02:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001e06:	230b      	movs	r3, #11
 8001e08:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001e0c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001e10:	4619      	mov	r1, r3
 8001e12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e16:	f000 fe09 	bl	8002a2c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001e1a:	f24f 2333 	movw	r3, #62003	; 0xf233
 8001e1e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001e22:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001e26:	4619      	mov	r1, r3
 8001e28:	4816      	ldr	r0, [pc, #88]	; (8001e84 <LCD_MspInit+0x180>)
 8001e2a:	f000 fdff 	bl	8002a2c <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001e2e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001e32:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001e36:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4812      	ldr	r0, [pc, #72]	; (8001e88 <LCD_MspInit+0x184>)
 8001e3e:	f000 fdf5 	bl	8002a2c <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8001e42:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001e46:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8001e4a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001e4e:	4619      	mov	r1, r3
 8001e50:	480e      	ldr	r0, [pc, #56]	; (8001e8c <LCD_MspInit+0x188>)
 8001e52:	f000 fdeb 	bl	8002a2c <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8001e56:	2002      	movs	r0, #2
 8001e58:	f000 fce0 	bl	800281c <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8001e5c:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <LCD_MspInit+0x17c>)
 8001e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e60:	4a07      	ldr	r2, [pc, #28]	; (8001e80 <LCD_MspInit+0x17c>)
 8001e62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e66:	6593      	str	r3, [r2, #88]	; 0x58
 8001e68:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <LCD_MspInit+0x17c>)
 8001e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e70:	60bb      	str	r3, [r7, #8]
 8001e72:	68bb      	ldr	r3, [r7, #8]
}
 8001e74:	bf00      	nop
 8001e76:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40021000 	.word	0x40021000
 8001e84:	48000400 	.word	0x48000400
 8001e88:	48000800 	.word	0x48000800
 8001e8c:	48000c00 	.word	0x48000c00

08001e90 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	70fb      	strb	r3, [r7, #3]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	737b      	strb	r3, [r7, #13]
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b2f      	cmp	r3, #47	; 0x2f
 8001eb2:	d04d      	beq.n	8001f50 <Convert+0xc0>
 8001eb4:	2b2f      	cmp	r3, #47	; 0x2f
 8001eb6:	dc11      	bgt.n	8001edc <Convert+0x4c>
 8001eb8:	2b29      	cmp	r3, #41	; 0x29
 8001eba:	d02e      	beq.n	8001f1a <Convert+0x8a>
 8001ebc:	2b29      	cmp	r3, #41	; 0x29
 8001ebe:	dc06      	bgt.n	8001ece <Convert+0x3e>
 8001ec0:	2b25      	cmp	r3, #37	; 0x25
 8001ec2:	d04c      	beq.n	8001f5e <Convert+0xce>
 8001ec4:	2b28      	cmp	r3, #40	; 0x28
 8001ec6:	d025      	beq.n	8001f14 <Convert+0x84>
 8001ec8:	2b20      	cmp	r3, #32
 8001eca:	d01c      	beq.n	8001f06 <Convert+0x76>
 8001ecc:	e057      	b.n	8001f7e <Convert+0xee>
 8001ece:	2b2b      	cmp	r3, #43	; 0x2b
 8001ed0:	d03a      	beq.n	8001f48 <Convert+0xb8>
 8001ed2:	2b2b      	cmp	r3, #43	; 0x2b
 8001ed4:	db1a      	blt.n	8001f0c <Convert+0x7c>
 8001ed6:	2b2d      	cmp	r3, #45	; 0x2d
 8001ed8:	d032      	beq.n	8001f40 <Convert+0xb0>
 8001eda:	e050      	b.n	8001f7e <Convert+0xee>
 8001edc:	2b6d      	cmp	r3, #109	; 0x6d
 8001ede:	d023      	beq.n	8001f28 <Convert+0x98>
 8001ee0:	2b6d      	cmp	r3, #109	; 0x6d
 8001ee2:	dc04      	bgt.n	8001eee <Convert+0x5e>
 8001ee4:	2b39      	cmp	r3, #57	; 0x39
 8001ee6:	dd42      	ble.n	8001f6e <Convert+0xde>
 8001ee8:	2b64      	cmp	r3, #100	; 0x64
 8001eea:	d019      	beq.n	8001f20 <Convert+0x90>
 8001eec:	e047      	b.n	8001f7e <Convert+0xee>
 8001eee:	2bb0      	cmp	r3, #176	; 0xb0
 8001ef0:	d031      	beq.n	8001f56 <Convert+0xc6>
 8001ef2:	2bb0      	cmp	r3, #176	; 0xb0
 8001ef4:	dc02      	bgt.n	8001efc <Convert+0x6c>
 8001ef6:	2b6e      	cmp	r3, #110	; 0x6e
 8001ef8:	d01a      	beq.n	8001f30 <Convert+0xa0>
 8001efa:	e040      	b.n	8001f7e <Convert+0xee>
 8001efc:	2bb5      	cmp	r3, #181	; 0xb5
 8001efe:	d01b      	beq.n	8001f38 <Convert+0xa8>
 8001f00:	2bff      	cmp	r3, #255	; 0xff
 8001f02:	d030      	beq.n	8001f66 <Convert+0xd6>
 8001f04:	e03b      	b.n	8001f7e <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8001f06:	2300      	movs	r3, #0
 8001f08:	81fb      	strh	r3, [r7, #14]
      break;
 8001f0a:	e057      	b.n	8001fbc <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8001f0c:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001f10:	81fb      	strh	r3, [r7, #14]
      break;
 8001f12:	e053      	b.n	8001fbc <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8001f14:	2328      	movs	r3, #40	; 0x28
 8001f16:	81fb      	strh	r3, [r7, #14]
      break;
 8001f18:	e050      	b.n	8001fbc <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001f1a:	2311      	movs	r3, #17
 8001f1c:	81fb      	strh	r3, [r7, #14]
      break;
 8001f1e:	e04d      	b.n	8001fbc <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8001f20:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8001f24:	81fb      	strh	r3, [r7, #14]
      break;
 8001f26:	e049      	b.n	8001fbc <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8001f28:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001f2c:	81fb      	strh	r3, [r7, #14]
      break;
 8001f2e:	e045      	b.n	8001fbc <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8001f30:	f242 2310 	movw	r3, #8720	; 0x2210
 8001f34:	81fb      	strh	r3, [r7, #14]
      break;
 8001f36:	e041      	b.n	8001fbc <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8001f38:	f246 0384 	movw	r3, #24708	; 0x6084
 8001f3c:	81fb      	strh	r3, [r7, #14]
      break;
 8001f3e:	e03d      	b.n	8001fbc <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8001f40:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001f44:	81fb      	strh	r3, [r7, #14]
      break;
 8001f46:	e039      	b.n	8001fbc <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8001f48:	f24a 0314 	movw	r3, #40980	; 0xa014
 8001f4c:	81fb      	strh	r3, [r7, #14]
      break;
 8001f4e:	e035      	b.n	8001fbc <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8001f50:	23c0      	movs	r3, #192	; 0xc0
 8001f52:	81fb      	strh	r3, [r7, #14]
      break;
 8001f54:	e032      	b.n	8001fbc <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8001f56:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001f5a:	81fb      	strh	r3, [r7, #14]
      break;
 8001f5c:	e02e      	b.n	8001fbc <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8001f5e:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8001f62:	81fb      	strh	r3, [r7, #14]
      break;
 8001f64:	e02a      	b.n	8001fbc <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8001f66:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001f6a:	81fb      	strh	r3, [r7, #14]
      break ;
 8001f6c:	e026      	b.n	8001fbc <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	3b30      	subs	r3, #48	; 0x30
 8001f74:	4a28      	ldr	r2, [pc, #160]	; (8002018 <Convert+0x188>)
 8001f76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f7a:	81fb      	strh	r3, [r7, #14]
      break;
 8001f7c:	e01e      	b.n	8001fbc <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b5a      	cmp	r3, #90	; 0x5a
 8001f84:	d80a      	bhi.n	8001f9c <Convert+0x10c>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	2b40      	cmp	r3, #64	; 0x40
 8001f8c:	d906      	bls.n	8001f9c <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	3b41      	subs	r3, #65	; 0x41
 8001f94:	4a21      	ldr	r2, [pc, #132]	; (800201c <Convert+0x18c>)
 8001f96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f9a:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	2b7a      	cmp	r3, #122	; 0x7a
 8001fa2:	d80a      	bhi.n	8001fba <Convert+0x12a>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	2b60      	cmp	r3, #96	; 0x60
 8001faa:	d906      	bls.n	8001fba <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	3b61      	subs	r3, #97	; 0x61
 8001fb2:	4a1a      	ldr	r2, [pc, #104]	; (800201c <Convert+0x18c>)
 8001fb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fb8:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8001fba:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8001fbc:	78fb      	ldrb	r3, [r7, #3]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d103      	bne.n	8001fca <Convert+0x13a>
  {
    ch |= 0x0002;
 8001fc2:	89fb      	ldrh	r3, [r7, #14]
 8001fc4:	f043 0302 	orr.w	r3, r3, #2
 8001fc8:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8001fca:	78bb      	ldrb	r3, [r7, #2]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d103      	bne.n	8001fd8 <Convert+0x148>
  {
    ch |= 0x0020;
 8001fd0:	89fb      	ldrh	r3, [r7, #14]
 8001fd2:	f043 0320 	orr.w	r3, r3, #32
 8001fd6:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001fd8:	230c      	movs	r3, #12
 8001fda:	737b      	strb	r3, [r7, #13]
 8001fdc:	2300      	movs	r3, #0
 8001fde:	733b      	strb	r3, [r7, #12]
 8001fe0:	e010      	b.n	8002004 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8001fe2:	89fa      	ldrh	r2, [r7, #14]
 8001fe4:	7b7b      	ldrb	r3, [r7, #13]
 8001fe6:	fa42 f303 	asr.w	r3, r2, r3
 8001fea:	461a      	mov	r2, r3
 8001fec:	7b3b      	ldrb	r3, [r7, #12]
 8001fee:	f002 020f 	and.w	r2, r2, #15
 8001ff2:	490b      	ldr	r1, [pc, #44]	; (8002020 <Convert+0x190>)
 8001ff4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001ff8:	7b7b      	ldrb	r3, [r7, #13]
 8001ffa:	3b04      	subs	r3, #4
 8001ffc:	737b      	strb	r3, [r7, #13]
 8001ffe:	7b3b      	ldrb	r3, [r7, #12]
 8002000:	3301      	adds	r3, #1
 8002002:	733b      	strb	r3, [r7, #12]
 8002004:	7b3b      	ldrb	r3, [r7, #12]
 8002006:	2b03      	cmp	r3, #3
 8002008:	d9eb      	bls.n	8001fe2 <Convert+0x152>
  }
}
 800200a:	bf00      	nop
 800200c:	3714      	adds	r7, #20
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	080068a8 	.word	0x080068a8
 800201c:	08006874 	.word	0x08006874
 8002020:	20000320 	.word	0x20000320

08002024 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	4608      	mov	r0, r1
 800202e:	4611      	mov	r1, r2
 8002030:	461a      	mov	r2, r3
 8002032:	4603      	mov	r3, r0
 8002034:	70fb      	strb	r3, [r7, #3]
 8002036:	460b      	mov	r3, r1
 8002038:	70bb      	strb	r3, [r7, #2]
 800203a:	4613      	mov	r3, r2
 800203c:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800203e:	2300      	movs	r3, #0
 8002040:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002042:	78ba      	ldrb	r2, [r7, #2]
 8002044:	78fb      	ldrb	r3, [r7, #3]
 8002046:	4619      	mov	r1, r3
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f7ff ff21 	bl	8001e90 <Convert>

  switch (Position)
 800204e:	787b      	ldrb	r3, [r7, #1]
 8002050:	2b05      	cmp	r3, #5
 8002052:	f200 835b 	bhi.w	800270c <WriteChar+0x6e8>
 8002056:	a201      	add	r2, pc, #4	; (adr r2, 800205c <WriteChar+0x38>)
 8002058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800205c:	08002075 	.word	0x08002075
 8002060:	0800216f 	.word	0x0800216f
 8002064:	08002289 	.word	0x08002289
 8002068:	0800238b 	.word	0x0800238b
 800206c:	080024b9 	.word	0x080024b9
 8002070:	08002603 	.word	0x08002603
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002074:	4b80      	ldr	r3, [pc, #512]	; (8002278 <WriteChar+0x254>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	011b      	lsls	r3, r3, #4
 800207a:	f003 0210 	and.w	r2, r3, #16
 800207e:	4b7e      	ldr	r3, [pc, #504]	; (8002278 <WriteChar+0x254>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	085b      	lsrs	r3, r3, #1
 8002084:	05db      	lsls	r3, r3, #23
 8002086:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800208a:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800208c:	4b7a      	ldr	r3, [pc, #488]	; (8002278 <WriteChar+0x254>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	089b      	lsrs	r3, r3, #2
 8002092:	059b      	lsls	r3, r3, #22
 8002094:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002098:	431a      	orrs	r2, r3
 800209a:	4b77      	ldr	r3, [pc, #476]	; (8002278 <WriteChar+0x254>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	4a74      	ldr	r2, [pc, #464]	; (800227c <WriteChar+0x258>)
 80020aa:	2100      	movs	r1, #0
 80020ac:	4874      	ldr	r0, [pc, #464]	; (8002280 <WriteChar+0x25c>)
 80020ae:	f000 ff55 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80020b2:	4b71      	ldr	r3, [pc, #452]	; (8002278 <WriteChar+0x254>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	011b      	lsls	r3, r3, #4
 80020b8:	f003 0210 	and.w	r2, r3, #16
 80020bc:	4b6e      	ldr	r3, [pc, #440]	; (8002278 <WriteChar+0x254>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	085b      	lsrs	r3, r3, #1
 80020c2:	05db      	lsls	r3, r3, #23
 80020c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80020c8:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80020ca:	4b6b      	ldr	r3, [pc, #428]	; (8002278 <WriteChar+0x254>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	089b      	lsrs	r3, r3, #2
 80020d0:	059b      	lsls	r3, r3, #22
 80020d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020d6:	431a      	orrs	r2, r3
 80020d8:	4b67      	ldr	r3, [pc, #412]	; (8002278 <WriteChar+0x254>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	4a65      	ldr	r2, [pc, #404]	; (800227c <WriteChar+0x258>)
 80020e8:	2102      	movs	r1, #2
 80020ea:	4865      	ldr	r0, [pc, #404]	; (8002280 <WriteChar+0x25c>)
 80020ec:	f000 ff36 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80020f0:	4b61      	ldr	r3, [pc, #388]	; (8002278 <WriteChar+0x254>)
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	011b      	lsls	r3, r3, #4
 80020f6:	f003 0210 	and.w	r2, r3, #16
 80020fa:	4b5f      	ldr	r3, [pc, #380]	; (8002278 <WriteChar+0x254>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	085b      	lsrs	r3, r3, #1
 8002100:	05db      	lsls	r3, r3, #23
 8002102:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002106:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002108:	4b5b      	ldr	r3, [pc, #364]	; (8002278 <WriteChar+0x254>)
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	089b      	lsrs	r3, r3, #2
 800210e:	059b      	lsls	r3, r3, #22
 8002110:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002114:	431a      	orrs	r2, r3
 8002116:	4b58      	ldr	r3, [pc, #352]	; (8002278 <WriteChar+0x254>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800211e:	4313      	orrs	r3, r2
 8002120:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	4a55      	ldr	r2, [pc, #340]	; (800227c <WriteChar+0x258>)
 8002126:	2104      	movs	r1, #4
 8002128:	4855      	ldr	r0, [pc, #340]	; (8002280 <WriteChar+0x25c>)
 800212a:	f000 ff17 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800212e:	4b52      	ldr	r3, [pc, #328]	; (8002278 <WriteChar+0x254>)
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	011b      	lsls	r3, r3, #4
 8002134:	f003 0210 	and.w	r2, r3, #16
 8002138:	4b4f      	ldr	r3, [pc, #316]	; (8002278 <WriteChar+0x254>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	085b      	lsrs	r3, r3, #1
 800213e:	05db      	lsls	r3, r3, #23
 8002140:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002144:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002146:	4b4c      	ldr	r3, [pc, #304]	; (8002278 <WriteChar+0x254>)
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	089b      	lsrs	r3, r3, #2
 800214c:	059b      	lsls	r3, r3, #22
 800214e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002152:	431a      	orrs	r2, r3
 8002154:	4b48      	ldr	r3, [pc, #288]	; (8002278 <WriteChar+0x254>)
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800215c:	4313      	orrs	r3, r2
 800215e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4a46      	ldr	r2, [pc, #280]	; (800227c <WriteChar+0x258>)
 8002164:	2106      	movs	r1, #6
 8002166:	4846      	ldr	r0, [pc, #280]	; (8002280 <WriteChar+0x25c>)
 8002168:	f000 fef8 	bl	8002f5c <HAL_LCD_Write>
      break;
 800216c:	e2cf      	b.n	800270e <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800216e:	4b42      	ldr	r3, [pc, #264]	; (8002278 <WriteChar+0x254>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	019b      	lsls	r3, r3, #6
 8002174:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002178:	4b3f      	ldr	r3, [pc, #252]	; (8002278 <WriteChar+0x254>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	085b      	lsrs	r3, r3, #1
 800217e:	035b      	lsls	r3, r3, #13
 8002180:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002184:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002186:	4b3c      	ldr	r3, [pc, #240]	; (8002278 <WriteChar+0x254>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	089b      	lsrs	r3, r3, #2
 800218c:	031b      	lsls	r3, r3, #12
 800218e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002192:	431a      	orrs	r2, r3
 8002194:	4b38      	ldr	r3, [pc, #224]	; (8002278 <WriteChar+0x254>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	08db      	lsrs	r3, r3, #3
 800219a:	015b      	lsls	r3, r3, #5
 800219c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	4a37      	ldr	r2, [pc, #220]	; (8002284 <WriteChar+0x260>)
 80021a8:	2100      	movs	r1, #0
 80021aa:	4835      	ldr	r0, [pc, #212]	; (8002280 <WriteChar+0x25c>)
 80021ac:	f000 fed6 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80021b0:	4b31      	ldr	r3, [pc, #196]	; (8002278 <WriteChar+0x254>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	019b      	lsls	r3, r3, #6
 80021b6:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80021ba:	4b2f      	ldr	r3, [pc, #188]	; (8002278 <WriteChar+0x254>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	085b      	lsrs	r3, r3, #1
 80021c0:	035b      	lsls	r3, r3, #13
 80021c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021c6:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80021c8:	4b2b      	ldr	r3, [pc, #172]	; (8002278 <WriteChar+0x254>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	089b      	lsrs	r3, r3, #2
 80021ce:	031b      	lsls	r3, r3, #12
 80021d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021d4:	431a      	orrs	r2, r3
 80021d6:	4b28      	ldr	r3, [pc, #160]	; (8002278 <WriteChar+0x254>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	08db      	lsrs	r3, r3, #3
 80021dc:	015b      	lsls	r3, r3, #5
 80021de:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	4a26      	ldr	r2, [pc, #152]	; (8002284 <WriteChar+0x260>)
 80021ea:	2102      	movs	r1, #2
 80021ec:	4824      	ldr	r0, [pc, #144]	; (8002280 <WriteChar+0x25c>)
 80021ee:	f000 feb5 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80021f2:	4b21      	ldr	r3, [pc, #132]	; (8002278 <WriteChar+0x254>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	019b      	lsls	r3, r3, #6
 80021f8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80021fc:	4b1e      	ldr	r3, [pc, #120]	; (8002278 <WriteChar+0x254>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	085b      	lsrs	r3, r3, #1
 8002202:	035b      	lsls	r3, r3, #13
 8002204:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002208:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800220a:	4b1b      	ldr	r3, [pc, #108]	; (8002278 <WriteChar+0x254>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	089b      	lsrs	r3, r3, #2
 8002210:	031b      	lsls	r3, r3, #12
 8002212:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002216:	431a      	orrs	r2, r3
 8002218:	4b17      	ldr	r3, [pc, #92]	; (8002278 <WriteChar+0x254>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	08db      	lsrs	r3, r3, #3
 800221e:	015b      	lsls	r3, r3, #5
 8002220:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002224:	4313      	orrs	r3, r2
 8002226:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4a16      	ldr	r2, [pc, #88]	; (8002284 <WriteChar+0x260>)
 800222c:	2104      	movs	r1, #4
 800222e:	4814      	ldr	r0, [pc, #80]	; (8002280 <WriteChar+0x25c>)
 8002230:	f000 fe94 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002234:	4b10      	ldr	r3, [pc, #64]	; (8002278 <WriteChar+0x254>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	019b      	lsls	r3, r3, #6
 800223a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800223e:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <WriteChar+0x254>)
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	085b      	lsrs	r3, r3, #1
 8002244:	035b      	lsls	r3, r3, #13
 8002246:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800224a:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800224c:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <WriteChar+0x254>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	089b      	lsrs	r3, r3, #2
 8002252:	031b      	lsls	r3, r3, #12
 8002254:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002258:	431a      	orrs	r2, r3
 800225a:	4b07      	ldr	r3, [pc, #28]	; (8002278 <WriteChar+0x254>)
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	08db      	lsrs	r3, r3, #3
 8002260:	015b      	lsls	r3, r3, #5
 8002262:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002266:	4313      	orrs	r3, r2
 8002268:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	4a05      	ldr	r2, [pc, #20]	; (8002284 <WriteChar+0x260>)
 800226e:	2106      	movs	r1, #6
 8002270:	4803      	ldr	r0, [pc, #12]	; (8002280 <WriteChar+0x25c>)
 8002272:	f000 fe73 	bl	8002f5c <HAL_LCD_Write>
      break;
 8002276:	e24a      	b.n	800270e <WriteChar+0x6ea>
 8002278:	20000320 	.word	0x20000320
 800227c:	ff3fffe7 	.word	0xff3fffe7
 8002280:	20000330 	.word	0x20000330
 8002284:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002288:	4b88      	ldr	r3, [pc, #544]	; (80024ac <WriteChar+0x488>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	03db      	lsls	r3, r3, #15
 800228e:	b29a      	uxth	r2, r3
 8002290:	4b86      	ldr	r3, [pc, #536]	; (80024ac <WriteChar+0x488>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	085b      	lsrs	r3, r3, #1
 8002296:	075b      	lsls	r3, r3, #29
 8002298:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800229c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800229e:	4b83      	ldr	r3, [pc, #524]	; (80024ac <WriteChar+0x488>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	089b      	lsrs	r3, r3, #2
 80022a4:	071b      	lsls	r3, r3, #28
 80022a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022aa:	431a      	orrs	r2, r3
 80022ac:	4b7f      	ldr	r3, [pc, #508]	; (80024ac <WriteChar+0x488>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	08db      	lsrs	r3, r3, #3
 80022b2:	039b      	lsls	r3, r3, #14
 80022b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4a7c      	ldr	r2, [pc, #496]	; (80024b0 <WriteChar+0x48c>)
 80022c0:	2100      	movs	r1, #0
 80022c2:	487c      	ldr	r0, [pc, #496]	; (80024b4 <WriteChar+0x490>)
 80022c4:	f000 fe4a 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80022c8:	4b78      	ldr	r3, [pc, #480]	; (80024ac <WriteChar+0x488>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	03db      	lsls	r3, r3, #15
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	4b76      	ldr	r3, [pc, #472]	; (80024ac <WriteChar+0x488>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	085b      	lsrs	r3, r3, #1
 80022d6:	075b      	lsls	r3, r3, #29
 80022d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022dc:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80022de:	4b73      	ldr	r3, [pc, #460]	; (80024ac <WriteChar+0x488>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	089b      	lsrs	r3, r3, #2
 80022e4:	071b      	lsls	r3, r3, #28
 80022e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ea:	431a      	orrs	r2, r3
 80022ec:	4b6f      	ldr	r3, [pc, #444]	; (80024ac <WriteChar+0x488>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	08db      	lsrs	r3, r3, #3
 80022f2:	039b      	lsls	r3, r3, #14
 80022f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	4a6c      	ldr	r2, [pc, #432]	; (80024b0 <WriteChar+0x48c>)
 8002300:	2102      	movs	r1, #2
 8002302:	486c      	ldr	r0, [pc, #432]	; (80024b4 <WriteChar+0x490>)
 8002304:	f000 fe2a 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002308:	4b68      	ldr	r3, [pc, #416]	; (80024ac <WriteChar+0x488>)
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	03db      	lsls	r3, r3, #15
 800230e:	b29a      	uxth	r2, r3
 8002310:	4b66      	ldr	r3, [pc, #408]	; (80024ac <WriteChar+0x488>)
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	085b      	lsrs	r3, r3, #1
 8002316:	075b      	lsls	r3, r3, #29
 8002318:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800231c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800231e:	4b63      	ldr	r3, [pc, #396]	; (80024ac <WriteChar+0x488>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	089b      	lsrs	r3, r3, #2
 8002324:	071b      	lsls	r3, r3, #28
 8002326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800232a:	431a      	orrs	r2, r3
 800232c:	4b5f      	ldr	r3, [pc, #380]	; (80024ac <WriteChar+0x488>)
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	08db      	lsrs	r3, r3, #3
 8002332:	039b      	lsls	r3, r3, #14
 8002334:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002338:	4313      	orrs	r3, r2
 800233a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4a5c      	ldr	r2, [pc, #368]	; (80024b0 <WriteChar+0x48c>)
 8002340:	2104      	movs	r1, #4
 8002342:	485c      	ldr	r0, [pc, #368]	; (80024b4 <WriteChar+0x490>)
 8002344:	f000 fe0a 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002348:	4b58      	ldr	r3, [pc, #352]	; (80024ac <WriteChar+0x488>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	03db      	lsls	r3, r3, #15
 800234e:	b29a      	uxth	r2, r3
 8002350:	4b56      	ldr	r3, [pc, #344]	; (80024ac <WriteChar+0x488>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	085b      	lsrs	r3, r3, #1
 8002356:	075b      	lsls	r3, r3, #29
 8002358:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800235c:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800235e:	4b53      	ldr	r3, [pc, #332]	; (80024ac <WriteChar+0x488>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	089b      	lsrs	r3, r3, #2
 8002364:	071b      	lsls	r3, r3, #28
 8002366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800236a:	431a      	orrs	r2, r3
 800236c:	4b4f      	ldr	r3, [pc, #316]	; (80024ac <WriteChar+0x488>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	08db      	lsrs	r3, r3, #3
 8002372:	039b      	lsls	r3, r3, #14
 8002374:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002378:	4313      	orrs	r3, r2
 800237a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4a4c      	ldr	r2, [pc, #304]	; (80024b0 <WriteChar+0x48c>)
 8002380:	2106      	movs	r1, #6
 8002382:	484c      	ldr	r0, [pc, #304]	; (80024b4 <WriteChar+0x490>)
 8002384:	f000 fdea 	bl	8002f5c <HAL_LCD_Write>
      break;
 8002388:	e1c1      	b.n	800270e <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800238a:	4b48      	ldr	r3, [pc, #288]	; (80024ac <WriteChar+0x488>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	07da      	lsls	r2, r3, #31
 8002390:	4b46      	ldr	r3, [pc, #280]	; (80024ac <WriteChar+0x488>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	08db      	lsrs	r3, r3, #3
 8002396:	079b      	lsls	r3, r3, #30
 8002398:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800239c:	4313      	orrs	r3, r2
 800239e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80023a6:	2100      	movs	r1, #0
 80023a8:	4842      	ldr	r0, [pc, #264]	; (80024b4 <WriteChar+0x490>)
 80023aa:	f000 fdd7 	bl	8002f5c <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80023ae:	4b3f      	ldr	r3, [pc, #252]	; (80024ac <WriteChar+0x488>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0202 	and.w	r2, r3, #2
 80023b6:	4b3d      	ldr	r3, [pc, #244]	; (80024ac <WriteChar+0x488>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	089b      	lsrs	r3, r3, #2
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	4313      	orrs	r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f06f 0203 	mvn.w	r2, #3
 80023ca:	2101      	movs	r1, #1
 80023cc:	4839      	ldr	r0, [pc, #228]	; (80024b4 <WriteChar+0x490>)
 80023ce:	f000 fdc5 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80023d2:	4b36      	ldr	r3, [pc, #216]	; (80024ac <WriteChar+0x488>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	07da      	lsls	r2, r3, #31
 80023d8:	4b34      	ldr	r3, [pc, #208]	; (80024ac <WriteChar+0x488>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	08db      	lsrs	r3, r3, #3
 80023de:	079b      	lsls	r3, r3, #30
 80023e0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80023e4:	4313      	orrs	r3, r2
 80023e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80023ee:	2102      	movs	r1, #2
 80023f0:	4830      	ldr	r0, [pc, #192]	; (80024b4 <WriteChar+0x490>)
 80023f2:	f000 fdb3 	bl	8002f5c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80023f6:	4b2d      	ldr	r3, [pc, #180]	; (80024ac <WriteChar+0x488>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f003 0202 	and.w	r2, r3, #2
 80023fe:	4b2b      	ldr	r3, [pc, #172]	; (80024ac <WriteChar+0x488>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	089b      	lsrs	r3, r3, #2
 8002404:	f003 0301 	and.w	r3, r3, #1
 8002408:	4313      	orrs	r3, r2
 800240a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f06f 0203 	mvn.w	r2, #3
 8002412:	2103      	movs	r1, #3
 8002414:	4827      	ldr	r0, [pc, #156]	; (80024b4 <WriteChar+0x490>)
 8002416:	f000 fda1 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800241a:	4b24      	ldr	r3, [pc, #144]	; (80024ac <WriteChar+0x488>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	07da      	lsls	r2, r3, #31
 8002420:	4b22      	ldr	r3, [pc, #136]	; (80024ac <WriteChar+0x488>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	08db      	lsrs	r3, r3, #3
 8002426:	079b      	lsls	r3, r3, #30
 8002428:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800242c:	4313      	orrs	r3, r2
 800242e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002436:	2104      	movs	r1, #4
 8002438:	481e      	ldr	r0, [pc, #120]	; (80024b4 <WriteChar+0x490>)
 800243a:	f000 fd8f 	bl	8002f5c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800243e:	4b1b      	ldr	r3, [pc, #108]	; (80024ac <WriteChar+0x488>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f003 0202 	and.w	r2, r3, #2
 8002446:	4b19      	ldr	r3, [pc, #100]	; (80024ac <WriteChar+0x488>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	089b      	lsrs	r3, r3, #2
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	4313      	orrs	r3, r2
 8002452:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f06f 0203 	mvn.w	r2, #3
 800245a:	2105      	movs	r1, #5
 800245c:	4815      	ldr	r0, [pc, #84]	; (80024b4 <WriteChar+0x490>)
 800245e:	f000 fd7d 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002462:	4b12      	ldr	r3, [pc, #72]	; (80024ac <WriteChar+0x488>)
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	07da      	lsls	r2, r3, #31
 8002468:	4b10      	ldr	r3, [pc, #64]	; (80024ac <WriteChar+0x488>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	08db      	lsrs	r3, r3, #3
 800246e:	079b      	lsls	r3, r3, #30
 8002470:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002474:	4313      	orrs	r3, r2
 8002476:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800247e:	2106      	movs	r1, #6
 8002480:	480c      	ldr	r0, [pc, #48]	; (80024b4 <WriteChar+0x490>)
 8002482:	f000 fd6b 	bl	8002f5c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002486:	4b09      	ldr	r3, [pc, #36]	; (80024ac <WriteChar+0x488>)
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	f003 0202 	and.w	r2, r3, #2
 800248e:	4b07      	ldr	r3, [pc, #28]	; (80024ac <WriteChar+0x488>)
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	089b      	lsrs	r3, r3, #2
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	4313      	orrs	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f06f 0203 	mvn.w	r2, #3
 80024a2:	2107      	movs	r1, #7
 80024a4:	4803      	ldr	r0, [pc, #12]	; (80024b4 <WriteChar+0x490>)
 80024a6:	f000 fd59 	bl	8002f5c <HAL_LCD_Write>
      break;
 80024aa:	e130      	b.n	800270e <WriteChar+0x6ea>
 80024ac:	20000320 	.word	0x20000320
 80024b0:	cfff3fff 	.word	0xcfff3fff
 80024b4:	20000330 	.word	0x20000330

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80024b8:	4b97      	ldr	r3, [pc, #604]	; (8002718 <WriteChar+0x6f4>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	085b      	lsrs	r3, r3, #1
 80024be:	065b      	lsls	r3, r3, #25
 80024c0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80024c4:	4b94      	ldr	r3, [pc, #592]	; (8002718 <WriteChar+0x6f4>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	089b      	lsrs	r3, r3, #2
 80024ca:	061b      	lsls	r3, r3, #24
 80024cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024d0:	4313      	orrs	r3, r2
 80024d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80024da:	2100      	movs	r1, #0
 80024dc:	488f      	ldr	r0, [pc, #572]	; (800271c <WriteChar+0x6f8>)
 80024de:	f000 fd3d 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80024e2:	4b8d      	ldr	r3, [pc, #564]	; (8002718 <WriteChar+0x6f4>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	f003 0208 	and.w	r2, r3, #8
 80024ec:	4b8a      	ldr	r3, [pc, #552]	; (8002718 <WriteChar+0x6f4>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	08db      	lsrs	r3, r3, #3
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	4313      	orrs	r3, r2
 80024fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f06f 020c 	mvn.w	r2, #12
 8002502:	2101      	movs	r1, #1
 8002504:	4885      	ldr	r0, [pc, #532]	; (800271c <WriteChar+0x6f8>)
 8002506:	f000 fd29 	bl	8002f5c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800250a:	4b83      	ldr	r3, [pc, #524]	; (8002718 <WriteChar+0x6f4>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	085b      	lsrs	r3, r3, #1
 8002510:	065b      	lsls	r3, r3, #25
 8002512:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002516:	4b80      	ldr	r3, [pc, #512]	; (8002718 <WriteChar+0x6f4>)
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	089b      	lsrs	r3, r3, #2
 800251c:	061b      	lsls	r3, r3, #24
 800251e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002522:	4313      	orrs	r3, r2
 8002524:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800252c:	2102      	movs	r1, #2
 800252e:	487b      	ldr	r0, [pc, #492]	; (800271c <WriteChar+0x6f8>)
 8002530:	f000 fd14 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002534:	4b78      	ldr	r3, [pc, #480]	; (8002718 <WriteChar+0x6f4>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	f003 0208 	and.w	r2, r3, #8
 800253e:	4b76      	ldr	r3, [pc, #472]	; (8002718 <WriteChar+0x6f4>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	08db      	lsrs	r3, r3, #3
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	f003 0304 	and.w	r3, r3, #4
 800254a:	4313      	orrs	r3, r2
 800254c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f06f 020c 	mvn.w	r2, #12
 8002554:	2103      	movs	r1, #3
 8002556:	4871      	ldr	r0, [pc, #452]	; (800271c <WriteChar+0x6f8>)
 8002558:	f000 fd00 	bl	8002f5c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800255c:	4b6e      	ldr	r3, [pc, #440]	; (8002718 <WriteChar+0x6f4>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	085b      	lsrs	r3, r3, #1
 8002562:	065b      	lsls	r3, r3, #25
 8002564:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002568:	4b6b      	ldr	r3, [pc, #428]	; (8002718 <WriteChar+0x6f4>)
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	089b      	lsrs	r3, r3, #2
 800256e:	061b      	lsls	r3, r3, #24
 8002570:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002574:	4313      	orrs	r3, r2
 8002576:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800257e:	2104      	movs	r1, #4
 8002580:	4866      	ldr	r0, [pc, #408]	; (800271c <WriteChar+0x6f8>)
 8002582:	f000 fceb 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002586:	4b64      	ldr	r3, [pc, #400]	; (8002718 <WriteChar+0x6f4>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	f003 0208 	and.w	r2, r3, #8
 8002590:	4b61      	ldr	r3, [pc, #388]	; (8002718 <WriteChar+0x6f4>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	08db      	lsrs	r3, r3, #3
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	f003 0304 	and.w	r3, r3, #4
 800259c:	4313      	orrs	r3, r2
 800259e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f06f 020c 	mvn.w	r2, #12
 80025a6:	2105      	movs	r1, #5
 80025a8:	485c      	ldr	r0, [pc, #368]	; (800271c <WriteChar+0x6f8>)
 80025aa:	f000 fcd7 	bl	8002f5c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80025ae:	4b5a      	ldr	r3, [pc, #360]	; (8002718 <WriteChar+0x6f4>)
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	085b      	lsrs	r3, r3, #1
 80025b4:	065b      	lsls	r3, r3, #25
 80025b6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80025ba:	4b57      	ldr	r3, [pc, #348]	; (8002718 <WriteChar+0x6f4>)
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	089b      	lsrs	r3, r3, #2
 80025c0:	061b      	lsls	r3, r3, #24
 80025c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025c6:	4313      	orrs	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80025d0:	2106      	movs	r1, #6
 80025d2:	4852      	ldr	r0, [pc, #328]	; (800271c <WriteChar+0x6f8>)
 80025d4:	f000 fcc2 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80025d8:	4b4f      	ldr	r3, [pc, #316]	; (8002718 <WriteChar+0x6f4>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	f003 0208 	and.w	r2, r3, #8
 80025e2:	4b4d      	ldr	r3, [pc, #308]	; (8002718 <WriteChar+0x6f4>)
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	08db      	lsrs	r3, r3, #3
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	f003 0304 	and.w	r3, r3, #4
 80025ee:	4313      	orrs	r3, r2
 80025f0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f06f 020c 	mvn.w	r2, #12
 80025f8:	2107      	movs	r1, #7
 80025fa:	4848      	ldr	r0, [pc, #288]	; (800271c <WriteChar+0x6f8>)
 80025fc:	f000 fcae 	bl	8002f5c <HAL_LCD_Write>
      break;
 8002600:	e085      	b.n	800270e <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002602:	4b45      	ldr	r3, [pc, #276]	; (8002718 <WriteChar+0x6f4>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	045b      	lsls	r3, r3, #17
 8002608:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800260c:	4b42      	ldr	r3, [pc, #264]	; (8002718 <WriteChar+0x6f4>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	085b      	lsrs	r3, r3, #1
 8002612:	021b      	lsls	r3, r3, #8
 8002614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002618:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800261a:	4b3f      	ldr	r3, [pc, #252]	; (8002718 <WriteChar+0x6f4>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	089b      	lsrs	r3, r3, #2
 8002620:	025b      	lsls	r3, r3, #9
 8002622:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002626:	431a      	orrs	r2, r3
 8002628:	4b3b      	ldr	r3, [pc, #236]	; (8002718 <WriteChar+0x6f4>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	08db      	lsrs	r3, r3, #3
 800262e:	069b      	lsls	r3, r3, #26
 8002630:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002634:	4313      	orrs	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	4a39      	ldr	r2, [pc, #228]	; (8002720 <WriteChar+0x6fc>)
 800263c:	2100      	movs	r1, #0
 800263e:	4837      	ldr	r0, [pc, #220]	; (800271c <WriteChar+0x6f8>)
 8002640:	f000 fc8c 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002644:	4b34      	ldr	r3, [pc, #208]	; (8002718 <WriteChar+0x6f4>)
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	045b      	lsls	r3, r3, #17
 800264a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800264e:	4b32      	ldr	r3, [pc, #200]	; (8002718 <WriteChar+0x6f4>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	085b      	lsrs	r3, r3, #1
 8002654:	021b      	lsls	r3, r3, #8
 8002656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800265a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800265c:	4b2e      	ldr	r3, [pc, #184]	; (8002718 <WriteChar+0x6f4>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	089b      	lsrs	r3, r3, #2
 8002662:	025b      	lsls	r3, r3, #9
 8002664:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002668:	431a      	orrs	r2, r3
 800266a:	4b2b      	ldr	r3, [pc, #172]	; (8002718 <WriteChar+0x6f4>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	08db      	lsrs	r3, r3, #3
 8002670:	069b      	lsls	r3, r3, #26
 8002672:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002676:	4313      	orrs	r3, r2
 8002678:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	4a28      	ldr	r2, [pc, #160]	; (8002720 <WriteChar+0x6fc>)
 800267e:	2102      	movs	r1, #2
 8002680:	4826      	ldr	r0, [pc, #152]	; (800271c <WriteChar+0x6f8>)
 8002682:	f000 fc6b 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002686:	4b24      	ldr	r3, [pc, #144]	; (8002718 <WriteChar+0x6f4>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	045b      	lsls	r3, r3, #17
 800268c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002690:	4b21      	ldr	r3, [pc, #132]	; (8002718 <WriteChar+0x6f4>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	085b      	lsrs	r3, r3, #1
 8002696:	021b      	lsls	r3, r3, #8
 8002698:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800269e:	4b1e      	ldr	r3, [pc, #120]	; (8002718 <WriteChar+0x6f4>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	089b      	lsrs	r3, r3, #2
 80026a4:	025b      	lsls	r3, r3, #9
 80026a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026aa:	431a      	orrs	r2, r3
 80026ac:	4b1a      	ldr	r3, [pc, #104]	; (8002718 <WriteChar+0x6f4>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	08db      	lsrs	r3, r3, #3
 80026b2:	069b      	lsls	r3, r3, #26
 80026b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4a18      	ldr	r2, [pc, #96]	; (8002720 <WriteChar+0x6fc>)
 80026c0:	2104      	movs	r1, #4
 80026c2:	4816      	ldr	r0, [pc, #88]	; (800271c <WriteChar+0x6f8>)
 80026c4:	f000 fc4a 	bl	8002f5c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80026c8:	4b13      	ldr	r3, [pc, #76]	; (8002718 <WriteChar+0x6f4>)
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	045b      	lsls	r3, r3, #17
 80026ce:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80026d2:	4b11      	ldr	r3, [pc, #68]	; (8002718 <WriteChar+0x6f4>)
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	085b      	lsrs	r3, r3, #1
 80026d8:	021b      	lsls	r3, r3, #8
 80026da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026de:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80026e0:	4b0d      	ldr	r3, [pc, #52]	; (8002718 <WriteChar+0x6f4>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	089b      	lsrs	r3, r3, #2
 80026e6:	025b      	lsls	r3, r3, #9
 80026e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026ec:	431a      	orrs	r2, r3
 80026ee:	4b0a      	ldr	r3, [pc, #40]	; (8002718 <WriteChar+0x6f4>)
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	08db      	lsrs	r3, r3, #3
 80026f4:	069b      	lsls	r3, r3, #26
 80026f6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	4a07      	ldr	r2, [pc, #28]	; (8002720 <WriteChar+0x6fc>)
 8002702:	2106      	movs	r1, #6
 8002704:	4805      	ldr	r0, [pc, #20]	; (800271c <WriteChar+0x6f8>)
 8002706:	f000 fc29 	bl	8002f5c <HAL_LCD_Write>
      break;
 800270a:	e000      	b.n	800270e <WriteChar+0x6ea>

    default:
      break;
 800270c:	bf00      	nop
  }
}
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	20000320 	.word	0x20000320
 800271c:	20000330 	.word	0x20000330
 8002720:	fbfdfcff 	.word	0xfbfdfcff

08002724 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800272a:	2300      	movs	r3, #0
 800272c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800272e:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <HAL_Init+0x3c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a0b      	ldr	r2, [pc, #44]	; (8002760 <HAL_Init+0x3c>)
 8002734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002738:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800273a:	2003      	movs	r0, #3
 800273c:	f000 f942 	bl	80029c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002740:	2000      	movs	r0, #0
 8002742:	f000 f80f 	bl	8002764 <HAL_InitTick>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d002      	beq.n	8002752 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	71fb      	strb	r3, [r7, #7]
 8002750:	e001      	b.n	8002756 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002752:	f7fe fb8d 	bl	8000e70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002756:	79fb      	ldrb	r3, [r7, #7]
}
 8002758:	4618      	mov	r0, r3
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40022000 	.word	0x40022000

08002764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800276c:	2300      	movs	r3, #0
 800276e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002770:	4b17      	ldr	r3, [pc, #92]	; (80027d0 <HAL_InitTick+0x6c>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d023      	beq.n	80027c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002778:	4b16      	ldr	r3, [pc, #88]	; (80027d4 <HAL_InitTick+0x70>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	4b14      	ldr	r3, [pc, #80]	; (80027d0 <HAL_InitTick+0x6c>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	4619      	mov	r1, r3
 8002782:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002786:	fbb3 f3f1 	udiv	r3, r3, r1
 800278a:	fbb2 f3f3 	udiv	r3, r2, r3
 800278e:	4618      	mov	r0, r3
 8002790:	f000 f93f 	bl	8002a12 <HAL_SYSTICK_Config>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d10f      	bne.n	80027ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b0f      	cmp	r3, #15
 800279e:	d809      	bhi.n	80027b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027a0:	2200      	movs	r2, #0
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	f04f 30ff 	mov.w	r0, #4294967295
 80027a8:	f000 f917 	bl	80029da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027ac:	4a0a      	ldr	r2, [pc, #40]	; (80027d8 <HAL_InitTick+0x74>)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	e007      	b.n	80027c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	73fb      	strb	r3, [r7, #15]
 80027b8:	e004      	b.n	80027c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	73fb      	strb	r3, [r7, #15]
 80027be:	e001      	b.n	80027c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000070 	.word	0x20000070
 80027d4:	20000000 	.word	0x20000000
 80027d8:	2000006c 	.word	0x2000006c

080027dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027e0:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_IncTick+0x20>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_IncTick+0x24>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4413      	add	r3, r2
 80027ec:	4a04      	ldr	r2, [pc, #16]	; (8002800 <HAL_IncTick+0x24>)
 80027ee:	6013      	str	r3, [r2, #0]
}
 80027f0:	bf00      	nop
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	20000070 	.word	0x20000070
 8002800:	2000036c 	.word	0x2000036c

08002804 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  return uwTick;
 8002808:	4b03      	ldr	r3, [pc, #12]	; (8002818 <HAL_GetTick+0x14>)
 800280a:	681b      	ldr	r3, [r3, #0]
}
 800280c:	4618      	mov	r0, r3
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	2000036c 	.word	0x2000036c

0800281c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002824:	f7ff ffee 	bl	8002804 <HAL_GetTick>
 8002828:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002834:	d005      	beq.n	8002842 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002836:	4b09      	ldr	r3, [pc, #36]	; (800285c <HAL_Delay+0x40>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4413      	add	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002842:	bf00      	nop
 8002844:	f7ff ffde 	bl	8002804 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	429a      	cmp	r2, r3
 8002852:	d8f7      	bhi.n	8002844 <HAL_Delay+0x28>
  {
  }
}
 8002854:	bf00      	nop
 8002856:	3710      	adds	r7, #16
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	20000070 	.word	0x20000070

08002860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002870:	4b0c      	ldr	r3, [pc, #48]	; (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800287c:	4013      	ands	r3, r2
 800287e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002888:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800288c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002892:	4a04      	ldr	r2, [pc, #16]	; (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	60d3      	str	r3, [r2, #12]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028ac:	4b04      	ldr	r3, [pc, #16]	; (80028c0 <__NVIC_GetPriorityGrouping+0x18>)
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	0a1b      	lsrs	r3, r3, #8
 80028b2:	f003 0307 	and.w	r3, r3, #7
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	6039      	str	r1, [r7, #0]
 80028ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	db0a      	blt.n	80028ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	490c      	ldr	r1, [pc, #48]	; (8002910 <__NVIC_SetPriority+0x4c>)
 80028de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e2:	0112      	lsls	r2, r2, #4
 80028e4:	b2d2      	uxtb	r2, r2
 80028e6:	440b      	add	r3, r1
 80028e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028ec:	e00a      	b.n	8002904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4908      	ldr	r1, [pc, #32]	; (8002914 <__NVIC_SetPriority+0x50>)
 80028f4:	79fb      	ldrb	r3, [r7, #7]
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	3b04      	subs	r3, #4
 80028fc:	0112      	lsls	r2, r2, #4
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	440b      	add	r3, r1
 8002902:	761a      	strb	r2, [r3, #24]
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	e000e100 	.word	0xe000e100
 8002914:	e000ed00 	.word	0xe000ed00

08002918 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002918:	b480      	push	{r7}
 800291a:	b089      	sub	sp, #36	; 0x24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f003 0307 	and.w	r3, r3, #7
 800292a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f1c3 0307 	rsb	r3, r3, #7
 8002932:	2b04      	cmp	r3, #4
 8002934:	bf28      	it	cs
 8002936:	2304      	movcs	r3, #4
 8002938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	3304      	adds	r3, #4
 800293e:	2b06      	cmp	r3, #6
 8002940:	d902      	bls.n	8002948 <NVIC_EncodePriority+0x30>
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	3b03      	subs	r3, #3
 8002946:	e000      	b.n	800294a <NVIC_EncodePriority+0x32>
 8002948:	2300      	movs	r3, #0
 800294a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800294c:	f04f 32ff 	mov.w	r2, #4294967295
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	43da      	mvns	r2, r3
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	401a      	ands	r2, r3
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002960:	f04f 31ff 	mov.w	r1, #4294967295
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	fa01 f303 	lsl.w	r3, r1, r3
 800296a:	43d9      	mvns	r1, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002970:	4313      	orrs	r3, r2
         );
}
 8002972:	4618      	mov	r0, r3
 8002974:	3724      	adds	r7, #36	; 0x24
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
	...

08002980 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	3b01      	subs	r3, #1
 800298c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002990:	d301      	bcc.n	8002996 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002992:	2301      	movs	r3, #1
 8002994:	e00f      	b.n	80029b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002996:	4a0a      	ldr	r2, [pc, #40]	; (80029c0 <SysTick_Config+0x40>)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	3b01      	subs	r3, #1
 800299c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800299e:	210f      	movs	r1, #15
 80029a0:	f04f 30ff 	mov.w	r0, #4294967295
 80029a4:	f7ff ff8e 	bl	80028c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029a8:	4b05      	ldr	r3, [pc, #20]	; (80029c0 <SysTick_Config+0x40>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ae:	4b04      	ldr	r3, [pc, #16]	; (80029c0 <SysTick_Config+0x40>)
 80029b0:	2207      	movs	r2, #7
 80029b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	e000e010 	.word	0xe000e010

080029c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f7ff ff47 	bl	8002860 <__NVIC_SetPriorityGrouping>
}
 80029d2:	bf00      	nop
 80029d4:	3708      	adds	r7, #8
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b086      	sub	sp, #24
 80029de:	af00      	add	r7, sp, #0
 80029e0:	4603      	mov	r3, r0
 80029e2:	60b9      	str	r1, [r7, #8]
 80029e4:	607a      	str	r2, [r7, #4]
 80029e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80029e8:	2300      	movs	r3, #0
 80029ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80029ec:	f7ff ff5c 	bl	80028a8 <__NVIC_GetPriorityGrouping>
 80029f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	68b9      	ldr	r1, [r7, #8]
 80029f6:	6978      	ldr	r0, [r7, #20]
 80029f8:	f7ff ff8e 	bl	8002918 <NVIC_EncodePriority>
 80029fc:	4602      	mov	r2, r0
 80029fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a02:	4611      	mov	r1, r2
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff ff5d 	bl	80028c4 <__NVIC_SetPriority>
}
 8002a0a:	bf00      	nop
 8002a0c:	3718      	adds	r7, #24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a12:	b580      	push	{r7, lr}
 8002a14:	b082      	sub	sp, #8
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f7ff ffb0 	bl	8002980 <SysTick_Config>
 8002a20:	4603      	mov	r3, r0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
	...

08002a2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b087      	sub	sp, #28
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a36:	2300      	movs	r3, #0
 8002a38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a3a:	e17f      	b.n	8002d3c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	2101      	movs	r1, #1
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	fa01 f303 	lsl.w	r3, r1, r3
 8002a48:	4013      	ands	r3, r2
 8002a4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 8171 	beq.w	8002d36 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d00b      	beq.n	8002a74 <HAL_GPIO_Init+0x48>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d007      	beq.n	8002a74 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a68:	2b11      	cmp	r3, #17
 8002a6a:	d003      	beq.n	8002a74 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	2b12      	cmp	r3, #18
 8002a72:	d130      	bne.n	8002ad6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	2203      	movs	r2, #3
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	43db      	mvns	r3, r3
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	68da      	ldr	r2, [r3, #12]
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002aaa:	2201      	movs	r2, #1
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	091b      	lsrs	r3, r3, #4
 8002ac0:	f003 0201 	and.w	r2, r3, #1
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f003 0303 	and.w	r3, r3, #3
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	d118      	bne.n	8002b14 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002ae8:	2201      	movs	r2, #1
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	43db      	mvns	r3, r3
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	4013      	ands	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	08db      	lsrs	r3, r3, #3
 8002afe:	f003 0201 	and.w	r2, r3, #1
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	693a      	ldr	r2, [r7, #16]
 8002b12:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	2203      	movs	r2, #3
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	43db      	mvns	r3, r3
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	fa02 f303 	lsl.w	r3, r2, r3
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d003      	beq.n	8002b54 <HAL_GPIO_Init+0x128>
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b12      	cmp	r3, #18
 8002b52:	d123      	bne.n	8002b9c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	08da      	lsrs	r2, r3, #3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3208      	adds	r2, #8
 8002b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b60:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	220f      	movs	r2, #15
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	43db      	mvns	r3, r3
 8002b72:	693a      	ldr	r2, [r7, #16]
 8002b74:	4013      	ands	r3, r2
 8002b76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	691a      	ldr	r2, [r3, #16]
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	08da      	lsrs	r2, r3, #3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3208      	adds	r2, #8
 8002b96:	6939      	ldr	r1, [r7, #16]
 8002b98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 0203 	and.w	r2, r3, #3
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	f000 80ac 	beq.w	8002d36 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bde:	4b5e      	ldr	r3, [pc, #376]	; (8002d58 <HAL_GPIO_Init+0x32c>)
 8002be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002be2:	4a5d      	ldr	r2, [pc, #372]	; (8002d58 <HAL_GPIO_Init+0x32c>)
 8002be4:	f043 0301 	orr.w	r3, r3, #1
 8002be8:	6613      	str	r3, [r2, #96]	; 0x60
 8002bea:	4b5b      	ldr	r3, [pc, #364]	; (8002d58 <HAL_GPIO_Init+0x32c>)
 8002bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	60bb      	str	r3, [r7, #8]
 8002bf4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002bf6:	4a59      	ldr	r2, [pc, #356]	; (8002d5c <HAL_GPIO_Init+0x330>)
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	089b      	lsrs	r3, r3, #2
 8002bfc:	3302      	adds	r3, #2
 8002bfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c02:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	f003 0303 	and.w	r3, r3, #3
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	220f      	movs	r2, #15
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43db      	mvns	r3, r3
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4013      	ands	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c20:	d025      	beq.n	8002c6e <HAL_GPIO_Init+0x242>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a4e      	ldr	r2, [pc, #312]	; (8002d60 <HAL_GPIO_Init+0x334>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d01f      	beq.n	8002c6a <HAL_GPIO_Init+0x23e>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a4d      	ldr	r2, [pc, #308]	; (8002d64 <HAL_GPIO_Init+0x338>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d019      	beq.n	8002c66 <HAL_GPIO_Init+0x23a>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a4c      	ldr	r2, [pc, #304]	; (8002d68 <HAL_GPIO_Init+0x33c>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d013      	beq.n	8002c62 <HAL_GPIO_Init+0x236>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a4b      	ldr	r2, [pc, #300]	; (8002d6c <HAL_GPIO_Init+0x340>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d00d      	beq.n	8002c5e <HAL_GPIO_Init+0x232>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a4a      	ldr	r2, [pc, #296]	; (8002d70 <HAL_GPIO_Init+0x344>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d007      	beq.n	8002c5a <HAL_GPIO_Init+0x22e>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a49      	ldr	r2, [pc, #292]	; (8002d74 <HAL_GPIO_Init+0x348>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d101      	bne.n	8002c56 <HAL_GPIO_Init+0x22a>
 8002c52:	2306      	movs	r3, #6
 8002c54:	e00c      	b.n	8002c70 <HAL_GPIO_Init+0x244>
 8002c56:	2307      	movs	r3, #7
 8002c58:	e00a      	b.n	8002c70 <HAL_GPIO_Init+0x244>
 8002c5a:	2305      	movs	r3, #5
 8002c5c:	e008      	b.n	8002c70 <HAL_GPIO_Init+0x244>
 8002c5e:	2304      	movs	r3, #4
 8002c60:	e006      	b.n	8002c70 <HAL_GPIO_Init+0x244>
 8002c62:	2303      	movs	r3, #3
 8002c64:	e004      	b.n	8002c70 <HAL_GPIO_Init+0x244>
 8002c66:	2302      	movs	r3, #2
 8002c68:	e002      	b.n	8002c70 <HAL_GPIO_Init+0x244>
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <HAL_GPIO_Init+0x244>
 8002c6e:	2300      	movs	r3, #0
 8002c70:	697a      	ldr	r2, [r7, #20]
 8002c72:	f002 0203 	and.w	r2, r2, #3
 8002c76:	0092      	lsls	r2, r2, #2
 8002c78:	4093      	lsls	r3, r2
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c80:	4936      	ldr	r1, [pc, #216]	; (8002d5c <HAL_GPIO_Init+0x330>)
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	089b      	lsrs	r3, r3, #2
 8002c86:	3302      	adds	r3, #2
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c8e:	4b3a      	ldr	r3, [pc, #232]	; (8002d78 <HAL_GPIO_Init+0x34c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	43db      	mvns	r3, r3
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d003      	beq.n	8002cb2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cb2:	4a31      	ldr	r2, [pc, #196]	; (8002d78 <HAL_GPIO_Init+0x34c>)
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002cb8:	4b2f      	ldr	r3, [pc, #188]	; (8002d78 <HAL_GPIO_Init+0x34c>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002cdc:	4a26      	ldr	r2, [pc, #152]	; (8002d78 <HAL_GPIO_Init+0x34c>)
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ce2:	4b25      	ldr	r3, [pc, #148]	; (8002d78 <HAL_GPIO_Init+0x34c>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	43db      	mvns	r3, r3
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d003      	beq.n	8002d06 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d06:	4a1c      	ldr	r2, [pc, #112]	; (8002d78 <HAL_GPIO_Init+0x34c>)
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d0c:	4b1a      	ldr	r3, [pc, #104]	; (8002d78 <HAL_GPIO_Init+0x34c>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	43db      	mvns	r3, r3
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d30:	4a11      	ldr	r2, [pc, #68]	; (8002d78 <HAL_GPIO_Init+0x34c>)
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	fa22 f303 	lsr.w	r3, r2, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f47f ae78 	bne.w	8002a3c <HAL_GPIO_Init+0x10>
  }
}
 8002d4c:	bf00      	nop
 8002d4e:	371c      	adds	r7, #28
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	40010000 	.word	0x40010000
 8002d60:	48000400 	.word	0x48000400
 8002d64:	48000800 	.word	0x48000800
 8002d68:	48000c00 	.word	0x48000c00
 8002d6c:	48001000 	.word	0x48001000
 8002d70:	48001400 	.word	0x48001400
 8002d74:	48001800 	.word	0x48001800
 8002d78:	40010400 	.word	0x40010400

08002d7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	460b      	mov	r3, r1
 8002d86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691a      	ldr	r2, [r3, #16]
 8002d8c:	887b      	ldrh	r3, [r7, #2]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d002      	beq.n	8002d9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d94:	2301      	movs	r3, #1
 8002d96:	73fb      	strb	r3, [r7, #15]
 8002d98:	e001      	b.n	8002d9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3714      	adds	r7, #20
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	807b      	strh	r3, [r7, #2]
 8002db8:	4613      	mov	r3, r2
 8002dba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dbc:	787b      	ldrb	r3, [r7, #1]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002dc2:	887a      	ldrh	r2, [r7, #2]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002dc8:	e002      	b.n	8002dd0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002dca:	887a      	ldrh	r2, [r7, #2]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e0af      	b.n	8002f4e <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d106      	bne.n	8002e08 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f7fd fd26 	bl	8000854 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 0201 	bic.w	r2, r2, #1
 8002e1e:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002e20:	2300      	movs	r3, #0
 8002e22:	617b      	str	r3, [r7, #20]
 8002e24:	e00a      	b.n	8002e3c <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	3304      	adds	r3, #4
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	4413      	add	r3, r2
 8002e32:	2200      	movs	r2, #0
 8002e34:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	3301      	adds	r3, #1
 8002e3a:	617b      	str	r3, [r7, #20]
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	2b0f      	cmp	r3, #15
 8002e40:	d9f1      	bls.n	8002e26 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f042 0204 	orr.w	r2, r2, #4
 8002e50:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	4b3f      	ldr	r3, [pc, #252]	; (8002f58 <HAL_LCD_Init+0x17c>)
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6851      	ldr	r1, [r2, #4]
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6892      	ldr	r2, [r2, #8]
 8002e64:	4311      	orrs	r1, r2
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002e6a:	4311      	orrs	r1, r2
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e70:	4311      	orrs	r1, r2
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	69d2      	ldr	r2, [r2, #28]
 8002e76:	4311      	orrs	r1, r2
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	6a12      	ldr	r2, [r2, #32]
 8002e7c:	4311      	orrs	r1, r2
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	6992      	ldr	r2, [r2, #24]
 8002e82:	4311      	orrs	r1, r2
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e88:	4311      	orrs	r1, r2
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	430b      	orrs	r3, r1
 8002e90:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f94c 	bl	8003130 <LCD_WaitForSynchro>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8002e9c:	7cfb      	ldrb	r3, [r7, #19]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <HAL_LCD_Init+0xca>
  {
    return status;
 8002ea2:	7cfb      	ldrb	r3, [r7, #19]
 8002ea4:	e053      	b.n	8002f4e <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68da      	ldr	r2, [r3, #12]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	431a      	orrs	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	431a      	orrs	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f042 0201 	orr.w	r2, r2, #1
 8002edc:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002ede:	f7ff fc91 	bl	8002804 <HAL_GetTick>
 8002ee2:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002ee4:	e00c      	b.n	8002f00 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002ee6:	f7ff fc8d 	bl	8002804 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ef4:	d904      	bls.n	8002f00 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2208      	movs	r2, #8
 8002efa:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e026      	b.n	8002f4e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d1eb      	bne.n	8002ee6 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002f0e:	f7ff fc79 	bl	8002804 <HAL_GetTick>
 8002f12:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002f14:	e00c      	b.n	8002f30 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002f16:	f7ff fc75 	bl	8002804 <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f24:	d904      	bls.n	8002f30 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2210      	movs	r2, #16
 8002f2a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e00e      	b.n	8002f4e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 0310 	and.w	r3, r3, #16
 8002f3a:	2b10      	cmp	r3, #16
 8002f3c:	d1eb      	bne.n	8002f16 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2201      	movs	r2, #1
 8002f48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8002f4c:	7cfb      	ldrb	r3, [r7, #19]
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3718      	adds	r7, #24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	fc00000e 	.word	0xfc00000e

08002f5c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
 8002f68:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f70:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8002f72:	7dfb      	ldrb	r3, [r7, #23]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d002      	beq.n	8002f7e <HAL_LCD_Write+0x22>
 8002f78:	7dfb      	ldrb	r3, [r7, #23]
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d144      	bne.n	8003008 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d12a      	bne.n	8002fe0 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d101      	bne.n	8002f98 <HAL_LCD_Write+0x3c>
 8002f94:	2302      	movs	r3, #2
 8002f96:	e038      	b.n	800300a <HAL_LCD_Write+0xae>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002fa8:	f7ff fc2c 	bl	8002804 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002fae:	e010      	b.n	8002fd2 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002fb0:	f7ff fc28 	bl	8002804 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fbe:	d908      	bls.n	8002fd2 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e01b      	b.n	800300a <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f003 0304 	and.w	r3, r3, #4
 8002fdc:	2b04      	cmp	r3, #4
 8002fde:	d0e7      	beq.n	8002fb0 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	3304      	adds	r3, #4
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	4413      	add	r3, r2
 8002fec:	685a      	ldr	r2, [r3, #4]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	401a      	ands	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6819      	ldr	r1, [r3, #0]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003004:	2300      	movs	r3, #0
 8003006:	e000      	b.n	800300a <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
  }
}
 800300a:	4618      	mov	r0, r3
 800300c:	3718      	adds	r7, #24
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b086      	sub	sp, #24
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003024:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8003026:	7cbb      	ldrb	r3, [r7, #18]
 8003028:	2b01      	cmp	r3, #1
 800302a:	d002      	beq.n	8003032 <HAL_LCD_Clear+0x20>
 800302c:	7cbb      	ldrb	r3, [r7, #18]
 800302e:	2b02      	cmp	r3, #2
 8003030:	d140      	bne.n	80030b4 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003038:	2b01      	cmp	r3, #1
 800303a:	d101      	bne.n	8003040 <HAL_LCD_Clear+0x2e>
 800303c:	2302      	movs	r3, #2
 800303e:	e03a      	b.n	80030b6 <HAL_LCD_Clear+0xa4>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2202      	movs	r2, #2
 800304c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8003050:	f7ff fbd8 	bl	8002804 <HAL_GetTick>
 8003054:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003056:	e010      	b.n	800307a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003058:	f7ff fbd4 	bl	8002804 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003066:	d908      	bls.n	800307a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2202      	movs	r2, #2
 800306c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e01d      	b.n	80030b6 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	2b04      	cmp	r3, #4
 8003086:	d0e7      	beq.n	8003058 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003088:	2300      	movs	r3, #0
 800308a:	617b      	str	r3, [r7, #20]
 800308c:	e00a      	b.n	80030a4 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	3304      	adds	r3, #4
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	4413      	add	r3, r2
 800309a:	2200      	movs	r2, #0
 800309c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	3301      	adds	r3, #1
 80030a2:	617b      	str	r3, [r7, #20]
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	2b0f      	cmp	r3, #15
 80030a8:	d9f1      	bls.n	800308e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 f807 	bl	80030be <HAL_LCD_UpdateDisplayRequest>
 80030b0:	4603      	mov	r3, r0
 80030b2:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 80030b4:	7cfb      	ldrb	r3, [r7, #19]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3718      	adds	r7, #24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b084      	sub	sp, #16
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2208      	movs	r2, #8
 80030cc:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f042 0204 	orr.w	r2, r2, #4
 80030dc:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80030de:	f7ff fb91 	bl	8002804 <HAL_GetTick>
 80030e2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80030e4:	e010      	b.n	8003108 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80030e6:	f7ff fb8d 	bl	8002804 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030f4:	d908      	bls.n	8003108 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2204      	movs	r2, #4
 80030fa:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e00f      	b.n	8003128 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f003 0308 	and.w	r3, r3, #8
 8003112:	2b08      	cmp	r3, #8
 8003114:	d1e7      	bne.n	80030e6 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	3710      	adds	r7, #16
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003138:	f7ff fb64 	bl	8002804 <HAL_GetTick>
 800313c:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800313e:	e00c      	b.n	800315a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003140:	f7ff fb60 	bl	8002804 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800314e:	d904      	bls.n	800315a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e007      	b.n	800316a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f003 0320 	and.w	r3, r3, #32
 8003164:	2b20      	cmp	r3, #32
 8003166:	d1eb      	bne.n	8003140 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
	...

08003174 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003178:	4b05      	ldr	r3, [pc, #20]	; (8003190 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a04      	ldr	r2, [pc, #16]	; (8003190 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800317e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003182:	6013      	str	r3, [r2, #0]
}
 8003184:	bf00      	nop
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	40007000 	.word	0x40007000

08003194 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003198:	4b04      	ldr	r3, [pc, #16]	; (80031ac <HAL_PWREx_GetVoltageRange+0x18>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	40007000 	.word	0x40007000

080031b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031be:	d130      	bne.n	8003222 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80031c0:	4b23      	ldr	r3, [pc, #140]	; (8003250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80031c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031cc:	d038      	beq.n	8003240 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031ce:	4b20      	ldr	r3, [pc, #128]	; (8003250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80031d6:	4a1e      	ldr	r2, [pc, #120]	; (8003250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031de:	4b1d      	ldr	r3, [pc, #116]	; (8003254 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2232      	movs	r2, #50	; 0x32
 80031e4:	fb02 f303 	mul.w	r3, r2, r3
 80031e8:	4a1b      	ldr	r2, [pc, #108]	; (8003258 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	0c9b      	lsrs	r3, r3, #18
 80031f0:	3301      	adds	r3, #1
 80031f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031f4:	e002      	b.n	80031fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	3b01      	subs	r3, #1
 80031fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031fc:	4b14      	ldr	r3, [pc, #80]	; (8003250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031fe:	695b      	ldr	r3, [r3, #20]
 8003200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003204:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003208:	d102      	bne.n	8003210 <HAL_PWREx_ControlVoltageScaling+0x60>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1f2      	bne.n	80031f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003210:	4b0f      	ldr	r3, [pc, #60]	; (8003250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003218:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800321c:	d110      	bne.n	8003240 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e00f      	b.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003222:	4b0b      	ldr	r3, [pc, #44]	; (8003250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800322a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800322e:	d007      	beq.n	8003240 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003230:	4b07      	ldr	r3, [pc, #28]	; (8003250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003238:	4a05      	ldr	r2, [pc, #20]	; (8003250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800323a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800323e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	40007000 	.word	0x40007000
 8003254:	20000000 	.word	0x20000000
 8003258:	431bde83 	.word	0x431bde83

0800325c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b088      	sub	sp, #32
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e3d4      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800326e:	4ba1      	ldr	r3, [pc, #644]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f003 030c 	and.w	r3, r3, #12
 8003276:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003278:	4b9e      	ldr	r3, [pc, #632]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	f003 0303 	and.w	r3, r3, #3
 8003280:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0310 	and.w	r3, r3, #16
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 80e4 	beq.w	8003458 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d007      	beq.n	80032a6 <HAL_RCC_OscConfig+0x4a>
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	2b0c      	cmp	r3, #12
 800329a:	f040 808b 	bne.w	80033b4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	f040 8087 	bne.w	80033b4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032a6:	4b93      	ldr	r3, [pc, #588]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d005      	beq.n	80032be <HAL_RCC_OscConfig+0x62>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e3ac      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a1a      	ldr	r2, [r3, #32]
 80032c2:	4b8c      	ldr	r3, [pc, #560]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0308 	and.w	r3, r3, #8
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d004      	beq.n	80032d8 <HAL_RCC_OscConfig+0x7c>
 80032ce:	4b89      	ldr	r3, [pc, #548]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032d6:	e005      	b.n	80032e4 <HAL_RCC_OscConfig+0x88>
 80032d8:	4b86      	ldr	r3, [pc, #536]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80032da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032de:	091b      	lsrs	r3, r3, #4
 80032e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d223      	bcs.n	8003330 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a1b      	ldr	r3, [r3, #32]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f000 fd3f 	bl	8003d70 <RCC_SetFlashLatencyFromMSIRange>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e38d      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032fc:	4b7d      	ldr	r3, [pc, #500]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a7c      	ldr	r2, [pc, #496]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003302:	f043 0308 	orr.w	r3, r3, #8
 8003306:	6013      	str	r3, [r2, #0]
 8003308:	4b7a      	ldr	r3, [pc, #488]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	4977      	ldr	r1, [pc, #476]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003316:	4313      	orrs	r3, r2
 8003318:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800331a:	4b76      	ldr	r3, [pc, #472]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	021b      	lsls	r3, r3, #8
 8003328:	4972      	ldr	r1, [pc, #456]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800332a:	4313      	orrs	r3, r2
 800332c:	604b      	str	r3, [r1, #4]
 800332e:	e025      	b.n	800337c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003330:	4b70      	ldr	r3, [pc, #448]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a6f      	ldr	r2, [pc, #444]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003336:	f043 0308 	orr.w	r3, r3, #8
 800333a:	6013      	str	r3, [r2, #0]
 800333c:	4b6d      	ldr	r3, [pc, #436]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a1b      	ldr	r3, [r3, #32]
 8003348:	496a      	ldr	r1, [pc, #424]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800334a:	4313      	orrs	r3, r2
 800334c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800334e:	4b69      	ldr	r3, [pc, #420]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	69db      	ldr	r3, [r3, #28]
 800335a:	021b      	lsls	r3, r3, #8
 800335c:	4965      	ldr	r1, [pc, #404]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800335e:	4313      	orrs	r3, r2
 8003360:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d109      	bne.n	800337c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a1b      	ldr	r3, [r3, #32]
 800336c:	4618      	mov	r0, r3
 800336e:	f000 fcff 	bl	8003d70 <RCC_SetFlashLatencyFromMSIRange>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e34d      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800337c:	f000 fc36 	bl	8003bec <HAL_RCC_GetSysClockFreq>
 8003380:	4601      	mov	r1, r0
 8003382:	4b5c      	ldr	r3, [pc, #368]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	091b      	lsrs	r3, r3, #4
 8003388:	f003 030f 	and.w	r3, r3, #15
 800338c:	4a5a      	ldr	r2, [pc, #360]	; (80034f8 <HAL_RCC_OscConfig+0x29c>)
 800338e:	5cd3      	ldrb	r3, [r2, r3]
 8003390:	f003 031f 	and.w	r3, r3, #31
 8003394:	fa21 f303 	lsr.w	r3, r1, r3
 8003398:	4a58      	ldr	r2, [pc, #352]	; (80034fc <HAL_RCC_OscConfig+0x2a0>)
 800339a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800339c:	4b58      	ldr	r3, [pc, #352]	; (8003500 <HAL_RCC_OscConfig+0x2a4>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7ff f9df 	bl	8002764 <HAL_InitTick>
 80033a6:	4603      	mov	r3, r0
 80033a8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80033aa:	7bfb      	ldrb	r3, [r7, #15]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d052      	beq.n	8003456 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
 80033b2:	e331      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d032      	beq.n	8003422 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033bc:	4b4d      	ldr	r3, [pc, #308]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a4c      	ldr	r2, [pc, #304]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80033c2:	f043 0301 	orr.w	r3, r3, #1
 80033c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033c8:	f7ff fa1c 	bl	8002804 <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033d0:	f7ff fa18 	bl	8002804 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e31a      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033e2:	4b44      	ldr	r3, [pc, #272]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d0f0      	beq.n	80033d0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033ee:	4b41      	ldr	r3, [pc, #260]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a40      	ldr	r2, [pc, #256]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80033f4:	f043 0308 	orr.w	r3, r3, #8
 80033f8:	6013      	str	r3, [r2, #0]
 80033fa:	4b3e      	ldr	r3, [pc, #248]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a1b      	ldr	r3, [r3, #32]
 8003406:	493b      	ldr	r1, [pc, #236]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003408:	4313      	orrs	r3, r2
 800340a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800340c:	4b39      	ldr	r3, [pc, #228]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	021b      	lsls	r3, r3, #8
 800341a:	4936      	ldr	r1, [pc, #216]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800341c:	4313      	orrs	r3, r2
 800341e:	604b      	str	r3, [r1, #4]
 8003420:	e01a      	b.n	8003458 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003422:	4b34      	ldr	r3, [pc, #208]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a33      	ldr	r2, [pc, #204]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003428:	f023 0301 	bic.w	r3, r3, #1
 800342c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800342e:	f7ff f9e9 	bl	8002804 <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003434:	e008      	b.n	8003448 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003436:	f7ff f9e5 	bl	8002804 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d901      	bls.n	8003448 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e2e7      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003448:	4b2a      	ldr	r3, [pc, #168]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d1f0      	bne.n	8003436 <HAL_RCC_OscConfig+0x1da>
 8003454:	e000      	b.n	8003458 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003456:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b00      	cmp	r3, #0
 8003462:	d074      	beq.n	800354e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	2b08      	cmp	r3, #8
 8003468:	d005      	beq.n	8003476 <HAL_RCC_OscConfig+0x21a>
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	2b0c      	cmp	r3, #12
 800346e:	d10e      	bne.n	800348e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	2b03      	cmp	r3, #3
 8003474:	d10b      	bne.n	800348e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003476:	4b1f      	ldr	r3, [pc, #124]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d064      	beq.n	800354c <HAL_RCC_OscConfig+0x2f0>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d160      	bne.n	800354c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e2c4      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003496:	d106      	bne.n	80034a6 <HAL_RCC_OscConfig+0x24a>
 8003498:	4b16      	ldr	r3, [pc, #88]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a15      	ldr	r2, [pc, #84]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 800349e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034a2:	6013      	str	r3, [r2, #0]
 80034a4:	e01d      	b.n	80034e2 <HAL_RCC_OscConfig+0x286>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034ae:	d10c      	bne.n	80034ca <HAL_RCC_OscConfig+0x26e>
 80034b0:	4b10      	ldr	r3, [pc, #64]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a0f      	ldr	r2, [pc, #60]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80034b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034ba:	6013      	str	r3, [r2, #0]
 80034bc:	4b0d      	ldr	r3, [pc, #52]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a0c      	ldr	r2, [pc, #48]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80034c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034c6:	6013      	str	r3, [r2, #0]
 80034c8:	e00b      	b.n	80034e2 <HAL_RCC_OscConfig+0x286>
 80034ca:	4b0a      	ldr	r3, [pc, #40]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a09      	ldr	r2, [pc, #36]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80034d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034d4:	6013      	str	r3, [r2, #0]
 80034d6:	4b07      	ldr	r3, [pc, #28]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a06      	ldr	r2, [pc, #24]	; (80034f4 <HAL_RCC_OscConfig+0x298>)
 80034dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034e0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d01c      	beq.n	8003524 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ea:	f7ff f98b 	bl	8002804 <HAL_GetTick>
 80034ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034f0:	e011      	b.n	8003516 <HAL_RCC_OscConfig+0x2ba>
 80034f2:	bf00      	nop
 80034f4:	40021000 	.word	0x40021000
 80034f8:	0800682c 	.word	0x0800682c
 80034fc:	20000000 	.word	0x20000000
 8003500:	2000006c 	.word	0x2000006c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003504:	f7ff f97e 	bl	8002804 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	; 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e280      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003516:	4baf      	ldr	r3, [pc, #700]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f0      	beq.n	8003504 <HAL_RCC_OscConfig+0x2a8>
 8003522:	e014      	b.n	800354e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003524:	f7ff f96e 	bl	8002804 <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800352c:	f7ff f96a 	bl	8002804 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b64      	cmp	r3, #100	; 0x64
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e26c      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800353e:	4ba5      	ldr	r3, [pc, #660]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f0      	bne.n	800352c <HAL_RCC_OscConfig+0x2d0>
 800354a:	e000      	b.n	800354e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800354c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d060      	beq.n	800361c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	2b04      	cmp	r3, #4
 800355e:	d005      	beq.n	800356c <HAL_RCC_OscConfig+0x310>
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	2b0c      	cmp	r3, #12
 8003564:	d119      	bne.n	800359a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2b02      	cmp	r3, #2
 800356a:	d116      	bne.n	800359a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800356c:	4b99      	ldr	r3, [pc, #612]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <HAL_RCC_OscConfig+0x328>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d101      	bne.n	8003584 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e249      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003584:	4b93      	ldr	r3, [pc, #588]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	061b      	lsls	r3, r3, #24
 8003592:	4990      	ldr	r1, [pc, #576]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003594:	4313      	orrs	r3, r2
 8003596:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003598:	e040      	b.n	800361c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d023      	beq.n	80035ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035a2:	4b8c      	ldr	r3, [pc, #560]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a8b      	ldr	r2, [pc, #556]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80035a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ae:	f7ff f929 	bl	8002804 <HAL_GetTick>
 80035b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035b4:	e008      	b.n	80035c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035b6:	f7ff f925 	bl	8002804 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d901      	bls.n	80035c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e227      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035c8:	4b82      	ldr	r3, [pc, #520]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d0f0      	beq.n	80035b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d4:	4b7f      	ldr	r3, [pc, #508]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	691b      	ldr	r3, [r3, #16]
 80035e0:	061b      	lsls	r3, r3, #24
 80035e2:	497c      	ldr	r1, [pc, #496]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	604b      	str	r3, [r1, #4]
 80035e8:	e018      	b.n	800361c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035ea:	4b7a      	ldr	r3, [pc, #488]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a79      	ldr	r2, [pc, #484]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80035f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f6:	f7ff f905 	bl	8002804 <HAL_GetTick>
 80035fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035fc:	e008      	b.n	8003610 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035fe:	f7ff f901 	bl	8002804 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d901      	bls.n	8003610 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e203      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003610:	4b70      	ldr	r3, [pc, #448]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1f0      	bne.n	80035fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b00      	cmp	r3, #0
 8003626:	d03c      	beq.n	80036a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d01c      	beq.n	800366a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003630:	4b68      	ldr	r3, [pc, #416]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003632:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003636:	4a67      	ldr	r2, [pc, #412]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003638:	f043 0301 	orr.w	r3, r3, #1
 800363c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003640:	f7ff f8e0 	bl	8002804 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003648:	f7ff f8dc 	bl	8002804 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e1de      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800365a:	4b5e      	ldr	r3, [pc, #376]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 800365c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003660:	f003 0302 	and.w	r3, r3, #2
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0ef      	beq.n	8003648 <HAL_RCC_OscConfig+0x3ec>
 8003668:	e01b      	b.n	80036a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800366a:	4b5a      	ldr	r3, [pc, #360]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 800366c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003670:	4a58      	ldr	r2, [pc, #352]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003672:	f023 0301 	bic.w	r3, r3, #1
 8003676:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800367a:	f7ff f8c3 	bl	8002804 <HAL_GetTick>
 800367e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003680:	e008      	b.n	8003694 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003682:	f7ff f8bf 	bl	8002804 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b02      	cmp	r3, #2
 800368e:	d901      	bls.n	8003694 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e1c1      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003694:	4b4f      	ldr	r3, [pc, #316]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003696:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1ef      	bne.n	8003682 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f000 80a6 	beq.w	80037fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036b0:	2300      	movs	r3, #0
 80036b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80036b4:	4b47      	ldr	r3, [pc, #284]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80036b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10d      	bne.n	80036dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c0:	4b44      	ldr	r3, [pc, #272]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80036c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c4:	4a43      	ldr	r2, [pc, #268]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80036c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ca:	6593      	str	r3, [r2, #88]	; 0x58
 80036cc:	4b41      	ldr	r3, [pc, #260]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80036ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d4:	60bb      	str	r3, [r7, #8]
 80036d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036d8:	2301      	movs	r3, #1
 80036da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036dc:	4b3e      	ldr	r3, [pc, #248]	; (80037d8 <HAL_RCC_OscConfig+0x57c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d118      	bne.n	800371a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036e8:	4b3b      	ldr	r3, [pc, #236]	; (80037d8 <HAL_RCC_OscConfig+0x57c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a3a      	ldr	r2, [pc, #232]	; (80037d8 <HAL_RCC_OscConfig+0x57c>)
 80036ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036f4:	f7ff f886 	bl	8002804 <HAL_GetTick>
 80036f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036fa:	e008      	b.n	800370e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036fc:	f7ff f882 	bl	8002804 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b02      	cmp	r3, #2
 8003708:	d901      	bls.n	800370e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e184      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800370e:	4b32      	ldr	r3, [pc, #200]	; (80037d8 <HAL_RCC_OscConfig+0x57c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003716:	2b00      	cmp	r3, #0
 8003718:	d0f0      	beq.n	80036fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d108      	bne.n	8003734 <HAL_RCC_OscConfig+0x4d8>
 8003722:	4b2c      	ldr	r3, [pc, #176]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003724:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003728:	4a2a      	ldr	r2, [pc, #168]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 800372a:	f043 0301 	orr.w	r3, r3, #1
 800372e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003732:	e024      	b.n	800377e <HAL_RCC_OscConfig+0x522>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	2b05      	cmp	r3, #5
 800373a:	d110      	bne.n	800375e <HAL_RCC_OscConfig+0x502>
 800373c:	4b25      	ldr	r3, [pc, #148]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 800373e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003742:	4a24      	ldr	r2, [pc, #144]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003744:	f043 0304 	orr.w	r3, r3, #4
 8003748:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800374c:	4b21      	ldr	r3, [pc, #132]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 800374e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003752:	4a20      	ldr	r2, [pc, #128]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003754:	f043 0301 	orr.w	r3, r3, #1
 8003758:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800375c:	e00f      	b.n	800377e <HAL_RCC_OscConfig+0x522>
 800375e:	4b1d      	ldr	r3, [pc, #116]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003764:	4a1b      	ldr	r2, [pc, #108]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003766:	f023 0301 	bic.w	r3, r3, #1
 800376a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800376e:	4b19      	ldr	r3, [pc, #100]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003774:	4a17      	ldr	r2, [pc, #92]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 8003776:	f023 0304 	bic.w	r3, r3, #4
 800377a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d016      	beq.n	80037b4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003786:	f7ff f83d 	bl	8002804 <HAL_GetTick>
 800378a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800378c:	e00a      	b.n	80037a4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800378e:	f7ff f839 	bl	8002804 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	f241 3288 	movw	r2, #5000	; 0x1388
 800379c:	4293      	cmp	r3, r2
 800379e:	d901      	bls.n	80037a4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e139      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037a4:	4b0b      	ldr	r3, [pc, #44]	; (80037d4 <HAL_RCC_OscConfig+0x578>)
 80037a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d0ed      	beq.n	800378e <HAL_RCC_OscConfig+0x532>
 80037b2:	e01a      	b.n	80037ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b4:	f7ff f826 	bl	8002804 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037ba:	e00f      	b.n	80037dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037bc:	f7ff f822 	bl	8002804 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d906      	bls.n	80037dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e122      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
 80037d2:	bf00      	nop
 80037d4:	40021000 	.word	0x40021000
 80037d8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037dc:	4b90      	ldr	r3, [pc, #576]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80037de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1e8      	bne.n	80037bc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037ea:	7ffb      	ldrb	r3, [r7, #31]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d105      	bne.n	80037fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037f0:	4b8b      	ldr	r3, [pc, #556]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80037f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037f4:	4a8a      	ldr	r2, [pc, #552]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80037f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037fa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 8108 	beq.w	8003a16 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800380a:	2b02      	cmp	r3, #2
 800380c:	f040 80d0 	bne.w	80039b0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003810:	4b83      	ldr	r3, [pc, #524]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f003 0203 	and.w	r2, r3, #3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003820:	429a      	cmp	r2, r3
 8003822:	d130      	bne.n	8003886 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382e:	3b01      	subs	r3, #1
 8003830:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003832:	429a      	cmp	r2, r3
 8003834:	d127      	bne.n	8003886 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003840:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003842:	429a      	cmp	r2, r3
 8003844:	d11f      	bne.n	8003886 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003850:	2a07      	cmp	r2, #7
 8003852:	bf14      	ite	ne
 8003854:	2201      	movne	r2, #1
 8003856:	2200      	moveq	r2, #0
 8003858:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800385a:	4293      	cmp	r3, r2
 800385c:	d113      	bne.n	8003886 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003868:	085b      	lsrs	r3, r3, #1
 800386a:	3b01      	subs	r3, #1
 800386c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800386e:	429a      	cmp	r2, r3
 8003870:	d109      	bne.n	8003886 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387c:	085b      	lsrs	r3, r3, #1
 800387e:	3b01      	subs	r3, #1
 8003880:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003882:	429a      	cmp	r2, r3
 8003884:	d06e      	beq.n	8003964 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	2b0c      	cmp	r3, #12
 800388a:	d069      	beq.n	8003960 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800388c:	4b64      	ldr	r3, [pc, #400]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d105      	bne.n	80038a4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003898:	4b61      	ldr	r3, [pc, #388]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e0b7      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80038a8:	4b5d      	ldr	r3, [pc, #372]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a5c      	ldr	r2, [pc, #368]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80038ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038b2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038b4:	f7fe ffa6 	bl	8002804 <HAL_GetTick>
 80038b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038ba:	e008      	b.n	80038ce <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038bc:	f7fe ffa2 	bl	8002804 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e0a4      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038ce:	4b54      	ldr	r3, [pc, #336]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1f0      	bne.n	80038bc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038da:	4b51      	ldr	r3, [pc, #324]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80038dc:	68da      	ldr	r2, [r3, #12]
 80038de:	4b51      	ldr	r3, [pc, #324]	; (8003a24 <HAL_RCC_OscConfig+0x7c8>)
 80038e0:	4013      	ands	r3, r2
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80038ea:	3a01      	subs	r2, #1
 80038ec:	0112      	lsls	r2, r2, #4
 80038ee:	4311      	orrs	r1, r2
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80038f4:	0212      	lsls	r2, r2, #8
 80038f6:	4311      	orrs	r1, r2
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80038fc:	0852      	lsrs	r2, r2, #1
 80038fe:	3a01      	subs	r2, #1
 8003900:	0552      	lsls	r2, r2, #21
 8003902:	4311      	orrs	r1, r2
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003908:	0852      	lsrs	r2, r2, #1
 800390a:	3a01      	subs	r2, #1
 800390c:	0652      	lsls	r2, r2, #25
 800390e:	4311      	orrs	r1, r2
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003914:	0912      	lsrs	r2, r2, #4
 8003916:	0452      	lsls	r2, r2, #17
 8003918:	430a      	orrs	r2, r1
 800391a:	4941      	ldr	r1, [pc, #260]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 800391c:	4313      	orrs	r3, r2
 800391e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003920:	4b3f      	ldr	r3, [pc, #252]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a3e      	ldr	r2, [pc, #248]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 8003926:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800392a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800392c:	4b3c      	ldr	r3, [pc, #240]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	4a3b      	ldr	r2, [pc, #236]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 8003932:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003936:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003938:	f7fe ff64 	bl	8002804 <HAL_GetTick>
 800393c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800393e:	e008      	b.n	8003952 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003940:	f7fe ff60 	bl	8002804 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b02      	cmp	r3, #2
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e062      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003952:	4b33      	ldr	r3, [pc, #204]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0f0      	beq.n	8003940 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800395e:	e05a      	b.n	8003a16 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e059      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003964:	4b2e      	ldr	r3, [pc, #184]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d152      	bne.n	8003a16 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003970:	4b2b      	ldr	r3, [pc, #172]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a2a      	ldr	r2, [pc, #168]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 8003976:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800397a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800397c:	4b28      	ldr	r3, [pc, #160]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	4a27      	ldr	r2, [pc, #156]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 8003982:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003986:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003988:	f7fe ff3c 	bl	8002804 <HAL_GetTick>
 800398c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003990:	f7fe ff38 	bl	8002804 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b02      	cmp	r3, #2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e03a      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039a2:	4b1f      	ldr	r3, [pc, #124]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f0      	beq.n	8003990 <HAL_RCC_OscConfig+0x734>
 80039ae:	e032      	b.n	8003a16 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	2b0c      	cmp	r3, #12
 80039b4:	d02d      	beq.n	8003a12 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b6:	4b1a      	ldr	r3, [pc, #104]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a19      	ldr	r2, [pc, #100]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80039bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80039c0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80039c2:	4b17      	ldr	r3, [pc, #92]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d105      	bne.n	80039da <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80039ce:	4b14      	ldr	r3, [pc, #80]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	4a13      	ldr	r2, [pc, #76]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80039d4:	f023 0303 	bic.w	r3, r3, #3
 80039d8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80039da:	4b11      	ldr	r3, [pc, #68]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	4a10      	ldr	r2, [pc, #64]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 80039e0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80039e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039e8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ea:	f7fe ff0b 	bl	8002804 <HAL_GetTick>
 80039ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039f0:	e008      	b.n	8003a04 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039f2:	f7fe ff07 	bl	8002804 <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d901      	bls.n	8003a04 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e009      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a04:	4b06      	ldr	r3, [pc, #24]	; (8003a20 <HAL_RCC_OscConfig+0x7c4>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1f0      	bne.n	80039f2 <HAL_RCC_OscConfig+0x796>
 8003a10:	e001      	b.n	8003a16 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e000      	b.n	8003a18 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3720      	adds	r7, #32
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	40021000 	.word	0x40021000
 8003a24:	f99d808c 	.word	0xf99d808c

08003a28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d101      	bne.n	8003a3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e0c8      	b.n	8003bce <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a3c:	4b66      	ldr	r3, [pc, #408]	; (8003bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	683a      	ldr	r2, [r7, #0]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d910      	bls.n	8003a6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a4a:	4b63      	ldr	r3, [pc, #396]	; (8003bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f023 0207 	bic.w	r2, r3, #7
 8003a52:	4961      	ldr	r1, [pc, #388]	; (8003bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a5a:	4b5f      	ldr	r3, [pc, #380]	; (8003bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0307 	and.w	r3, r3, #7
 8003a62:	683a      	ldr	r2, [r7, #0]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d001      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e0b0      	b.n	8003bce <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d04c      	beq.n	8003b12 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	2b03      	cmp	r3, #3
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a80:	4b56      	ldr	r3, [pc, #344]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d121      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e09e      	b.n	8003bce <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d107      	bne.n	8003aa8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a98:	4b50      	ldr	r3, [pc, #320]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d115      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e092      	b.n	8003bce <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d107      	bne.n	8003ac0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ab0:	4b4a      	ldr	r3, [pc, #296]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0302 	and.w	r3, r3, #2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d109      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e086      	b.n	8003bce <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ac0:	4b46      	ldr	r3, [pc, #280]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e07e      	b.n	8003bce <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ad0:	4b42      	ldr	r3, [pc, #264]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	f023 0203 	bic.w	r2, r3, #3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	493f      	ldr	r1, [pc, #252]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ae2:	f7fe fe8f 	bl	8002804 <HAL_GetTick>
 8003ae6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ae8:	e00a      	b.n	8003b00 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aea:	f7fe fe8b 	bl	8002804 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d901      	bls.n	8003b00 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e066      	b.n	8003bce <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b00:	4b36      	ldr	r3, [pc, #216]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f003 020c 	and.w	r2, r3, #12
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d1eb      	bne.n	8003aea <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d008      	beq.n	8003b30 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b1e:	4b2f      	ldr	r3, [pc, #188]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	492c      	ldr	r1, [pc, #176]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b30:	4b29      	ldr	r3, [pc, #164]	; (8003bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	683a      	ldr	r2, [r7, #0]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d210      	bcs.n	8003b60 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b3e:	4b26      	ldr	r3, [pc, #152]	; (8003bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f023 0207 	bic.w	r2, r3, #7
 8003b46:	4924      	ldr	r1, [pc, #144]	; (8003bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b4e:	4b22      	ldr	r3, [pc, #136]	; (8003bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0307 	and.w	r3, r3, #7
 8003b56:	683a      	ldr	r2, [r7, #0]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d001      	beq.n	8003b60 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e036      	b.n	8003bce <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0304 	and.w	r3, r3, #4
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d008      	beq.n	8003b7e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b6c:	4b1b      	ldr	r3, [pc, #108]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	4918      	ldr	r1, [pc, #96]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d009      	beq.n	8003b9e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b8a:	4b14      	ldr	r3, [pc, #80]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	4910      	ldr	r1, [pc, #64]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b9e:	f000 f825 	bl	8003bec <HAL_RCC_GetSysClockFreq>
 8003ba2:	4601      	mov	r1, r0
 8003ba4:	4b0d      	ldr	r3, [pc, #52]	; (8003bdc <HAL_RCC_ClockConfig+0x1b4>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	091b      	lsrs	r3, r3, #4
 8003baa:	f003 030f 	and.w	r3, r3, #15
 8003bae:	4a0c      	ldr	r2, [pc, #48]	; (8003be0 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb0:	5cd3      	ldrb	r3, [r2, r3]
 8003bb2:	f003 031f 	and.w	r3, r3, #31
 8003bb6:	fa21 f303 	lsr.w	r3, r1, r3
 8003bba:	4a0a      	ldr	r2, [pc, #40]	; (8003be4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003bbe:	4b0a      	ldr	r3, [pc, #40]	; (8003be8 <HAL_RCC_ClockConfig+0x1c0>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fe fdce 	bl	8002764 <HAL_InitTick>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	72fb      	strb	r3, [r7, #11]

  return status;
 8003bcc:	7afb      	ldrb	r3, [r7, #11]
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	40022000 	.word	0x40022000
 8003bdc:	40021000 	.word	0x40021000
 8003be0:	0800682c 	.word	0x0800682c
 8003be4:	20000000 	.word	0x20000000
 8003be8:	2000006c 	.word	0x2000006c

08003bec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b089      	sub	sp, #36	; 0x24
 8003bf0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	61fb      	str	r3, [r7, #28]
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bfa:	4b3d      	ldr	r3, [pc, #244]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f003 030c 	and.w	r3, r3, #12
 8003c02:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c04:	4b3a      	ldr	r3, [pc, #232]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	f003 0303 	and.w	r3, r3, #3
 8003c0c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d005      	beq.n	8003c20 <HAL_RCC_GetSysClockFreq+0x34>
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	2b0c      	cmp	r3, #12
 8003c18:	d121      	bne.n	8003c5e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d11e      	bne.n	8003c5e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c20:	4b33      	ldr	r3, [pc, #204]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0308 	and.w	r3, r3, #8
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d107      	bne.n	8003c3c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c2c:	4b30      	ldr	r3, [pc, #192]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003c2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c32:	0a1b      	lsrs	r3, r3, #8
 8003c34:	f003 030f 	and.w	r3, r3, #15
 8003c38:	61fb      	str	r3, [r7, #28]
 8003c3a:	e005      	b.n	8003c48 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c3c:	4b2c      	ldr	r3, [pc, #176]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	091b      	lsrs	r3, r3, #4
 8003c42:	f003 030f 	and.w	r3, r3, #15
 8003c46:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c48:	4a2a      	ldr	r2, [pc, #168]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c50:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d10d      	bne.n	8003c74 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c5c:	e00a      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	2b04      	cmp	r3, #4
 8003c62:	d102      	bne.n	8003c6a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c64:	4b24      	ldr	r3, [pc, #144]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c66:	61bb      	str	r3, [r7, #24]
 8003c68:	e004      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	2b08      	cmp	r3, #8
 8003c6e:	d101      	bne.n	8003c74 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c70:	4b22      	ldr	r3, [pc, #136]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x110>)
 8003c72:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	2b0c      	cmp	r3, #12
 8003c78:	d133      	bne.n	8003ce2 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c7a:	4b1d      	ldr	r3, [pc, #116]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	f003 0303 	and.w	r3, r3, #3
 8003c82:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d002      	beq.n	8003c90 <HAL_RCC_GetSysClockFreq+0xa4>
 8003c8a:	2b03      	cmp	r3, #3
 8003c8c:	d003      	beq.n	8003c96 <HAL_RCC_GetSysClockFreq+0xaa>
 8003c8e:	e005      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003c90:	4b19      	ldr	r3, [pc, #100]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c92:	617b      	str	r3, [r7, #20]
      break;
 8003c94:	e005      	b.n	8003ca2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003c96:	4b19      	ldr	r3, [pc, #100]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x110>)
 8003c98:	617b      	str	r3, [r7, #20]
      break;
 8003c9a:	e002      	b.n	8003ca2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	617b      	str	r3, [r7, #20]
      break;
 8003ca0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ca2:	4b13      	ldr	r3, [pc, #76]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	091b      	lsrs	r3, r3, #4
 8003ca8:	f003 0307 	and.w	r3, r3, #7
 8003cac:	3301      	adds	r3, #1
 8003cae:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cb0:	4b0f      	ldr	r3, [pc, #60]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	0a1b      	lsrs	r3, r3, #8
 8003cb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	fb02 f203 	mul.w	r2, r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cc8:	4b09      	ldr	r3, [pc, #36]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	0e5b      	lsrs	r3, r3, #25
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ce2:	69bb      	ldr	r3, [r7, #24]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3724      	adds	r7, #36	; 0x24
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	08006844 	.word	0x08006844
 8003cf8:	00f42400 	.word	0x00f42400
 8003cfc:	007a1200 	.word	0x007a1200

08003d00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d04:	4b03      	ldr	r3, [pc, #12]	; (8003d14 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d06:	681b      	ldr	r3, [r3, #0]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	20000000 	.word	0x20000000

08003d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d1c:	f7ff fff0 	bl	8003d00 <HAL_RCC_GetHCLKFreq>
 8003d20:	4601      	mov	r1, r0
 8003d22:	4b06      	ldr	r3, [pc, #24]	; (8003d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	0a1b      	lsrs	r3, r3, #8
 8003d28:	f003 0307 	and.w	r3, r3, #7
 8003d2c:	4a04      	ldr	r2, [pc, #16]	; (8003d40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d2e:	5cd3      	ldrb	r3, [r2, r3]
 8003d30:	f003 031f 	and.w	r3, r3, #31
 8003d34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	0800683c 	.word	0x0800683c

08003d44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d48:	f7ff ffda 	bl	8003d00 <HAL_RCC_GetHCLKFreq>
 8003d4c:	4601      	mov	r1, r0
 8003d4e:	4b06      	ldr	r3, [pc, #24]	; (8003d68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	0adb      	lsrs	r3, r3, #11
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	4a04      	ldr	r2, [pc, #16]	; (8003d6c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d5a:	5cd3      	ldrb	r3, [r2, r3]
 8003d5c:	f003 031f 	and.w	r3, r3, #31
 8003d60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	40021000 	.word	0x40021000
 8003d6c:	0800683c 	.word	0x0800683c

08003d70 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003d78:	2300      	movs	r3, #0
 8003d7a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003d7c:	4b2a      	ldr	r3, [pc, #168]	; (8003e28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d003      	beq.n	8003d90 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003d88:	f7ff fa04 	bl	8003194 <HAL_PWREx_GetVoltageRange>
 8003d8c:	6178      	str	r0, [r7, #20]
 8003d8e:	e014      	b.n	8003dba <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d90:	4b25      	ldr	r3, [pc, #148]	; (8003e28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d94:	4a24      	ldr	r2, [pc, #144]	; (8003e28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d9a:	6593      	str	r3, [r2, #88]	; 0x58
 8003d9c:	4b22      	ldr	r3, [pc, #136]	; (8003e28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003da4:	60fb      	str	r3, [r7, #12]
 8003da6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003da8:	f7ff f9f4 	bl	8003194 <HAL_PWREx_GetVoltageRange>
 8003dac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003dae:	4b1e      	ldr	r3, [pc, #120]	; (8003e28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db2:	4a1d      	ldr	r2, [pc, #116]	; (8003e28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003db4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003db8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dc0:	d10b      	bne.n	8003dda <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2b80      	cmp	r3, #128	; 0x80
 8003dc6:	d919      	bls.n	8003dfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2ba0      	cmp	r3, #160	; 0xa0
 8003dcc:	d902      	bls.n	8003dd4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003dce:	2302      	movs	r3, #2
 8003dd0:	613b      	str	r3, [r7, #16]
 8003dd2:	e013      	b.n	8003dfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	613b      	str	r3, [r7, #16]
 8003dd8:	e010      	b.n	8003dfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2b80      	cmp	r3, #128	; 0x80
 8003dde:	d902      	bls.n	8003de6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003de0:	2303      	movs	r3, #3
 8003de2:	613b      	str	r3, [r7, #16]
 8003de4:	e00a      	b.n	8003dfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b80      	cmp	r3, #128	; 0x80
 8003dea:	d102      	bne.n	8003df2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003dec:	2302      	movs	r3, #2
 8003dee:	613b      	str	r3, [r7, #16]
 8003df0:	e004      	b.n	8003dfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2b70      	cmp	r3, #112	; 0x70
 8003df6:	d101      	bne.n	8003dfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003df8:	2301      	movs	r3, #1
 8003dfa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003dfc:	4b0b      	ldr	r3, [pc, #44]	; (8003e2c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f023 0207 	bic.w	r2, r3, #7
 8003e04:	4909      	ldr	r1, [pc, #36]	; (8003e2c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e0c:	4b07      	ldr	r3, [pc, #28]	; (8003e2c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0307 	and.w	r3, r3, #7
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d001      	beq.n	8003e1e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e000      	b.n	8003e20 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3718      	adds	r7, #24
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	40022000 	.word	0x40022000

08003e30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e38:	2300      	movs	r3, #0
 8003e3a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d03f      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e54:	d01c      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8003e56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e5a:	d802      	bhi.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00e      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8003e60:	e01f      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8003e62:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003e66:	d003      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003e68:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003e6c:	d01c      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8003e6e:	e018      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e70:	4b85      	ldr	r3, [pc, #532]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	4a84      	ldr	r2, [pc, #528]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e7a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e7c:	e015      	b.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	3304      	adds	r3, #4
 8003e82:	2100      	movs	r1, #0
 8003e84:	4618      	mov	r0, r3
 8003e86:	f000 fac9 	bl	800441c <RCCEx_PLLSAI1_Config>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e8e:	e00c      	b.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3320      	adds	r3, #32
 8003e94:	2100      	movs	r1, #0
 8003e96:	4618      	mov	r0, r3
 8003e98:	f000 fbb0 	bl	80045fc <RCCEx_PLLSAI2_Config>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ea0:	e003      	b.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	74fb      	strb	r3, [r7, #19]
      break;
 8003ea6:	e000      	b.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8003ea8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eaa:	7cfb      	ldrb	r3, [r7, #19]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d10b      	bne.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003eb0:	4b75      	ldr	r3, [pc, #468]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eb6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ebe:	4972      	ldr	r1, [pc, #456]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003ec6:	e001      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec8:	7cfb      	ldrb	r3, [r7, #19]
 8003eca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d03f      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003edc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ee0:	d01c      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003ee2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ee6:	d802      	bhi.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00e      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0xda>
 8003eec:	e01f      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003eee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ef2:	d003      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8003ef4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003ef8:	d01c      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8003efa:	e018      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003efc:	4b62      	ldr	r3, [pc, #392]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	4a61      	ldr	r2, [pc, #388]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f06:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f08:	e015      	b.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	3304      	adds	r3, #4
 8003f0e:	2100      	movs	r1, #0
 8003f10:	4618      	mov	r0, r3
 8003f12:	f000 fa83 	bl	800441c <RCCEx_PLLSAI1_Config>
 8003f16:	4603      	mov	r3, r0
 8003f18:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f1a:	e00c      	b.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	3320      	adds	r3, #32
 8003f20:	2100      	movs	r1, #0
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 fb6a 	bl	80045fc <RCCEx_PLLSAI2_Config>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f2c:	e003      	b.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	74fb      	strb	r3, [r7, #19]
      break;
 8003f32:	e000      	b.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003f34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f36:	7cfb      	ldrb	r3, [r7, #19]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d10b      	bne.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f3c:	4b52      	ldr	r3, [pc, #328]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f42:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f4a:	494f      	ldr	r1, [pc, #316]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003f52:	e001      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f54:	7cfb      	ldrb	r3, [r7, #19]
 8003f56:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	f000 80a0 	beq.w	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f66:	2300      	movs	r3, #0
 8003f68:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f6a:	4b47      	ldr	r3, [pc, #284]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d101      	bne.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8003f76:	2301      	movs	r3, #1
 8003f78:	e000      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00d      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f80:	4b41      	ldr	r3, [pc, #260]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f84:	4a40      	ldr	r2, [pc, #256]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f8a:	6593      	str	r3, [r2, #88]	; 0x58
 8003f8c:	4b3e      	ldr	r3, [pc, #248]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f94:	60bb      	str	r3, [r7, #8]
 8003f96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f9c:	4b3b      	ldr	r3, [pc, #236]	; (800408c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a3a      	ldr	r2, [pc, #232]	; (800408c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003fa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fa6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fa8:	f7fe fc2c 	bl	8002804 <HAL_GetTick>
 8003fac:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003fae:	e009      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fb0:	f7fe fc28 	bl	8002804 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d902      	bls.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	74fb      	strb	r3, [r7, #19]
        break;
 8003fc2:	e005      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003fc4:	4b31      	ldr	r3, [pc, #196]	; (800408c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d0ef      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8003fd0:	7cfb      	ldrb	r3, [r7, #19]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d15c      	bne.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003fd6:	4b2c      	ldr	r3, [pc, #176]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fe0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d01f      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d019      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ff4:	4b24      	ldr	r3, [pc, #144]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ffa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ffe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004000:	4b21      	ldr	r3, [pc, #132]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004002:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004006:	4a20      	ldr	r2, [pc, #128]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800400c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004010:	4b1d      	ldr	r3, [pc, #116]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004016:	4a1c      	ldr	r2, [pc, #112]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004018:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800401c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004020:	4a19      	ldr	r2, [pc, #100]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d016      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004032:	f7fe fbe7 	bl	8002804 <HAL_GetTick>
 8004036:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004038:	e00b      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800403a:	f7fe fbe3 	bl	8002804 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	f241 3288 	movw	r2, #5000	; 0x1388
 8004048:	4293      	cmp	r3, r2
 800404a:	d902      	bls.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	74fb      	strb	r3, [r7, #19]
            break;
 8004050:	e006      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004052:	4b0d      	ldr	r3, [pc, #52]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d0ec      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004060:	7cfb      	ldrb	r3, [r7, #19]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10c      	bne.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004066:	4b08      	ldr	r3, [pc, #32]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800406c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004076:	4904      	ldr	r1, [pc, #16]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004078:	4313      	orrs	r3, r2
 800407a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800407e:	e009      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004080:	7cfb      	ldrb	r3, [r7, #19]
 8004082:	74bb      	strb	r3, [r7, #18]
 8004084:	e006      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004086:	bf00      	nop
 8004088:	40021000 	.word	0x40021000
 800408c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004090:	7cfb      	ldrb	r3, [r7, #19]
 8004092:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004094:	7c7b      	ldrb	r3, [r7, #17]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d105      	bne.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800409a:	4b9e      	ldr	r3, [pc, #632]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800409c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800409e:	4a9d      	ldr	r2, [pc, #628]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040a4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00a      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040b2:	4b98      	ldr	r3, [pc, #608]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b8:	f023 0203 	bic.w	r2, r3, #3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c0:	4994      	ldr	r1, [pc, #592]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00a      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040d4:	4b8f      	ldr	r3, [pc, #572]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040da:	f023 020c 	bic.w	r2, r3, #12
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e2:	498c      	ldr	r1, [pc, #560]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0304 	and.w	r3, r3, #4
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00a      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80040f6:	4b87      	ldr	r3, [pc, #540]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040fc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004104:	4983      	ldr	r1, [pc, #524]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004106:	4313      	orrs	r3, r2
 8004108:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0308 	and.w	r3, r3, #8
 8004114:	2b00      	cmp	r3, #0
 8004116:	d00a      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004118:	4b7e      	ldr	r3, [pc, #504]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800411a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800411e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004126:	497b      	ldr	r1, [pc, #492]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004128:	4313      	orrs	r3, r2
 800412a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0310 	and.w	r3, r3, #16
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00a      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800413a:	4b76      	ldr	r3, [pc, #472]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800413c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004140:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004148:	4972      	ldr	r1, [pc, #456]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800414a:	4313      	orrs	r3, r2
 800414c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0320 	and.w	r3, r3, #32
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00a      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800415c:	4b6d      	ldr	r3, [pc, #436]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800415e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004162:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800416a:	496a      	ldr	r1, [pc, #424]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800416c:	4313      	orrs	r3, r2
 800416e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00a      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800417e:	4b65      	ldr	r3, [pc, #404]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004184:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800418c:	4961      	ldr	r1, [pc, #388]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800418e:	4313      	orrs	r3, r2
 8004190:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800419c:	2b00      	cmp	r3, #0
 800419e:	d00a      	beq.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041a0:	4b5c      	ldr	r3, [pc, #368]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ae:	4959      	ldr	r1, [pc, #356]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00a      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041c2:	4b54      	ldr	r3, [pc, #336]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041c8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d0:	4950      	ldr	r1, [pc, #320]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00a      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041e4:	4b4b      	ldr	r3, [pc, #300]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f2:	4948      	ldr	r1, [pc, #288]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00a      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004206:	4b43      	ldr	r3, [pc, #268]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004208:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800420c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004214:	493f      	ldr	r1, [pc, #252]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004216:	4313      	orrs	r3, r2
 8004218:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d028      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004228:	4b3a      	ldr	r3, [pc, #232]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800422a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800422e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004236:	4937      	ldr	r1, [pc, #220]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004238:	4313      	orrs	r3, r2
 800423a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004242:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004246:	d106      	bne.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004248:	4b32      	ldr	r3, [pc, #200]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	4a31      	ldr	r2, [pc, #196]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800424e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004252:	60d3      	str	r3, [r2, #12]
 8004254:	e011      	b.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800425a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800425e:	d10c      	bne.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3304      	adds	r3, #4
 8004264:	2101      	movs	r1, #1
 8004266:	4618      	mov	r0, r3
 8004268:	f000 f8d8 	bl	800441c <RCCEx_PLLSAI1_Config>
 800426c:	4603      	mov	r3, r0
 800426e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004270:	7cfb      	ldrb	r3, [r7, #19]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004276:	7cfb      	ldrb	r3, [r7, #19]
 8004278:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d028      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004286:	4b23      	ldr	r3, [pc, #140]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004294:	491f      	ldr	r1, [pc, #124]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042a4:	d106      	bne.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042a6:	4b1b      	ldr	r3, [pc, #108]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	4a1a      	ldr	r2, [pc, #104]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80042ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042b0:	60d3      	str	r3, [r2, #12]
 80042b2:	e011      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042bc:	d10c      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3304      	adds	r3, #4
 80042c2:	2101      	movs	r1, #1
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 f8a9 	bl	800441c <RCCEx_PLLSAI1_Config>
 80042ca:	4603      	mov	r3, r0
 80042cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042ce:	7cfb      	ldrb	r3, [r7, #19]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80042d4:	7cfb      	ldrb	r3, [r7, #19]
 80042d6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d02b      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042e4:	4b0b      	ldr	r3, [pc, #44]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80042e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042f2:	4908      	ldr	r1, [pc, #32]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004302:	d109      	bne.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004304:	4b03      	ldr	r3, [pc, #12]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	4a02      	ldr	r2, [pc, #8]	; (8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800430a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800430e:	60d3      	str	r3, [r2, #12]
 8004310:	e014      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004312:	bf00      	nop
 8004314:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800431c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004320:	d10c      	bne.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	3304      	adds	r3, #4
 8004326:	2101      	movs	r1, #1
 8004328:	4618      	mov	r0, r3
 800432a:	f000 f877 	bl	800441c <RCCEx_PLLSAI1_Config>
 800432e:	4603      	mov	r3, r0
 8004330:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004332:	7cfb      	ldrb	r3, [r7, #19]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004338:	7cfb      	ldrb	r3, [r7, #19]
 800433a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d02f      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004348:	4b2b      	ldr	r3, [pc, #172]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800434a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800434e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004356:	4928      	ldr	r1, [pc, #160]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004358:	4313      	orrs	r3, r2
 800435a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004362:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004366:	d10d      	bne.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	3304      	adds	r3, #4
 800436c:	2102      	movs	r1, #2
 800436e:	4618      	mov	r0, r3
 8004370:	f000 f854 	bl	800441c <RCCEx_PLLSAI1_Config>
 8004374:	4603      	mov	r3, r0
 8004376:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004378:	7cfb      	ldrb	r3, [r7, #19]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d014      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800437e:	7cfb      	ldrb	r3, [r7, #19]
 8004380:	74bb      	strb	r3, [r7, #18]
 8004382:	e011      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004388:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800438c:	d10c      	bne.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	3320      	adds	r3, #32
 8004392:	2102      	movs	r1, #2
 8004394:	4618      	mov	r0, r3
 8004396:	f000 f931 	bl	80045fc <RCCEx_PLLSAI2_Config>
 800439a:	4603      	mov	r3, r0
 800439c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800439e:	7cfb      	ldrb	r3, [r7, #19]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d001      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80043a4:	7cfb      	ldrb	r3, [r7, #19]
 80043a6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00a      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80043b4:	4b10      	ldr	r3, [pc, #64]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ba:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043c2:	490d      	ldr	r1, [pc, #52]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00b      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80043d6:	4b08      	ldr	r3, [pc, #32]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043dc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043e6:	4904      	ldr	r1, [pc, #16]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80043ee:	7cbb      	ldrb	r3, [r7, #18]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3718      	adds	r7, #24
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	40021000 	.word	0x40021000

080043fc <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004400:	4b05      	ldr	r3, [pc, #20]	; (8004418 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a04      	ldr	r2, [pc, #16]	; (8004418 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004406:	f043 0304 	orr.w	r3, r3, #4
 800440a:	6013      	str	r3, [r2, #0]
}
 800440c:	bf00      	nop
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	40021000 	.word	0x40021000

0800441c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004426:	2300      	movs	r3, #0
 8004428:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800442a:	4b73      	ldr	r3, [pc, #460]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	f003 0303 	and.w	r3, r3, #3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d018      	beq.n	8004468 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004436:	4b70      	ldr	r3, [pc, #448]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	f003 0203 	and.w	r2, r3, #3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	429a      	cmp	r2, r3
 8004444:	d10d      	bne.n	8004462 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
       ||
 800444a:	2b00      	cmp	r3, #0
 800444c:	d009      	beq.n	8004462 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800444e:	4b6a      	ldr	r3, [pc, #424]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	091b      	lsrs	r3, r3, #4
 8004454:	f003 0307 	and.w	r3, r3, #7
 8004458:	1c5a      	adds	r2, r3, #1
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
       ||
 800445e:	429a      	cmp	r2, r3
 8004460:	d044      	beq.n	80044ec <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	73fb      	strb	r3, [r7, #15]
 8004466:	e041      	b.n	80044ec <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2b02      	cmp	r3, #2
 800446e:	d00c      	beq.n	800448a <RCCEx_PLLSAI1_Config+0x6e>
 8004470:	2b03      	cmp	r3, #3
 8004472:	d013      	beq.n	800449c <RCCEx_PLLSAI1_Config+0x80>
 8004474:	2b01      	cmp	r3, #1
 8004476:	d120      	bne.n	80044ba <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004478:	4b5f      	ldr	r3, [pc, #380]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b00      	cmp	r3, #0
 8004482:	d11d      	bne.n	80044c0 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004488:	e01a      	b.n	80044c0 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800448a:	4b5b      	ldr	r3, [pc, #364]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004492:	2b00      	cmp	r3, #0
 8004494:	d116      	bne.n	80044c4 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800449a:	e013      	b.n	80044c4 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800449c:	4b56      	ldr	r3, [pc, #344]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10f      	bne.n	80044c8 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80044a8:	4b53      	ldr	r3, [pc, #332]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d109      	bne.n	80044c8 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80044b8:	e006      	b.n	80044c8 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	73fb      	strb	r3, [r7, #15]
      break;
 80044be:	e004      	b.n	80044ca <RCCEx_PLLSAI1_Config+0xae>
      break;
 80044c0:	bf00      	nop
 80044c2:	e002      	b.n	80044ca <RCCEx_PLLSAI1_Config+0xae>
      break;
 80044c4:	bf00      	nop
 80044c6:	e000      	b.n	80044ca <RCCEx_PLLSAI1_Config+0xae>
      break;
 80044c8:	bf00      	nop
    }

    if(status == HAL_OK)
 80044ca:	7bfb      	ldrb	r3, [r7, #15]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d10d      	bne.n	80044ec <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80044d0:	4b49      	ldr	r3, [pc, #292]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6819      	ldr	r1, [r3, #0]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	3b01      	subs	r3, #1
 80044e2:	011b      	lsls	r3, r3, #4
 80044e4:	430b      	orrs	r3, r1
 80044e6:	4944      	ldr	r1, [pc, #272]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80044ec:	7bfb      	ldrb	r3, [r7, #15]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d17d      	bne.n	80045ee <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80044f2:	4b41      	ldr	r3, [pc, #260]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a40      	ldr	r2, [pc, #256]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80044f8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80044fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044fe:	f7fe f981 	bl	8002804 <HAL_GetTick>
 8004502:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004504:	e009      	b.n	800451a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004506:	f7fe f97d 	bl	8002804 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	2b02      	cmp	r3, #2
 8004512:	d902      	bls.n	800451a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	73fb      	strb	r3, [r7, #15]
        break;
 8004518:	e005      	b.n	8004526 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800451a:	4b37      	ldr	r3, [pc, #220]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1ef      	bne.n	8004506 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004526:	7bfb      	ldrb	r3, [r7, #15]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d160      	bne.n	80045ee <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d111      	bne.n	8004556 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004532:	4b31      	ldr	r3, [pc, #196]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800453a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	6892      	ldr	r2, [r2, #8]
 8004542:	0211      	lsls	r1, r2, #8
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	68d2      	ldr	r2, [r2, #12]
 8004548:	0912      	lsrs	r2, r2, #4
 800454a:	0452      	lsls	r2, r2, #17
 800454c:	430a      	orrs	r2, r1
 800454e:	492a      	ldr	r1, [pc, #168]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004550:	4313      	orrs	r3, r2
 8004552:	610b      	str	r3, [r1, #16]
 8004554:	e027      	b.n	80045a6 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d112      	bne.n	8004582 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800455c:	4b26      	ldr	r3, [pc, #152]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004564:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	6892      	ldr	r2, [r2, #8]
 800456c:	0211      	lsls	r1, r2, #8
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	6912      	ldr	r2, [r2, #16]
 8004572:	0852      	lsrs	r2, r2, #1
 8004574:	3a01      	subs	r2, #1
 8004576:	0552      	lsls	r2, r2, #21
 8004578:	430a      	orrs	r2, r1
 800457a:	491f      	ldr	r1, [pc, #124]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800457c:	4313      	orrs	r3, r2
 800457e:	610b      	str	r3, [r1, #16]
 8004580:	e011      	b.n	80045a6 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004582:	4b1d      	ldr	r3, [pc, #116]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800458a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	6892      	ldr	r2, [r2, #8]
 8004592:	0211      	lsls	r1, r2, #8
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	6952      	ldr	r2, [r2, #20]
 8004598:	0852      	lsrs	r2, r2, #1
 800459a:	3a01      	subs	r2, #1
 800459c:	0652      	lsls	r2, r2, #25
 800459e:	430a      	orrs	r2, r1
 80045a0:	4915      	ldr	r1, [pc, #84]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80045a6:	4b14      	ldr	r3, [pc, #80]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a13      	ldr	r2, [pc, #76]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80045ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80045b0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045b2:	f7fe f927 	bl	8002804 <HAL_GetTick>
 80045b6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80045b8:	e009      	b.n	80045ce <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045ba:	f7fe f923 	bl	8002804 <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d902      	bls.n	80045ce <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	73fb      	strb	r3, [r7, #15]
          break;
 80045cc:	e005      	b.n	80045da <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80045ce:	4b0a      	ldr	r3, [pc, #40]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d0ef      	beq.n	80045ba <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80045da:	7bfb      	ldrb	r3, [r7, #15]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d106      	bne.n	80045ee <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80045e0:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80045e2:	691a      	ldr	r2, [r3, #16]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	4903      	ldr	r1, [pc, #12]	; (80045f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80045ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	40021000 	.word	0x40021000

080045fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004606:	2300      	movs	r3, #0
 8004608:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800460a:	4b68      	ldr	r3, [pc, #416]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	f003 0303 	and.w	r3, r3, #3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d018      	beq.n	8004648 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004616:	4b65      	ldr	r3, [pc, #404]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	f003 0203 	and.w	r2, r3, #3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d10d      	bne.n	8004642 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
       ||
 800462a:	2b00      	cmp	r3, #0
 800462c:	d009      	beq.n	8004642 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800462e:	4b5f      	ldr	r3, [pc, #380]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	091b      	lsrs	r3, r3, #4
 8004634:	f003 0307 	and.w	r3, r3, #7
 8004638:	1c5a      	adds	r2, r3, #1
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
       ||
 800463e:	429a      	cmp	r2, r3
 8004640:	d044      	beq.n	80046cc <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	73fb      	strb	r3, [r7, #15]
 8004646:	e041      	b.n	80046cc <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2b02      	cmp	r3, #2
 800464e:	d00c      	beq.n	800466a <RCCEx_PLLSAI2_Config+0x6e>
 8004650:	2b03      	cmp	r3, #3
 8004652:	d013      	beq.n	800467c <RCCEx_PLLSAI2_Config+0x80>
 8004654:	2b01      	cmp	r3, #1
 8004656:	d120      	bne.n	800469a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004658:	4b54      	ldr	r3, [pc, #336]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d11d      	bne.n	80046a0 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004668:	e01a      	b.n	80046a0 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800466a:	4b50      	ldr	r3, [pc, #320]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004672:	2b00      	cmp	r3, #0
 8004674:	d116      	bne.n	80046a4 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800467a:	e013      	b.n	80046a4 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800467c:	4b4b      	ldr	r3, [pc, #300]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10f      	bne.n	80046a8 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004688:	4b48      	ldr	r3, [pc, #288]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d109      	bne.n	80046a8 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004698:	e006      	b.n	80046a8 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	73fb      	strb	r3, [r7, #15]
      break;
 800469e:	e004      	b.n	80046aa <RCCEx_PLLSAI2_Config+0xae>
      break;
 80046a0:	bf00      	nop
 80046a2:	e002      	b.n	80046aa <RCCEx_PLLSAI2_Config+0xae>
      break;
 80046a4:	bf00      	nop
 80046a6:	e000      	b.n	80046aa <RCCEx_PLLSAI2_Config+0xae>
      break;
 80046a8:	bf00      	nop
    }

    if(status == HAL_OK)
 80046aa:	7bfb      	ldrb	r3, [r7, #15]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d10d      	bne.n	80046cc <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80046b0:	4b3e      	ldr	r3, [pc, #248]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6819      	ldr	r1, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	3b01      	subs	r3, #1
 80046c2:	011b      	lsls	r3, r3, #4
 80046c4:	430b      	orrs	r3, r1
 80046c6:	4939      	ldr	r1, [pc, #228]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d167      	bne.n	80047a2 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80046d2:	4b36      	ldr	r3, [pc, #216]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a35      	ldr	r2, [pc, #212]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 80046d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046de:	f7fe f891 	bl	8002804 <HAL_GetTick>
 80046e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046e4:	e009      	b.n	80046fa <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046e6:	f7fe f88d 	bl	8002804 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d902      	bls.n	80046fa <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	73fb      	strb	r3, [r7, #15]
        break;
 80046f8:	e005      	b.n	8004706 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046fa:	4b2c      	ldr	r3, [pc, #176]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1ef      	bne.n	80046e6 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004706:	7bfb      	ldrb	r3, [r7, #15]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d14a      	bne.n	80047a2 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d111      	bne.n	8004736 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004712:	4b26      	ldr	r3, [pc, #152]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800471a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6892      	ldr	r2, [r2, #8]
 8004722:	0211      	lsls	r1, r2, #8
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	68d2      	ldr	r2, [r2, #12]
 8004728:	0912      	lsrs	r2, r2, #4
 800472a:	0452      	lsls	r2, r2, #17
 800472c:	430a      	orrs	r2, r1
 800472e:	491f      	ldr	r1, [pc, #124]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 8004730:	4313      	orrs	r3, r2
 8004732:	614b      	str	r3, [r1, #20]
 8004734:	e011      	b.n	800475a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004736:	4b1d      	ldr	r3, [pc, #116]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800473e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	6892      	ldr	r2, [r2, #8]
 8004746:	0211      	lsls	r1, r2, #8
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	6912      	ldr	r2, [r2, #16]
 800474c:	0852      	lsrs	r2, r2, #1
 800474e:	3a01      	subs	r2, #1
 8004750:	0652      	lsls	r2, r2, #25
 8004752:	430a      	orrs	r2, r1
 8004754:	4915      	ldr	r1, [pc, #84]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 8004756:	4313      	orrs	r3, r2
 8004758:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800475a:	4b14      	ldr	r3, [pc, #80]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a13      	ldr	r2, [pc, #76]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 8004760:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004764:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004766:	f7fe f84d 	bl	8002804 <HAL_GetTick>
 800476a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800476c:	e009      	b.n	8004782 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800476e:	f7fe f849 	bl	8002804 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	2b02      	cmp	r3, #2
 800477a:	d902      	bls.n	8004782 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	73fb      	strb	r3, [r7, #15]
          break;
 8004780:	e005      	b.n	800478e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004782:	4b0a      	ldr	r3, [pc, #40]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0ef      	beq.n	800476e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800478e:	7bfb      	ldrb	r3, [r7, #15]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d106      	bne.n	80047a2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004794:	4b05      	ldr	r3, [pc, #20]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 8004796:	695a      	ldr	r2, [r3, #20]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	4903      	ldr	r1, [pc, #12]	; (80047ac <RCCEx_PLLSAI2_Config+0x1b0>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80047a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3710      	adds	r7, #16
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	40021000 	.word	0x40021000

080047b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d101      	bne.n	80047c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e095      	b.n	80048ee <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d108      	bne.n	80047dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047d2:	d009      	beq.n	80047e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	61da      	str	r2, [r3, #28]
 80047da:	e005      	b.n	80047e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d106      	bne.n	8004808 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7fc faf0 	bl	8000de8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2202      	movs	r2, #2
 800480c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800481e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004828:	d902      	bls.n	8004830 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800482a:	2300      	movs	r3, #0
 800482c:	60fb      	str	r3, [r7, #12]
 800482e:	e002      	b.n	8004836 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004830:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004834:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800483e:	d007      	beq.n	8004850 <HAL_SPI_Init+0xa0>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004848:	d002      	beq.n	8004850 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004860:	431a      	orrs	r2, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	f003 0302 	and.w	r3, r3, #2
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	695b      	ldr	r3, [r3, #20]
 8004870:	f003 0301 	and.w	r3, r3, #1
 8004874:	431a      	orrs	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	69db      	ldr	r3, [r3, #28]
 8004884:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004888:	431a      	orrs	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004892:	ea42 0103 	orr.w	r1, r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800489a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	0c1b      	lsrs	r3, r3, #16
 80048ac:	f003 0204 	and.w	r2, r3, #4
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b4:	f003 0310 	and.w	r3, r3, #16
 80048b8:	431a      	orrs	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048be:	f003 0308 	and.w	r3, r3, #8
 80048c2:	431a      	orrs	r2, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80048cc:	ea42 0103 	orr.w	r1, r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	430a      	orrs	r2, r1
 80048dc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3710      	adds	r7, #16
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80048f6:	b480      	push	{r7}
 80048f8:	b083      	sub	sp, #12
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004904:	b2db      	uxtb	r3, r3
}
 8004906:	4618      	mov	r0, r3
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b082      	sub	sp, #8
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d101      	bne.n	8004924 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e049      	b.n	80049b8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800492a:	b2db      	uxtb	r3, r3
 800492c:	2b00      	cmp	r3, #0
 800492e:	d106      	bne.n	800493e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f7fc fc0b 	bl	8001154 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2202      	movs	r2, #2
 8004942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	3304      	adds	r3, #4
 800494e:	4619      	mov	r1, r3
 8004950:	4610      	mov	r0, r2
 8004952:	f000 fa4b 	bl	8004dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2201      	movs	r2, #1
 800496a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3708      	adds	r7, #8
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d109      	bne.n	80049e4 <HAL_TIM_PWM_Start+0x24>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	2b01      	cmp	r3, #1
 80049da:	bf14      	ite	ne
 80049dc:	2301      	movne	r3, #1
 80049de:	2300      	moveq	r3, #0
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	e03c      	b.n	8004a5e <HAL_TIM_PWM_Start+0x9e>
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d109      	bne.n	80049fe <HAL_TIM_PWM_Start+0x3e>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	bf14      	ite	ne
 80049f6:	2301      	movne	r3, #1
 80049f8:	2300      	moveq	r3, #0
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	e02f      	b.n	8004a5e <HAL_TIM_PWM_Start+0x9e>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	2b08      	cmp	r3, #8
 8004a02:	d109      	bne.n	8004a18 <HAL_TIM_PWM_Start+0x58>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	bf14      	ite	ne
 8004a10:	2301      	movne	r3, #1
 8004a12:	2300      	moveq	r3, #0
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	e022      	b.n	8004a5e <HAL_TIM_PWM_Start+0x9e>
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	2b0c      	cmp	r3, #12
 8004a1c:	d109      	bne.n	8004a32 <HAL_TIM_PWM_Start+0x72>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	bf14      	ite	ne
 8004a2a:	2301      	movne	r3, #1
 8004a2c:	2300      	moveq	r3, #0
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	e015      	b.n	8004a5e <HAL_TIM_PWM_Start+0x9e>
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b10      	cmp	r3, #16
 8004a36:	d109      	bne.n	8004a4c <HAL_TIM_PWM_Start+0x8c>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	bf14      	ite	ne
 8004a44:	2301      	movne	r3, #1
 8004a46:	2300      	moveq	r3, #0
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	e008      	b.n	8004a5e <HAL_TIM_PWM_Start+0x9e>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	bf14      	ite	ne
 8004a58:	2301      	movne	r3, #1
 8004a5a:	2300      	moveq	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e09c      	b.n	8004ba0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d104      	bne.n	8004a76 <HAL_TIM_PWM_Start+0xb6>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a74:	e023      	b.n	8004abe <HAL_TIM_PWM_Start+0xfe>
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	2b04      	cmp	r3, #4
 8004a7a:	d104      	bne.n	8004a86 <HAL_TIM_PWM_Start+0xc6>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2202      	movs	r2, #2
 8004a80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a84:	e01b      	b.n	8004abe <HAL_TIM_PWM_Start+0xfe>
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d104      	bne.n	8004a96 <HAL_TIM_PWM_Start+0xd6>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a94:	e013      	b.n	8004abe <HAL_TIM_PWM_Start+0xfe>
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	2b0c      	cmp	r3, #12
 8004a9a:	d104      	bne.n	8004aa6 <HAL_TIM_PWM_Start+0xe6>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2202      	movs	r2, #2
 8004aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004aa4:	e00b      	b.n	8004abe <HAL_TIM_PWM_Start+0xfe>
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	2b10      	cmp	r3, #16
 8004aaa:	d104      	bne.n	8004ab6 <HAL_TIM_PWM_Start+0xf6>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2202      	movs	r2, #2
 8004ab0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ab4:	e003      	b.n	8004abe <HAL_TIM_PWM_Start+0xfe>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2202      	movs	r2, #2
 8004aba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	6839      	ldr	r1, [r7, #0]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 fd00 	bl	80054cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a35      	ldr	r2, [pc, #212]	; (8004ba8 <HAL_TIM_PWM_Start+0x1e8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d013      	beq.n	8004afe <HAL_TIM_PWM_Start+0x13e>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a34      	ldr	r2, [pc, #208]	; (8004bac <HAL_TIM_PWM_Start+0x1ec>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d00e      	beq.n	8004afe <HAL_TIM_PWM_Start+0x13e>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a32      	ldr	r2, [pc, #200]	; (8004bb0 <HAL_TIM_PWM_Start+0x1f0>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d009      	beq.n	8004afe <HAL_TIM_PWM_Start+0x13e>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a31      	ldr	r2, [pc, #196]	; (8004bb4 <HAL_TIM_PWM_Start+0x1f4>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d004      	beq.n	8004afe <HAL_TIM_PWM_Start+0x13e>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a2f      	ldr	r2, [pc, #188]	; (8004bb8 <HAL_TIM_PWM_Start+0x1f8>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d101      	bne.n	8004b02 <HAL_TIM_PWM_Start+0x142>
 8004afe:	2301      	movs	r3, #1
 8004b00:	e000      	b.n	8004b04 <HAL_TIM_PWM_Start+0x144>
 8004b02:	2300      	movs	r3, #0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d007      	beq.n	8004b18 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b16:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a22      	ldr	r2, [pc, #136]	; (8004ba8 <HAL_TIM_PWM_Start+0x1e8>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d01d      	beq.n	8004b5e <HAL_TIM_PWM_Start+0x19e>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b2a:	d018      	beq.n	8004b5e <HAL_TIM_PWM_Start+0x19e>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a22      	ldr	r2, [pc, #136]	; (8004bbc <HAL_TIM_PWM_Start+0x1fc>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d013      	beq.n	8004b5e <HAL_TIM_PWM_Start+0x19e>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a21      	ldr	r2, [pc, #132]	; (8004bc0 <HAL_TIM_PWM_Start+0x200>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d00e      	beq.n	8004b5e <HAL_TIM_PWM_Start+0x19e>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a1f      	ldr	r2, [pc, #124]	; (8004bc4 <HAL_TIM_PWM_Start+0x204>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d009      	beq.n	8004b5e <HAL_TIM_PWM_Start+0x19e>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a17      	ldr	r2, [pc, #92]	; (8004bac <HAL_TIM_PWM_Start+0x1ec>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d004      	beq.n	8004b5e <HAL_TIM_PWM_Start+0x19e>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a15      	ldr	r2, [pc, #84]	; (8004bb0 <HAL_TIM_PWM_Start+0x1f0>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d115      	bne.n	8004b8a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	689a      	ldr	r2, [r3, #8]
 8004b64:	4b18      	ldr	r3, [pc, #96]	; (8004bc8 <HAL_TIM_PWM_Start+0x208>)
 8004b66:	4013      	ands	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2b06      	cmp	r3, #6
 8004b6e:	d015      	beq.n	8004b9c <HAL_TIM_PWM_Start+0x1dc>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b76:	d011      	beq.n	8004b9c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f042 0201 	orr.w	r2, r2, #1
 8004b86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b88:	e008      	b.n	8004b9c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f042 0201 	orr.w	r2, r2, #1
 8004b98:	601a      	str	r2, [r3, #0]
 8004b9a:	e000      	b.n	8004b9e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b9c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3710      	adds	r7, #16
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	40012c00 	.word	0x40012c00
 8004bac:	40013400 	.word	0x40013400
 8004bb0:	40014000 	.word	0x40014000
 8004bb4:	40014400 	.word	0x40014400
 8004bb8:	40014800 	.word	0x40014800
 8004bbc:	40000400 	.word	0x40000400
 8004bc0:	40000800 	.word	0x40000800
 8004bc4:	40000c00 	.word	0x40000c00
 8004bc8:	00010007 	.word	0x00010007

08004bcc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d101      	bne.n	8004be6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004be2:	2302      	movs	r3, #2
 8004be4:	e0fd      	b.n	8004de2 <HAL_TIM_PWM_ConfigChannel+0x216>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b14      	cmp	r3, #20
 8004bf2:	f200 80f0 	bhi.w	8004dd6 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8004bf6:	a201      	add	r2, pc, #4	; (adr r2, 8004bfc <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfc:	08004c51 	.word	0x08004c51
 8004c00:	08004dd7 	.word	0x08004dd7
 8004c04:	08004dd7 	.word	0x08004dd7
 8004c08:	08004dd7 	.word	0x08004dd7
 8004c0c:	08004c91 	.word	0x08004c91
 8004c10:	08004dd7 	.word	0x08004dd7
 8004c14:	08004dd7 	.word	0x08004dd7
 8004c18:	08004dd7 	.word	0x08004dd7
 8004c1c:	08004cd3 	.word	0x08004cd3
 8004c20:	08004dd7 	.word	0x08004dd7
 8004c24:	08004dd7 	.word	0x08004dd7
 8004c28:	08004dd7 	.word	0x08004dd7
 8004c2c:	08004d13 	.word	0x08004d13
 8004c30:	08004dd7 	.word	0x08004dd7
 8004c34:	08004dd7 	.word	0x08004dd7
 8004c38:	08004dd7 	.word	0x08004dd7
 8004c3c:	08004d55 	.word	0x08004d55
 8004c40:	08004dd7 	.word	0x08004dd7
 8004c44:	08004dd7 	.word	0x08004dd7
 8004c48:	08004dd7 	.word	0x08004dd7
 8004c4c:	08004d95 	.word	0x08004d95
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68b9      	ldr	r1, [r7, #8]
 8004c56:	4618      	mov	r0, r3
 8004c58:	f000 f962 	bl	8004f20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	699a      	ldr	r2, [r3, #24]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f042 0208 	orr.w	r2, r2, #8
 8004c6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	699a      	ldr	r2, [r3, #24]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f022 0204 	bic.w	r2, r2, #4
 8004c7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	6999      	ldr	r1, [r3, #24]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	691a      	ldr	r2, [r3, #16]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	619a      	str	r2, [r3, #24]
      break;
 8004c8e:	e0a3      	b.n	8004dd8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68b9      	ldr	r1, [r7, #8]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f000 f9d2 	bl	8005040 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	699a      	ldr	r2, [r3, #24]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004caa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	699a      	ldr	r2, [r3, #24]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	6999      	ldr	r1, [r3, #24]
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	021a      	lsls	r2, r3, #8
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	619a      	str	r2, [r3, #24]
      break;
 8004cd0:	e082      	b.n	8004dd8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68b9      	ldr	r1, [r7, #8]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f000 fa3b 	bl	8005154 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	69da      	ldr	r2, [r3, #28]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f042 0208 	orr.w	r2, r2, #8
 8004cec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	69da      	ldr	r2, [r3, #28]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f022 0204 	bic.w	r2, r2, #4
 8004cfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	69d9      	ldr	r1, [r3, #28]
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	691a      	ldr	r2, [r3, #16]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	430a      	orrs	r2, r1
 8004d0e:	61da      	str	r2, [r3, #28]
      break;
 8004d10:	e062      	b.n	8004dd8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68b9      	ldr	r1, [r7, #8]
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f000 faa3 	bl	8005264 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	69da      	ldr	r2, [r3, #28]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	69da      	ldr	r2, [r3, #28]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	69d9      	ldr	r1, [r3, #28]
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	021a      	lsls	r2, r3, #8
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	430a      	orrs	r2, r1
 8004d50:	61da      	str	r2, [r3, #28]
      break;
 8004d52:	e041      	b.n	8004dd8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68b9      	ldr	r1, [r7, #8]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f000 faec 	bl	8005338 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0208 	orr.w	r2, r2, #8
 8004d6e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f022 0204 	bic.w	r2, r2, #4
 8004d7e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	691a      	ldr	r2, [r3, #16]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	430a      	orrs	r2, r1
 8004d90:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004d92:	e021      	b.n	8004dd8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68b9      	ldr	r1, [r7, #8]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f000 fb30 	bl	8005400 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dbe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	021a      	lsls	r2, r3, #8
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004dd4:	e000      	b.n	8004dd8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8004dd6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop

08004dec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b085      	sub	sp, #20
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a40      	ldr	r2, [pc, #256]	; (8004f00 <TIM_Base_SetConfig+0x114>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d013      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e0a:	d00f      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a3d      	ldr	r2, [pc, #244]	; (8004f04 <TIM_Base_SetConfig+0x118>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d00b      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a3c      	ldr	r2, [pc, #240]	; (8004f08 <TIM_Base_SetConfig+0x11c>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d007      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a3b      	ldr	r2, [pc, #236]	; (8004f0c <TIM_Base_SetConfig+0x120>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d003      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a3a      	ldr	r2, [pc, #232]	; (8004f10 <TIM_Base_SetConfig+0x124>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d108      	bne.n	8004e3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a2f      	ldr	r2, [pc, #188]	; (8004f00 <TIM_Base_SetConfig+0x114>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d01f      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e4c:	d01b      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a2c      	ldr	r2, [pc, #176]	; (8004f04 <TIM_Base_SetConfig+0x118>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d017      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a2b      	ldr	r2, [pc, #172]	; (8004f08 <TIM_Base_SetConfig+0x11c>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d013      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a2a      	ldr	r2, [pc, #168]	; (8004f0c <TIM_Base_SetConfig+0x120>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d00f      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a29      	ldr	r2, [pc, #164]	; (8004f10 <TIM_Base_SetConfig+0x124>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d00b      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a28      	ldr	r2, [pc, #160]	; (8004f14 <TIM_Base_SetConfig+0x128>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d007      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a27      	ldr	r2, [pc, #156]	; (8004f18 <TIM_Base_SetConfig+0x12c>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d003      	beq.n	8004e86 <TIM_Base_SetConfig+0x9a>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a26      	ldr	r2, [pc, #152]	; (8004f1c <TIM_Base_SetConfig+0x130>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d108      	bne.n	8004e98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	689a      	ldr	r2, [r3, #8]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a10      	ldr	r2, [pc, #64]	; (8004f00 <TIM_Base_SetConfig+0x114>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d00f      	beq.n	8004ee4 <TIM_Base_SetConfig+0xf8>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a12      	ldr	r2, [pc, #72]	; (8004f10 <TIM_Base_SetConfig+0x124>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d00b      	beq.n	8004ee4 <TIM_Base_SetConfig+0xf8>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a11      	ldr	r2, [pc, #68]	; (8004f14 <TIM_Base_SetConfig+0x128>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d007      	beq.n	8004ee4 <TIM_Base_SetConfig+0xf8>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a10      	ldr	r2, [pc, #64]	; (8004f18 <TIM_Base_SetConfig+0x12c>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d003      	beq.n	8004ee4 <TIM_Base_SetConfig+0xf8>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a0f      	ldr	r2, [pc, #60]	; (8004f1c <TIM_Base_SetConfig+0x130>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d103      	bne.n	8004eec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	615a      	str	r2, [r3, #20]
}
 8004ef2:	bf00      	nop
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40012c00 	.word	0x40012c00
 8004f04:	40000400 	.word	0x40000400
 8004f08:	40000800 	.word	0x40000800
 8004f0c:	40000c00 	.word	0x40000c00
 8004f10:	40013400 	.word	0x40013400
 8004f14:	40014000 	.word	0x40014000
 8004f18:	40014400 	.word	0x40014400
 8004f1c:	40014800 	.word	0x40014800

08004f20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b087      	sub	sp, #28
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a1b      	ldr	r3, [r3, #32]
 8004f2e:	f023 0201 	bic.w	r2, r3, #1
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f023 0303 	bic.w	r3, r3, #3
 8004f5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f023 0302 	bic.w	r3, r3, #2
 8004f6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a2c      	ldr	r2, [pc, #176]	; (800502c <TIM_OC1_SetConfig+0x10c>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d00f      	beq.n	8004fa0 <TIM_OC1_SetConfig+0x80>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a2b      	ldr	r2, [pc, #172]	; (8005030 <TIM_OC1_SetConfig+0x110>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d00b      	beq.n	8004fa0 <TIM_OC1_SetConfig+0x80>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a2a      	ldr	r2, [pc, #168]	; (8005034 <TIM_OC1_SetConfig+0x114>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d007      	beq.n	8004fa0 <TIM_OC1_SetConfig+0x80>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a29      	ldr	r2, [pc, #164]	; (8005038 <TIM_OC1_SetConfig+0x118>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d003      	beq.n	8004fa0 <TIM_OC1_SetConfig+0x80>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a28      	ldr	r2, [pc, #160]	; (800503c <TIM_OC1_SetConfig+0x11c>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d10c      	bne.n	8004fba <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f023 0308 	bic.w	r3, r3, #8
 8004fa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	697a      	ldr	r2, [r7, #20]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f023 0304 	bic.w	r3, r3, #4
 8004fb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a1b      	ldr	r2, [pc, #108]	; (800502c <TIM_OC1_SetConfig+0x10c>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d00f      	beq.n	8004fe2 <TIM_OC1_SetConfig+0xc2>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a1a      	ldr	r2, [pc, #104]	; (8005030 <TIM_OC1_SetConfig+0x110>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d00b      	beq.n	8004fe2 <TIM_OC1_SetConfig+0xc2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a19      	ldr	r2, [pc, #100]	; (8005034 <TIM_OC1_SetConfig+0x114>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d007      	beq.n	8004fe2 <TIM_OC1_SetConfig+0xc2>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a18      	ldr	r2, [pc, #96]	; (8005038 <TIM_OC1_SetConfig+0x118>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d003      	beq.n	8004fe2 <TIM_OC1_SetConfig+0xc2>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a17      	ldr	r2, [pc, #92]	; (800503c <TIM_OC1_SetConfig+0x11c>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d111      	bne.n	8005006 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fe8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ff0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	4313      	orrs	r3, r2
 8005004:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	685a      	ldr	r2, [r3, #4]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	621a      	str	r2, [r3, #32]
}
 8005020:	bf00      	nop
 8005022:	371c      	adds	r7, #28
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr
 800502c:	40012c00 	.word	0x40012c00
 8005030:	40013400 	.word	0x40013400
 8005034:	40014000 	.word	0x40014000
 8005038:	40014400 	.word	0x40014400
 800503c:	40014800 	.word	0x40014800

08005040 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005040:	b480      	push	{r7}
 8005042:	b087      	sub	sp, #28
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	f023 0210 	bic.w	r2, r3, #16
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	699b      	ldr	r3, [r3, #24]
 8005066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800506e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800507a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	021b      	lsls	r3, r3, #8
 8005082:	68fa      	ldr	r2, [r7, #12]
 8005084:	4313      	orrs	r3, r2
 8005086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f023 0320 	bic.w	r3, r3, #32
 800508e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	011b      	lsls	r3, r3, #4
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	4313      	orrs	r3, r2
 800509a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a28      	ldr	r2, [pc, #160]	; (8005140 <TIM_OC2_SetConfig+0x100>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d003      	beq.n	80050ac <TIM_OC2_SetConfig+0x6c>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a27      	ldr	r2, [pc, #156]	; (8005144 <TIM_OC2_SetConfig+0x104>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d10d      	bne.n	80050c8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	4313      	orrs	r3, r2
 80050be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050c6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a1d      	ldr	r2, [pc, #116]	; (8005140 <TIM_OC2_SetConfig+0x100>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d00f      	beq.n	80050f0 <TIM_OC2_SetConfig+0xb0>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a1c      	ldr	r2, [pc, #112]	; (8005144 <TIM_OC2_SetConfig+0x104>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d00b      	beq.n	80050f0 <TIM_OC2_SetConfig+0xb0>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a1b      	ldr	r2, [pc, #108]	; (8005148 <TIM_OC2_SetConfig+0x108>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d007      	beq.n	80050f0 <TIM_OC2_SetConfig+0xb0>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a1a      	ldr	r2, [pc, #104]	; (800514c <TIM_OC2_SetConfig+0x10c>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d003      	beq.n	80050f0 <TIM_OC2_SetConfig+0xb0>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a19      	ldr	r2, [pc, #100]	; (8005150 <TIM_OC2_SetConfig+0x110>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d113      	bne.n	8005118 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	695b      	ldr	r3, [r3, #20]
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	4313      	orrs	r3, r2
 800510a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	4313      	orrs	r3, r2
 8005116:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	693a      	ldr	r2, [r7, #16]
 800511c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	68fa      	ldr	r2, [r7, #12]
 8005122:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685a      	ldr	r2, [r3, #4]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	697a      	ldr	r2, [r7, #20]
 8005130:	621a      	str	r2, [r3, #32]
}
 8005132:	bf00      	nop
 8005134:	371c      	adds	r7, #28
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	40012c00 	.word	0x40012c00
 8005144:	40013400 	.word	0x40013400
 8005148:	40014000 	.word	0x40014000
 800514c:	40014400 	.word	0x40014400
 8005150:	40014800 	.word	0x40014800

08005154 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005154:	b480      	push	{r7}
 8005156:	b087      	sub	sp, #28
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a1b      	ldr	r3, [r3, #32]
 8005162:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a1b      	ldr	r3, [r3, #32]
 800516e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	69db      	ldr	r3, [r3, #28]
 800517a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005186:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f023 0303 	bic.w	r3, r3, #3
 800518e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	4313      	orrs	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	021b      	lsls	r3, r3, #8
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a27      	ldr	r2, [pc, #156]	; (8005250 <TIM_OC3_SetConfig+0xfc>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d003      	beq.n	80051be <TIM_OC3_SetConfig+0x6a>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a26      	ldr	r2, [pc, #152]	; (8005254 <TIM_OC3_SetConfig+0x100>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d10d      	bne.n	80051da <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	021b      	lsls	r3, r3, #8
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a1c      	ldr	r2, [pc, #112]	; (8005250 <TIM_OC3_SetConfig+0xfc>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d00f      	beq.n	8005202 <TIM_OC3_SetConfig+0xae>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a1b      	ldr	r2, [pc, #108]	; (8005254 <TIM_OC3_SetConfig+0x100>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d00b      	beq.n	8005202 <TIM_OC3_SetConfig+0xae>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a1a      	ldr	r2, [pc, #104]	; (8005258 <TIM_OC3_SetConfig+0x104>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d007      	beq.n	8005202 <TIM_OC3_SetConfig+0xae>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a19      	ldr	r2, [pc, #100]	; (800525c <TIM_OC3_SetConfig+0x108>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d003      	beq.n	8005202 <TIM_OC3_SetConfig+0xae>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a18      	ldr	r2, [pc, #96]	; (8005260 <TIM_OC3_SetConfig+0x10c>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d113      	bne.n	800522a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005208:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005210:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	011b      	lsls	r3, r3, #4
 8005218:	693a      	ldr	r2, [r7, #16]
 800521a:	4313      	orrs	r3, r2
 800521c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	011b      	lsls	r3, r3, #4
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	4313      	orrs	r3, r2
 8005228:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	693a      	ldr	r2, [r7, #16]
 800522e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	685a      	ldr	r2, [r3, #4]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	621a      	str	r2, [r3, #32]
}
 8005244:	bf00      	nop
 8005246:	371c      	adds	r7, #28
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr
 8005250:	40012c00 	.word	0x40012c00
 8005254:	40013400 	.word	0x40013400
 8005258:	40014000 	.word	0x40014000
 800525c:	40014400 	.word	0x40014400
 8005260:	40014800 	.word	0x40014800

08005264 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a1b      	ldr	r3, [r3, #32]
 800527e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005292:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800529e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	021b      	lsls	r3, r3, #8
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	031b      	lsls	r3, r3, #12
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	4313      	orrs	r3, r2
 80052be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a18      	ldr	r2, [pc, #96]	; (8005324 <TIM_OC4_SetConfig+0xc0>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d00f      	beq.n	80052e8 <TIM_OC4_SetConfig+0x84>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a17      	ldr	r2, [pc, #92]	; (8005328 <TIM_OC4_SetConfig+0xc4>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d00b      	beq.n	80052e8 <TIM_OC4_SetConfig+0x84>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a16      	ldr	r2, [pc, #88]	; (800532c <TIM_OC4_SetConfig+0xc8>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d007      	beq.n	80052e8 <TIM_OC4_SetConfig+0x84>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4a15      	ldr	r2, [pc, #84]	; (8005330 <TIM_OC4_SetConfig+0xcc>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d003      	beq.n	80052e8 <TIM_OC4_SetConfig+0x84>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a14      	ldr	r2, [pc, #80]	; (8005334 <TIM_OC4_SetConfig+0xd0>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d109      	bne.n	80052fc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	019b      	lsls	r3, r3, #6
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	621a      	str	r2, [r3, #32]
}
 8005316:	bf00      	nop
 8005318:	371c      	adds	r7, #28
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop
 8005324:	40012c00 	.word	0x40012c00
 8005328:	40013400 	.word	0x40013400
 800532c:	40014000 	.word	0x40014000
 8005330:	40014400 	.word	0x40014400
 8005334:	40014800 	.word	0x40014800

08005338 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005338:	b480      	push	{r7}
 800533a:	b087      	sub	sp, #28
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a1b      	ldr	r3, [r3, #32]
 8005346:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800535e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800536a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	4313      	orrs	r3, r2
 8005374:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800537c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	041b      	lsls	r3, r3, #16
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	4313      	orrs	r3, r2
 8005388:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a17      	ldr	r2, [pc, #92]	; (80053ec <TIM_OC5_SetConfig+0xb4>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d00f      	beq.n	80053b2 <TIM_OC5_SetConfig+0x7a>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a16      	ldr	r2, [pc, #88]	; (80053f0 <TIM_OC5_SetConfig+0xb8>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00b      	beq.n	80053b2 <TIM_OC5_SetConfig+0x7a>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a15      	ldr	r2, [pc, #84]	; (80053f4 <TIM_OC5_SetConfig+0xbc>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d007      	beq.n	80053b2 <TIM_OC5_SetConfig+0x7a>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a14      	ldr	r2, [pc, #80]	; (80053f8 <TIM_OC5_SetConfig+0xc0>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d003      	beq.n	80053b2 <TIM_OC5_SetConfig+0x7a>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a13      	ldr	r2, [pc, #76]	; (80053fc <TIM_OC5_SetConfig+0xc4>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d109      	bne.n	80053c6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	021b      	lsls	r3, r3, #8
 80053c0:	697a      	ldr	r2, [r7, #20]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	697a      	ldr	r2, [r7, #20]
 80053ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	621a      	str	r2, [r3, #32]
}
 80053e0:	bf00      	nop
 80053e2:	371c      	adds	r7, #28
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr
 80053ec:	40012c00 	.word	0x40012c00
 80053f0:	40013400 	.word	0x40013400
 80053f4:	40014000 	.word	0x40014000
 80053f8:	40014400 	.word	0x40014400
 80053fc:	40014800 	.word	0x40014800

08005400 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800542e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	021b      	lsls	r3, r3, #8
 800543a:	68fa      	ldr	r2, [r7, #12]
 800543c:	4313      	orrs	r3, r2
 800543e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005446:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	051b      	lsls	r3, r3, #20
 800544e:	693a      	ldr	r2, [r7, #16]
 8005450:	4313      	orrs	r3, r2
 8005452:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a18      	ldr	r2, [pc, #96]	; (80054b8 <TIM_OC6_SetConfig+0xb8>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d00f      	beq.n	800547c <TIM_OC6_SetConfig+0x7c>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a17      	ldr	r2, [pc, #92]	; (80054bc <TIM_OC6_SetConfig+0xbc>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d00b      	beq.n	800547c <TIM_OC6_SetConfig+0x7c>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a16      	ldr	r2, [pc, #88]	; (80054c0 <TIM_OC6_SetConfig+0xc0>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d007      	beq.n	800547c <TIM_OC6_SetConfig+0x7c>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a15      	ldr	r2, [pc, #84]	; (80054c4 <TIM_OC6_SetConfig+0xc4>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d003      	beq.n	800547c <TIM_OC6_SetConfig+0x7c>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a14      	ldr	r2, [pc, #80]	; (80054c8 <TIM_OC6_SetConfig+0xc8>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d109      	bne.n	8005490 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005482:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	029b      	lsls	r3, r3, #10
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	4313      	orrs	r3, r2
 800548e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	68fa      	ldr	r2, [r7, #12]
 800549a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	621a      	str	r2, [r3, #32]
}
 80054aa:	bf00      	nop
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	40012c00 	.word	0x40012c00
 80054bc:	40013400 	.word	0x40013400
 80054c0:	40014000 	.word	0x40014000
 80054c4:	40014400 	.word	0x40014400
 80054c8:	40014800 	.word	0x40014800

080054cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	f003 031f 	and.w	r3, r3, #31
 80054de:	2201      	movs	r2, #1
 80054e0:	fa02 f303 	lsl.w	r3, r2, r3
 80054e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6a1a      	ldr	r2, [r3, #32]
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	43db      	mvns	r3, r3
 80054ee:	401a      	ands	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6a1a      	ldr	r2, [r3, #32]
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	f003 031f 	and.w	r3, r3, #31
 80054fe:	6879      	ldr	r1, [r7, #4]
 8005500:	fa01 f303 	lsl.w	r3, r1, r3
 8005504:	431a      	orrs	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	621a      	str	r2, [r3, #32]
}
 800550a:	bf00      	nop
 800550c:	371c      	adds	r7, #28
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr
	...

08005518 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005528:	2b01      	cmp	r3, #1
 800552a:	d101      	bne.n	8005530 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800552c:	2302      	movs	r3, #2
 800552e:	e068      	b.n	8005602 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2202      	movs	r2, #2
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a2e      	ldr	r2, [pc, #184]	; (8005610 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d004      	beq.n	8005564 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a2d      	ldr	r2, [pc, #180]	; (8005614 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d108      	bne.n	8005576 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800556a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	4313      	orrs	r3, r2
 8005574:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800557c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	4313      	orrs	r3, r2
 8005586:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a1e      	ldr	r2, [pc, #120]	; (8005610 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d01d      	beq.n	80055d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055a2:	d018      	beq.n	80055d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a1b      	ldr	r2, [pc, #108]	; (8005618 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d013      	beq.n	80055d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a1a      	ldr	r2, [pc, #104]	; (800561c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d00e      	beq.n	80055d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a18      	ldr	r2, [pc, #96]	; (8005620 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d009      	beq.n	80055d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a13      	ldr	r2, [pc, #76]	; (8005614 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d004      	beq.n	80055d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a14      	ldr	r2, [pc, #80]	; (8005624 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d10c      	bne.n	80055f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	68ba      	ldr	r2, [r7, #8]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	40012c00 	.word	0x40012c00
 8005614:	40013400 	.word	0x40013400
 8005618:	40000400 	.word	0x40000400
 800561c:	40000800 	.word	0x40000800
 8005620:	40000c00 	.word	0x40000c00
 8005624:	40014000 	.word	0x40014000

08005628 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005632:	2300      	movs	r3, #0
 8005634:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800563c:	2b01      	cmp	r3, #1
 800563e:	d101      	bne.n	8005644 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005640:	2302      	movs	r3, #2
 8005642:	e065      	b.n	8005710 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	4313      	orrs	r3, r2
 8005658:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	4313      	orrs	r3, r2
 8005666:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	4313      	orrs	r3, r2
 8005674:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4313      	orrs	r3, r2
 8005682:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	4313      	orrs	r3, r2
 8005690:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	695b      	ldr	r3, [r3, #20]
 800569c:	4313      	orrs	r3, r2
 800569e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056aa:	4313      	orrs	r3, r2
 80056ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	041b      	lsls	r3, r3, #16
 80056ba:	4313      	orrs	r3, r2
 80056bc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a16      	ldr	r2, [pc, #88]	; (800571c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d004      	beq.n	80056d2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a14      	ldr	r2, [pc, #80]	; (8005720 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d115      	bne.n	80056fe <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056dc:	051b      	lsls	r3, r3, #20
 80056de:	4313      	orrs	r3, r2
 80056e0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	69db      	ldr	r3, [r3, #28]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	6a1b      	ldr	r3, [r3, #32]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	40012c00 	.word	0x40012c00
 8005720:	40013400 	.word	0x40013400

08005724 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d101      	bne.n	8005736 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e040      	b.n	80057b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800573a:	2b00      	cmp	r3, #0
 800573c:	d106      	bne.n	800574c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f7fb fd8c 	bl	8001264 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2224      	movs	r2, #36	; 0x24
 8005750:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0201 	bic.w	r2, r2, #1
 8005760:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f82c 	bl	80057c0 <UART_SetConfig>
 8005768:	4603      	mov	r3, r0
 800576a:	2b01      	cmp	r3, #1
 800576c:	d101      	bne.n	8005772 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e022      	b.n	80057b8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005776:	2b00      	cmp	r3, #0
 8005778:	d002      	beq.n	8005780 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 faaa 	bl	8005cd4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	685a      	ldr	r2, [r3, #4]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800578e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	689a      	ldr	r2, [r3, #8]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800579e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f042 0201 	orr.w	r2, r2, #1
 80057ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 fb31 	bl	8005e18 <UART_CheckIdleState>
 80057b6:	4603      	mov	r3, r0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3708      	adds	r7, #8
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057c0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80057c4:	b088      	sub	sp, #32
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057ca:	2300      	movs	r3, #0
 80057cc:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	689a      	ldr	r2, [r3, #8]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	431a      	orrs	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	431a      	orrs	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	69db      	ldr	r3, [r3, #28]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	4bac      	ldr	r3, [pc, #688]	; (8005aa0 <UART_SetConfig+0x2e0>)
 80057ee:	4013      	ands	r3, r2
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6812      	ldr	r2, [r2, #0]
 80057f4:	69f9      	ldr	r1, [r7, #28]
 80057f6:	430b      	orrs	r3, r1
 80057f8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68da      	ldr	r2, [r3, #12]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	430a      	orrs	r2, r1
 800580e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	699b      	ldr	r3, [r3, #24]
 8005814:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4aa2      	ldr	r2, [pc, #648]	; (8005aa4 <UART_SetConfig+0x2e4>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d004      	beq.n	800582a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	69fa      	ldr	r2, [r7, #28]
 8005826:	4313      	orrs	r3, r2
 8005828:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	430a      	orrs	r2, r1
 800583c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a99      	ldr	r2, [pc, #612]	; (8005aa8 <UART_SetConfig+0x2e8>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d121      	bne.n	800588c <UART_SetConfig+0xcc>
 8005848:	4b98      	ldr	r3, [pc, #608]	; (8005aac <UART_SetConfig+0x2ec>)
 800584a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800584e:	f003 0303 	and.w	r3, r3, #3
 8005852:	2b03      	cmp	r3, #3
 8005854:	d816      	bhi.n	8005884 <UART_SetConfig+0xc4>
 8005856:	a201      	add	r2, pc, #4	; (adr r2, 800585c <UART_SetConfig+0x9c>)
 8005858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585c:	0800586d 	.word	0x0800586d
 8005860:	08005879 	.word	0x08005879
 8005864:	08005873 	.word	0x08005873
 8005868:	0800587f 	.word	0x0800587f
 800586c:	2301      	movs	r3, #1
 800586e:	76fb      	strb	r3, [r7, #27]
 8005870:	e0e8      	b.n	8005a44 <UART_SetConfig+0x284>
 8005872:	2302      	movs	r3, #2
 8005874:	76fb      	strb	r3, [r7, #27]
 8005876:	e0e5      	b.n	8005a44 <UART_SetConfig+0x284>
 8005878:	2304      	movs	r3, #4
 800587a:	76fb      	strb	r3, [r7, #27]
 800587c:	e0e2      	b.n	8005a44 <UART_SetConfig+0x284>
 800587e:	2308      	movs	r3, #8
 8005880:	76fb      	strb	r3, [r7, #27]
 8005882:	e0df      	b.n	8005a44 <UART_SetConfig+0x284>
 8005884:	2310      	movs	r3, #16
 8005886:	76fb      	strb	r3, [r7, #27]
 8005888:	bf00      	nop
 800588a:	e0db      	b.n	8005a44 <UART_SetConfig+0x284>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a87      	ldr	r2, [pc, #540]	; (8005ab0 <UART_SetConfig+0x2f0>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d134      	bne.n	8005900 <UART_SetConfig+0x140>
 8005896:	4b85      	ldr	r3, [pc, #532]	; (8005aac <UART_SetConfig+0x2ec>)
 8005898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800589c:	f003 030c 	and.w	r3, r3, #12
 80058a0:	2b0c      	cmp	r3, #12
 80058a2:	d829      	bhi.n	80058f8 <UART_SetConfig+0x138>
 80058a4:	a201      	add	r2, pc, #4	; (adr r2, 80058ac <UART_SetConfig+0xec>)
 80058a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058aa:	bf00      	nop
 80058ac:	080058e1 	.word	0x080058e1
 80058b0:	080058f9 	.word	0x080058f9
 80058b4:	080058f9 	.word	0x080058f9
 80058b8:	080058f9 	.word	0x080058f9
 80058bc:	080058ed 	.word	0x080058ed
 80058c0:	080058f9 	.word	0x080058f9
 80058c4:	080058f9 	.word	0x080058f9
 80058c8:	080058f9 	.word	0x080058f9
 80058cc:	080058e7 	.word	0x080058e7
 80058d0:	080058f9 	.word	0x080058f9
 80058d4:	080058f9 	.word	0x080058f9
 80058d8:	080058f9 	.word	0x080058f9
 80058dc:	080058f3 	.word	0x080058f3
 80058e0:	2300      	movs	r3, #0
 80058e2:	76fb      	strb	r3, [r7, #27]
 80058e4:	e0ae      	b.n	8005a44 <UART_SetConfig+0x284>
 80058e6:	2302      	movs	r3, #2
 80058e8:	76fb      	strb	r3, [r7, #27]
 80058ea:	e0ab      	b.n	8005a44 <UART_SetConfig+0x284>
 80058ec:	2304      	movs	r3, #4
 80058ee:	76fb      	strb	r3, [r7, #27]
 80058f0:	e0a8      	b.n	8005a44 <UART_SetConfig+0x284>
 80058f2:	2308      	movs	r3, #8
 80058f4:	76fb      	strb	r3, [r7, #27]
 80058f6:	e0a5      	b.n	8005a44 <UART_SetConfig+0x284>
 80058f8:	2310      	movs	r3, #16
 80058fa:	76fb      	strb	r3, [r7, #27]
 80058fc:	bf00      	nop
 80058fe:	e0a1      	b.n	8005a44 <UART_SetConfig+0x284>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a6b      	ldr	r2, [pc, #428]	; (8005ab4 <UART_SetConfig+0x2f4>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d120      	bne.n	800594c <UART_SetConfig+0x18c>
 800590a:	4b68      	ldr	r3, [pc, #416]	; (8005aac <UART_SetConfig+0x2ec>)
 800590c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005910:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005914:	2b10      	cmp	r3, #16
 8005916:	d00f      	beq.n	8005938 <UART_SetConfig+0x178>
 8005918:	2b10      	cmp	r3, #16
 800591a:	d802      	bhi.n	8005922 <UART_SetConfig+0x162>
 800591c:	2b00      	cmp	r3, #0
 800591e:	d005      	beq.n	800592c <UART_SetConfig+0x16c>
 8005920:	e010      	b.n	8005944 <UART_SetConfig+0x184>
 8005922:	2b20      	cmp	r3, #32
 8005924:	d005      	beq.n	8005932 <UART_SetConfig+0x172>
 8005926:	2b30      	cmp	r3, #48	; 0x30
 8005928:	d009      	beq.n	800593e <UART_SetConfig+0x17e>
 800592a:	e00b      	b.n	8005944 <UART_SetConfig+0x184>
 800592c:	2300      	movs	r3, #0
 800592e:	76fb      	strb	r3, [r7, #27]
 8005930:	e088      	b.n	8005a44 <UART_SetConfig+0x284>
 8005932:	2302      	movs	r3, #2
 8005934:	76fb      	strb	r3, [r7, #27]
 8005936:	e085      	b.n	8005a44 <UART_SetConfig+0x284>
 8005938:	2304      	movs	r3, #4
 800593a:	76fb      	strb	r3, [r7, #27]
 800593c:	e082      	b.n	8005a44 <UART_SetConfig+0x284>
 800593e:	2308      	movs	r3, #8
 8005940:	76fb      	strb	r3, [r7, #27]
 8005942:	e07f      	b.n	8005a44 <UART_SetConfig+0x284>
 8005944:	2310      	movs	r3, #16
 8005946:	76fb      	strb	r3, [r7, #27]
 8005948:	bf00      	nop
 800594a:	e07b      	b.n	8005a44 <UART_SetConfig+0x284>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a59      	ldr	r2, [pc, #356]	; (8005ab8 <UART_SetConfig+0x2f8>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d120      	bne.n	8005998 <UART_SetConfig+0x1d8>
 8005956:	4b55      	ldr	r3, [pc, #340]	; (8005aac <UART_SetConfig+0x2ec>)
 8005958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800595c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005960:	2b40      	cmp	r3, #64	; 0x40
 8005962:	d00f      	beq.n	8005984 <UART_SetConfig+0x1c4>
 8005964:	2b40      	cmp	r3, #64	; 0x40
 8005966:	d802      	bhi.n	800596e <UART_SetConfig+0x1ae>
 8005968:	2b00      	cmp	r3, #0
 800596a:	d005      	beq.n	8005978 <UART_SetConfig+0x1b8>
 800596c:	e010      	b.n	8005990 <UART_SetConfig+0x1d0>
 800596e:	2b80      	cmp	r3, #128	; 0x80
 8005970:	d005      	beq.n	800597e <UART_SetConfig+0x1be>
 8005972:	2bc0      	cmp	r3, #192	; 0xc0
 8005974:	d009      	beq.n	800598a <UART_SetConfig+0x1ca>
 8005976:	e00b      	b.n	8005990 <UART_SetConfig+0x1d0>
 8005978:	2300      	movs	r3, #0
 800597a:	76fb      	strb	r3, [r7, #27]
 800597c:	e062      	b.n	8005a44 <UART_SetConfig+0x284>
 800597e:	2302      	movs	r3, #2
 8005980:	76fb      	strb	r3, [r7, #27]
 8005982:	e05f      	b.n	8005a44 <UART_SetConfig+0x284>
 8005984:	2304      	movs	r3, #4
 8005986:	76fb      	strb	r3, [r7, #27]
 8005988:	e05c      	b.n	8005a44 <UART_SetConfig+0x284>
 800598a:	2308      	movs	r3, #8
 800598c:	76fb      	strb	r3, [r7, #27]
 800598e:	e059      	b.n	8005a44 <UART_SetConfig+0x284>
 8005990:	2310      	movs	r3, #16
 8005992:	76fb      	strb	r3, [r7, #27]
 8005994:	bf00      	nop
 8005996:	e055      	b.n	8005a44 <UART_SetConfig+0x284>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a47      	ldr	r2, [pc, #284]	; (8005abc <UART_SetConfig+0x2fc>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d124      	bne.n	80059ec <UART_SetConfig+0x22c>
 80059a2:	4b42      	ldr	r3, [pc, #264]	; (8005aac <UART_SetConfig+0x2ec>)
 80059a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059b0:	d012      	beq.n	80059d8 <UART_SetConfig+0x218>
 80059b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059b6:	d802      	bhi.n	80059be <UART_SetConfig+0x1fe>
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d007      	beq.n	80059cc <UART_SetConfig+0x20c>
 80059bc:	e012      	b.n	80059e4 <UART_SetConfig+0x224>
 80059be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059c2:	d006      	beq.n	80059d2 <UART_SetConfig+0x212>
 80059c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059c8:	d009      	beq.n	80059de <UART_SetConfig+0x21e>
 80059ca:	e00b      	b.n	80059e4 <UART_SetConfig+0x224>
 80059cc:	2300      	movs	r3, #0
 80059ce:	76fb      	strb	r3, [r7, #27]
 80059d0:	e038      	b.n	8005a44 <UART_SetConfig+0x284>
 80059d2:	2302      	movs	r3, #2
 80059d4:	76fb      	strb	r3, [r7, #27]
 80059d6:	e035      	b.n	8005a44 <UART_SetConfig+0x284>
 80059d8:	2304      	movs	r3, #4
 80059da:	76fb      	strb	r3, [r7, #27]
 80059dc:	e032      	b.n	8005a44 <UART_SetConfig+0x284>
 80059de:	2308      	movs	r3, #8
 80059e0:	76fb      	strb	r3, [r7, #27]
 80059e2:	e02f      	b.n	8005a44 <UART_SetConfig+0x284>
 80059e4:	2310      	movs	r3, #16
 80059e6:	76fb      	strb	r3, [r7, #27]
 80059e8:	bf00      	nop
 80059ea:	e02b      	b.n	8005a44 <UART_SetConfig+0x284>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a2c      	ldr	r2, [pc, #176]	; (8005aa4 <UART_SetConfig+0x2e4>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d124      	bne.n	8005a40 <UART_SetConfig+0x280>
 80059f6:	4b2d      	ldr	r3, [pc, #180]	; (8005aac <UART_SetConfig+0x2ec>)
 80059f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005a00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a04:	d012      	beq.n	8005a2c <UART_SetConfig+0x26c>
 8005a06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a0a:	d802      	bhi.n	8005a12 <UART_SetConfig+0x252>
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d007      	beq.n	8005a20 <UART_SetConfig+0x260>
 8005a10:	e012      	b.n	8005a38 <UART_SetConfig+0x278>
 8005a12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a16:	d006      	beq.n	8005a26 <UART_SetConfig+0x266>
 8005a18:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a1c:	d009      	beq.n	8005a32 <UART_SetConfig+0x272>
 8005a1e:	e00b      	b.n	8005a38 <UART_SetConfig+0x278>
 8005a20:	2300      	movs	r3, #0
 8005a22:	76fb      	strb	r3, [r7, #27]
 8005a24:	e00e      	b.n	8005a44 <UART_SetConfig+0x284>
 8005a26:	2302      	movs	r3, #2
 8005a28:	76fb      	strb	r3, [r7, #27]
 8005a2a:	e00b      	b.n	8005a44 <UART_SetConfig+0x284>
 8005a2c:	2304      	movs	r3, #4
 8005a2e:	76fb      	strb	r3, [r7, #27]
 8005a30:	e008      	b.n	8005a44 <UART_SetConfig+0x284>
 8005a32:	2308      	movs	r3, #8
 8005a34:	76fb      	strb	r3, [r7, #27]
 8005a36:	e005      	b.n	8005a44 <UART_SetConfig+0x284>
 8005a38:	2310      	movs	r3, #16
 8005a3a:	76fb      	strb	r3, [r7, #27]
 8005a3c:	bf00      	nop
 8005a3e:	e001      	b.n	8005a44 <UART_SetConfig+0x284>
 8005a40:	2310      	movs	r3, #16
 8005a42:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a16      	ldr	r2, [pc, #88]	; (8005aa4 <UART_SetConfig+0x2e4>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	f040 8087 	bne.w	8005b5e <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a50:	7efb      	ldrb	r3, [r7, #27]
 8005a52:	2b08      	cmp	r3, #8
 8005a54:	d836      	bhi.n	8005ac4 <UART_SetConfig+0x304>
 8005a56:	a201      	add	r2, pc, #4	; (adr r2, 8005a5c <UART_SetConfig+0x29c>)
 8005a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a5c:	08005a81 	.word	0x08005a81
 8005a60:	08005ac5 	.word	0x08005ac5
 8005a64:	08005a89 	.word	0x08005a89
 8005a68:	08005ac5 	.word	0x08005ac5
 8005a6c:	08005a8f 	.word	0x08005a8f
 8005a70:	08005ac5 	.word	0x08005ac5
 8005a74:	08005ac5 	.word	0x08005ac5
 8005a78:	08005ac5 	.word	0x08005ac5
 8005a7c:	08005a97 	.word	0x08005a97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a80:	f7fe f94a 	bl	8003d18 <HAL_RCC_GetPCLK1Freq>
 8005a84:	6178      	str	r0, [r7, #20]
        break;
 8005a86:	e022      	b.n	8005ace <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a88:	4b0d      	ldr	r3, [pc, #52]	; (8005ac0 <UART_SetConfig+0x300>)
 8005a8a:	617b      	str	r3, [r7, #20]
        break;
 8005a8c:	e01f      	b.n	8005ace <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a8e:	f7fe f8ad 	bl	8003bec <HAL_RCC_GetSysClockFreq>
 8005a92:	6178      	str	r0, [r7, #20]
        break;
 8005a94:	e01b      	b.n	8005ace <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a9a:	617b      	str	r3, [r7, #20]
        break;
 8005a9c:	e017      	b.n	8005ace <UART_SetConfig+0x30e>
 8005a9e:	bf00      	nop
 8005aa0:	efff69f3 	.word	0xefff69f3
 8005aa4:	40008000 	.word	0x40008000
 8005aa8:	40013800 	.word	0x40013800
 8005aac:	40021000 	.word	0x40021000
 8005ab0:	40004400 	.word	0x40004400
 8005ab4:	40004800 	.word	0x40004800
 8005ab8:	40004c00 	.word	0x40004c00
 8005abc:	40005000 	.word	0x40005000
 8005ac0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	76bb      	strb	r3, [r7, #26]
        break;
 8005acc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f000 80f1 	beq.w	8005cb8 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685a      	ldr	r2, [r3, #4]
 8005ada:	4613      	mov	r3, r2
 8005adc:	005b      	lsls	r3, r3, #1
 8005ade:	4413      	add	r3, r2
 8005ae0:	697a      	ldr	r2, [r7, #20]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d305      	bcc.n	8005af2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005aec:	697a      	ldr	r2, [r7, #20]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d902      	bls.n	8005af8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	76bb      	strb	r3, [r7, #26]
 8005af6:	e0df      	b.n	8005cb8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	4619      	mov	r1, r3
 8005afc:	f04f 0200 	mov.w	r2, #0
 8005b00:	f04f 0300 	mov.w	r3, #0
 8005b04:	f04f 0400 	mov.w	r4, #0
 8005b08:	0214      	lsls	r4, r2, #8
 8005b0a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005b0e:	020b      	lsls	r3, r1, #8
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	6852      	ldr	r2, [r2, #4]
 8005b14:	0852      	lsrs	r2, r2, #1
 8005b16:	4611      	mov	r1, r2
 8005b18:	f04f 0200 	mov.w	r2, #0
 8005b1c:	eb13 0b01 	adds.w	fp, r3, r1
 8005b20:	eb44 0c02 	adc.w	ip, r4, r2
 8005b24:	4658      	mov	r0, fp
 8005b26:	4661      	mov	r1, ip
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	f04f 0400 	mov.w	r4, #0
 8005b30:	461a      	mov	r2, r3
 8005b32:	4623      	mov	r3, r4
 8005b34:	f7fa fb9c 	bl	8000270 <__aeabi_uldivmod>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	460c      	mov	r4, r1
 8005b3c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b44:	d308      	bcc.n	8005b58 <UART_SetConfig+0x398>
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b4c:	d204      	bcs.n	8005b58 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	693a      	ldr	r2, [r7, #16]
 8005b54:	60da      	str	r2, [r3, #12]
 8005b56:	e0af      	b.n	8005cb8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	76bb      	strb	r3, [r7, #26]
 8005b5c:	e0ac      	b.n	8005cb8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	69db      	ldr	r3, [r3, #28]
 8005b62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b66:	d15b      	bne.n	8005c20 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8005b68:	7efb      	ldrb	r3, [r7, #27]
 8005b6a:	2b08      	cmp	r3, #8
 8005b6c:	d827      	bhi.n	8005bbe <UART_SetConfig+0x3fe>
 8005b6e:	a201      	add	r2, pc, #4	; (adr r2, 8005b74 <UART_SetConfig+0x3b4>)
 8005b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b74:	08005b99 	.word	0x08005b99
 8005b78:	08005ba1 	.word	0x08005ba1
 8005b7c:	08005ba9 	.word	0x08005ba9
 8005b80:	08005bbf 	.word	0x08005bbf
 8005b84:	08005baf 	.word	0x08005baf
 8005b88:	08005bbf 	.word	0x08005bbf
 8005b8c:	08005bbf 	.word	0x08005bbf
 8005b90:	08005bbf 	.word	0x08005bbf
 8005b94:	08005bb7 	.word	0x08005bb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b98:	f7fe f8be 	bl	8003d18 <HAL_RCC_GetPCLK1Freq>
 8005b9c:	6178      	str	r0, [r7, #20]
        break;
 8005b9e:	e013      	b.n	8005bc8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ba0:	f7fe f8d0 	bl	8003d44 <HAL_RCC_GetPCLK2Freq>
 8005ba4:	6178      	str	r0, [r7, #20]
        break;
 8005ba6:	e00f      	b.n	8005bc8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ba8:	4b49      	ldr	r3, [pc, #292]	; (8005cd0 <UART_SetConfig+0x510>)
 8005baa:	617b      	str	r3, [r7, #20]
        break;
 8005bac:	e00c      	b.n	8005bc8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bae:	f7fe f81d 	bl	8003bec <HAL_RCC_GetSysClockFreq>
 8005bb2:	6178      	str	r0, [r7, #20]
        break;
 8005bb4:	e008      	b.n	8005bc8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bba:	617b      	str	r3, [r7, #20]
        break;
 8005bbc:	e004      	b.n	8005bc8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	76bb      	strb	r3, [r7, #26]
        break;
 8005bc6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d074      	beq.n	8005cb8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	005a      	lsls	r2, r3, #1
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	085b      	lsrs	r3, r3, #1
 8005bd8:	441a      	add	r2, r3
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	2b0f      	cmp	r3, #15
 8005bea:	d916      	bls.n	8005c1a <UART_SetConfig+0x45a>
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bf2:	d212      	bcs.n	8005c1a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	f023 030f 	bic.w	r3, r3, #15
 8005bfc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	085b      	lsrs	r3, r3, #1
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	f003 0307 	and.w	r3, r3, #7
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	89fb      	ldrh	r3, [r7, #14]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	89fa      	ldrh	r2, [r7, #14]
 8005c16:	60da      	str	r2, [r3, #12]
 8005c18:	e04e      	b.n	8005cb8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	76bb      	strb	r3, [r7, #26]
 8005c1e:	e04b      	b.n	8005cb8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c20:	7efb      	ldrb	r3, [r7, #27]
 8005c22:	2b08      	cmp	r3, #8
 8005c24:	d827      	bhi.n	8005c76 <UART_SetConfig+0x4b6>
 8005c26:	a201      	add	r2, pc, #4	; (adr r2, 8005c2c <UART_SetConfig+0x46c>)
 8005c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c2c:	08005c51 	.word	0x08005c51
 8005c30:	08005c59 	.word	0x08005c59
 8005c34:	08005c61 	.word	0x08005c61
 8005c38:	08005c77 	.word	0x08005c77
 8005c3c:	08005c67 	.word	0x08005c67
 8005c40:	08005c77 	.word	0x08005c77
 8005c44:	08005c77 	.word	0x08005c77
 8005c48:	08005c77 	.word	0x08005c77
 8005c4c:	08005c6f 	.word	0x08005c6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c50:	f7fe f862 	bl	8003d18 <HAL_RCC_GetPCLK1Freq>
 8005c54:	6178      	str	r0, [r7, #20]
        break;
 8005c56:	e013      	b.n	8005c80 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c58:	f7fe f874 	bl	8003d44 <HAL_RCC_GetPCLK2Freq>
 8005c5c:	6178      	str	r0, [r7, #20]
        break;
 8005c5e:	e00f      	b.n	8005c80 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c60:	4b1b      	ldr	r3, [pc, #108]	; (8005cd0 <UART_SetConfig+0x510>)
 8005c62:	617b      	str	r3, [r7, #20]
        break;
 8005c64:	e00c      	b.n	8005c80 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c66:	f7fd ffc1 	bl	8003bec <HAL_RCC_GetSysClockFreq>
 8005c6a:	6178      	str	r0, [r7, #20]
        break;
 8005c6c:	e008      	b.n	8005c80 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c72:	617b      	str	r3, [r7, #20]
        break;
 8005c74:	e004      	b.n	8005c80 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8005c76:	2300      	movs	r3, #0
 8005c78:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	76bb      	strb	r3, [r7, #26]
        break;
 8005c7e:	bf00      	nop
    }

    if (pclk != 0U)
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d018      	beq.n	8005cb8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	085a      	lsrs	r2, r3, #1
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	441a      	add	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	2b0f      	cmp	r3, #15
 8005ca0:	d908      	bls.n	8005cb4 <UART_SetConfig+0x4f4>
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ca8:	d204      	bcs.n	8005cb4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	693a      	ldr	r2, [r7, #16]
 8005cb0:	60da      	str	r2, [r3, #12]
 8005cb2:	e001      	b.n	8005cb8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005cc4:	7ebb      	ldrb	r3, [r7, #26]
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3720      	adds	r7, #32
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8005cd0:	00f42400 	.word	0x00f42400

08005cd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00a      	beq.n	8005cfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	430a      	orrs	r2, r1
 8005cfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d02:	f003 0302 	and.w	r3, r3, #2
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d00a      	beq.n	8005d20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	430a      	orrs	r2, r1
 8005d1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d24:	f003 0304 	and.w	r3, r3, #4
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00a      	beq.n	8005d42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d46:	f003 0308 	and.w	r3, r3, #8
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00a      	beq.n	8005d64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	430a      	orrs	r2, r1
 8005d62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d68:	f003 0310 	and.w	r3, r3, #16
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00a      	beq.n	8005d86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8a:	f003 0320 	and.w	r3, r3, #32
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00a      	beq.n	8005da8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d01a      	beq.n	8005dea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dd2:	d10a      	bne.n	8005dea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	430a      	orrs	r2, r1
 8005de8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00a      	beq.n	8005e0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	430a      	orrs	r2, r1
 8005e0a:	605a      	str	r2, [r3, #4]
  }
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b086      	sub	sp, #24
 8005e1c:	af02      	add	r7, sp, #8
 8005e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005e26:	f7fc fced 	bl	8002804 <HAL_GetTick>
 8005e2a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0308 	and.w	r3, r3, #8
 8005e36:	2b08      	cmp	r3, #8
 8005e38:	d10e      	bne.n	8005e58 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e3a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 f82a 	bl	8005ea2 <UART_WaitOnFlagUntilTimeout>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d001      	beq.n	8005e58 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e020      	b.n	8005e9a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0304 	and.w	r3, r3, #4
 8005e62:	2b04      	cmp	r3, #4
 8005e64:	d10e      	bne.n	8005e84 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e66:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e6a:	9300      	str	r3, [sp, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f000 f814 	bl	8005ea2 <UART_WaitOnFlagUntilTimeout>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d001      	beq.n	8005e84 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e80:	2303      	movs	r3, #3
 8005e82:	e00a      	b.n	8005e9a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2220      	movs	r2, #32
 8005e88:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2220      	movs	r2, #32
 8005e8e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3710      	adds	r7, #16
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b084      	sub	sp, #16
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	60f8      	str	r0, [r7, #12]
 8005eaa:	60b9      	str	r1, [r7, #8]
 8005eac:	603b      	str	r3, [r7, #0]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eb2:	e05d      	b.n	8005f70 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eba:	d059      	beq.n	8005f70 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ebc:	f7fc fca2 	bl	8002804 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	69ba      	ldr	r2, [r7, #24]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d302      	bcc.n	8005ed2 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ecc:	69bb      	ldr	r3, [r7, #24]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d11b      	bne.n	8005f0a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ee0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	689a      	ldr	r2, [r3, #8]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f022 0201 	bic.w	r2, r2, #1
 8005ef0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2220      	movs	r2, #32
 8005ef6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2220      	movs	r2, #32
 8005efc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e042      	b.n	8005f90 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0304 	and.w	r3, r3, #4
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d02b      	beq.n	8005f70 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	69db      	ldr	r3, [r3, #28]
 8005f1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f26:	d123      	bne.n	8005f70 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f30:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f40:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	689a      	ldr	r2, [r3, #8]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f022 0201 	bic.w	r2, r2, #1
 8005f50:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2220      	movs	r2, #32
 8005f56:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2220      	movs	r2, #32
 8005f5c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2220      	movs	r2, #32
 8005f62:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e00f      	b.n	8005f90 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	69da      	ldr	r2, [r3, #28]
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	4013      	ands	r3, r2
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	bf0c      	ite	eq
 8005f80:	2301      	moveq	r3, #1
 8005f82:	2300      	movne	r3, #0
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	461a      	mov	r2, r3
 8005f88:	79fb      	ldrb	r3, [r7, #7]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d092      	beq.n	8005eb4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3710      	adds	r7, #16
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <__errno>:
 8005f98:	4b01      	ldr	r3, [pc, #4]	; (8005fa0 <__errno+0x8>)
 8005f9a:	6818      	ldr	r0, [r3, #0]
 8005f9c:	4770      	bx	lr
 8005f9e:	bf00      	nop
 8005fa0:	20000074 	.word	0x20000074

08005fa4 <__libc_init_array>:
 8005fa4:	b570      	push	{r4, r5, r6, lr}
 8005fa6:	4e0d      	ldr	r6, [pc, #52]	; (8005fdc <__libc_init_array+0x38>)
 8005fa8:	4c0d      	ldr	r4, [pc, #52]	; (8005fe0 <__libc_init_array+0x3c>)
 8005faa:	1ba4      	subs	r4, r4, r6
 8005fac:	10a4      	asrs	r4, r4, #2
 8005fae:	2500      	movs	r5, #0
 8005fb0:	42a5      	cmp	r5, r4
 8005fb2:	d109      	bne.n	8005fc8 <__libc_init_array+0x24>
 8005fb4:	4e0b      	ldr	r6, [pc, #44]	; (8005fe4 <__libc_init_array+0x40>)
 8005fb6:	4c0c      	ldr	r4, [pc, #48]	; (8005fe8 <__libc_init_array+0x44>)
 8005fb8:	f000 fc26 	bl	8006808 <_init>
 8005fbc:	1ba4      	subs	r4, r4, r6
 8005fbe:	10a4      	asrs	r4, r4, #2
 8005fc0:	2500      	movs	r5, #0
 8005fc2:	42a5      	cmp	r5, r4
 8005fc4:	d105      	bne.n	8005fd2 <__libc_init_array+0x2e>
 8005fc6:	bd70      	pop	{r4, r5, r6, pc}
 8005fc8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fcc:	4798      	blx	r3
 8005fce:	3501      	adds	r5, #1
 8005fd0:	e7ee      	b.n	8005fb0 <__libc_init_array+0xc>
 8005fd2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fd6:	4798      	blx	r3
 8005fd8:	3501      	adds	r5, #1
 8005fda:	e7f2      	b.n	8005fc2 <__libc_init_array+0x1e>
 8005fdc:	080068f8 	.word	0x080068f8
 8005fe0:	080068f8 	.word	0x080068f8
 8005fe4:	080068f8 	.word	0x080068f8
 8005fe8:	080068fc 	.word	0x080068fc

08005fec <memset>:
 8005fec:	4402      	add	r2, r0
 8005fee:	4603      	mov	r3, r0
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d100      	bne.n	8005ff6 <memset+0xa>
 8005ff4:	4770      	bx	lr
 8005ff6:	f803 1b01 	strb.w	r1, [r3], #1
 8005ffa:	e7f9      	b.n	8005ff0 <memset+0x4>

08005ffc <siprintf>:
 8005ffc:	b40e      	push	{r1, r2, r3}
 8005ffe:	b500      	push	{lr}
 8006000:	b09c      	sub	sp, #112	; 0x70
 8006002:	ab1d      	add	r3, sp, #116	; 0x74
 8006004:	9002      	str	r0, [sp, #8]
 8006006:	9006      	str	r0, [sp, #24]
 8006008:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800600c:	4809      	ldr	r0, [pc, #36]	; (8006034 <siprintf+0x38>)
 800600e:	9107      	str	r1, [sp, #28]
 8006010:	9104      	str	r1, [sp, #16]
 8006012:	4909      	ldr	r1, [pc, #36]	; (8006038 <siprintf+0x3c>)
 8006014:	f853 2b04 	ldr.w	r2, [r3], #4
 8006018:	9105      	str	r1, [sp, #20]
 800601a:	6800      	ldr	r0, [r0, #0]
 800601c:	9301      	str	r3, [sp, #4]
 800601e:	a902      	add	r1, sp, #8
 8006020:	f000 f866 	bl	80060f0 <_svfiprintf_r>
 8006024:	9b02      	ldr	r3, [sp, #8]
 8006026:	2200      	movs	r2, #0
 8006028:	701a      	strb	r2, [r3, #0]
 800602a:	b01c      	add	sp, #112	; 0x70
 800602c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006030:	b003      	add	sp, #12
 8006032:	4770      	bx	lr
 8006034:	20000074 	.word	0x20000074
 8006038:	ffff0208 	.word	0xffff0208

0800603c <__ssputs_r>:
 800603c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006040:	688e      	ldr	r6, [r1, #8]
 8006042:	429e      	cmp	r6, r3
 8006044:	4682      	mov	sl, r0
 8006046:	460c      	mov	r4, r1
 8006048:	4690      	mov	r8, r2
 800604a:	4699      	mov	r9, r3
 800604c:	d837      	bhi.n	80060be <__ssputs_r+0x82>
 800604e:	898a      	ldrh	r2, [r1, #12]
 8006050:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006054:	d031      	beq.n	80060ba <__ssputs_r+0x7e>
 8006056:	6825      	ldr	r5, [r4, #0]
 8006058:	6909      	ldr	r1, [r1, #16]
 800605a:	1a6f      	subs	r7, r5, r1
 800605c:	6965      	ldr	r5, [r4, #20]
 800605e:	2302      	movs	r3, #2
 8006060:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006064:	fb95 f5f3 	sdiv	r5, r5, r3
 8006068:	f109 0301 	add.w	r3, r9, #1
 800606c:	443b      	add	r3, r7
 800606e:	429d      	cmp	r5, r3
 8006070:	bf38      	it	cc
 8006072:	461d      	movcc	r5, r3
 8006074:	0553      	lsls	r3, r2, #21
 8006076:	d530      	bpl.n	80060da <__ssputs_r+0x9e>
 8006078:	4629      	mov	r1, r5
 800607a:	f000 fb2b 	bl	80066d4 <_malloc_r>
 800607e:	4606      	mov	r6, r0
 8006080:	b950      	cbnz	r0, 8006098 <__ssputs_r+0x5c>
 8006082:	230c      	movs	r3, #12
 8006084:	f8ca 3000 	str.w	r3, [sl]
 8006088:	89a3      	ldrh	r3, [r4, #12]
 800608a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800608e:	81a3      	strh	r3, [r4, #12]
 8006090:	f04f 30ff 	mov.w	r0, #4294967295
 8006094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006098:	463a      	mov	r2, r7
 800609a:	6921      	ldr	r1, [r4, #16]
 800609c:	f000 faa8 	bl	80065f0 <memcpy>
 80060a0:	89a3      	ldrh	r3, [r4, #12]
 80060a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80060a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060aa:	81a3      	strh	r3, [r4, #12]
 80060ac:	6126      	str	r6, [r4, #16]
 80060ae:	6165      	str	r5, [r4, #20]
 80060b0:	443e      	add	r6, r7
 80060b2:	1bed      	subs	r5, r5, r7
 80060b4:	6026      	str	r6, [r4, #0]
 80060b6:	60a5      	str	r5, [r4, #8]
 80060b8:	464e      	mov	r6, r9
 80060ba:	454e      	cmp	r6, r9
 80060bc:	d900      	bls.n	80060c0 <__ssputs_r+0x84>
 80060be:	464e      	mov	r6, r9
 80060c0:	4632      	mov	r2, r6
 80060c2:	4641      	mov	r1, r8
 80060c4:	6820      	ldr	r0, [r4, #0]
 80060c6:	f000 fa9e 	bl	8006606 <memmove>
 80060ca:	68a3      	ldr	r3, [r4, #8]
 80060cc:	1b9b      	subs	r3, r3, r6
 80060ce:	60a3      	str	r3, [r4, #8]
 80060d0:	6823      	ldr	r3, [r4, #0]
 80060d2:	441e      	add	r6, r3
 80060d4:	6026      	str	r6, [r4, #0]
 80060d6:	2000      	movs	r0, #0
 80060d8:	e7dc      	b.n	8006094 <__ssputs_r+0x58>
 80060da:	462a      	mov	r2, r5
 80060dc:	f000 fb54 	bl	8006788 <_realloc_r>
 80060e0:	4606      	mov	r6, r0
 80060e2:	2800      	cmp	r0, #0
 80060e4:	d1e2      	bne.n	80060ac <__ssputs_r+0x70>
 80060e6:	6921      	ldr	r1, [r4, #16]
 80060e8:	4650      	mov	r0, sl
 80060ea:	f000 faa5 	bl	8006638 <_free_r>
 80060ee:	e7c8      	b.n	8006082 <__ssputs_r+0x46>

080060f0 <_svfiprintf_r>:
 80060f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060f4:	461d      	mov	r5, r3
 80060f6:	898b      	ldrh	r3, [r1, #12]
 80060f8:	061f      	lsls	r7, r3, #24
 80060fa:	b09d      	sub	sp, #116	; 0x74
 80060fc:	4680      	mov	r8, r0
 80060fe:	460c      	mov	r4, r1
 8006100:	4616      	mov	r6, r2
 8006102:	d50f      	bpl.n	8006124 <_svfiprintf_r+0x34>
 8006104:	690b      	ldr	r3, [r1, #16]
 8006106:	b96b      	cbnz	r3, 8006124 <_svfiprintf_r+0x34>
 8006108:	2140      	movs	r1, #64	; 0x40
 800610a:	f000 fae3 	bl	80066d4 <_malloc_r>
 800610e:	6020      	str	r0, [r4, #0]
 8006110:	6120      	str	r0, [r4, #16]
 8006112:	b928      	cbnz	r0, 8006120 <_svfiprintf_r+0x30>
 8006114:	230c      	movs	r3, #12
 8006116:	f8c8 3000 	str.w	r3, [r8]
 800611a:	f04f 30ff 	mov.w	r0, #4294967295
 800611e:	e0c8      	b.n	80062b2 <_svfiprintf_r+0x1c2>
 8006120:	2340      	movs	r3, #64	; 0x40
 8006122:	6163      	str	r3, [r4, #20]
 8006124:	2300      	movs	r3, #0
 8006126:	9309      	str	r3, [sp, #36]	; 0x24
 8006128:	2320      	movs	r3, #32
 800612a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800612e:	2330      	movs	r3, #48	; 0x30
 8006130:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006134:	9503      	str	r5, [sp, #12]
 8006136:	f04f 0b01 	mov.w	fp, #1
 800613a:	4637      	mov	r7, r6
 800613c:	463d      	mov	r5, r7
 800613e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006142:	b10b      	cbz	r3, 8006148 <_svfiprintf_r+0x58>
 8006144:	2b25      	cmp	r3, #37	; 0x25
 8006146:	d13e      	bne.n	80061c6 <_svfiprintf_r+0xd6>
 8006148:	ebb7 0a06 	subs.w	sl, r7, r6
 800614c:	d00b      	beq.n	8006166 <_svfiprintf_r+0x76>
 800614e:	4653      	mov	r3, sl
 8006150:	4632      	mov	r2, r6
 8006152:	4621      	mov	r1, r4
 8006154:	4640      	mov	r0, r8
 8006156:	f7ff ff71 	bl	800603c <__ssputs_r>
 800615a:	3001      	adds	r0, #1
 800615c:	f000 80a4 	beq.w	80062a8 <_svfiprintf_r+0x1b8>
 8006160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006162:	4453      	add	r3, sl
 8006164:	9309      	str	r3, [sp, #36]	; 0x24
 8006166:	783b      	ldrb	r3, [r7, #0]
 8006168:	2b00      	cmp	r3, #0
 800616a:	f000 809d 	beq.w	80062a8 <_svfiprintf_r+0x1b8>
 800616e:	2300      	movs	r3, #0
 8006170:	f04f 32ff 	mov.w	r2, #4294967295
 8006174:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006178:	9304      	str	r3, [sp, #16]
 800617a:	9307      	str	r3, [sp, #28]
 800617c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006180:	931a      	str	r3, [sp, #104]	; 0x68
 8006182:	462f      	mov	r7, r5
 8006184:	2205      	movs	r2, #5
 8006186:	f817 1b01 	ldrb.w	r1, [r7], #1
 800618a:	4850      	ldr	r0, [pc, #320]	; (80062cc <_svfiprintf_r+0x1dc>)
 800618c:	f7fa f820 	bl	80001d0 <memchr>
 8006190:	9b04      	ldr	r3, [sp, #16]
 8006192:	b9d0      	cbnz	r0, 80061ca <_svfiprintf_r+0xda>
 8006194:	06d9      	lsls	r1, r3, #27
 8006196:	bf44      	itt	mi
 8006198:	2220      	movmi	r2, #32
 800619a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800619e:	071a      	lsls	r2, r3, #28
 80061a0:	bf44      	itt	mi
 80061a2:	222b      	movmi	r2, #43	; 0x2b
 80061a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80061a8:	782a      	ldrb	r2, [r5, #0]
 80061aa:	2a2a      	cmp	r2, #42	; 0x2a
 80061ac:	d015      	beq.n	80061da <_svfiprintf_r+0xea>
 80061ae:	9a07      	ldr	r2, [sp, #28]
 80061b0:	462f      	mov	r7, r5
 80061b2:	2000      	movs	r0, #0
 80061b4:	250a      	movs	r5, #10
 80061b6:	4639      	mov	r1, r7
 80061b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061bc:	3b30      	subs	r3, #48	; 0x30
 80061be:	2b09      	cmp	r3, #9
 80061c0:	d94d      	bls.n	800625e <_svfiprintf_r+0x16e>
 80061c2:	b1b8      	cbz	r0, 80061f4 <_svfiprintf_r+0x104>
 80061c4:	e00f      	b.n	80061e6 <_svfiprintf_r+0xf6>
 80061c6:	462f      	mov	r7, r5
 80061c8:	e7b8      	b.n	800613c <_svfiprintf_r+0x4c>
 80061ca:	4a40      	ldr	r2, [pc, #256]	; (80062cc <_svfiprintf_r+0x1dc>)
 80061cc:	1a80      	subs	r0, r0, r2
 80061ce:	fa0b f000 	lsl.w	r0, fp, r0
 80061d2:	4318      	orrs	r0, r3
 80061d4:	9004      	str	r0, [sp, #16]
 80061d6:	463d      	mov	r5, r7
 80061d8:	e7d3      	b.n	8006182 <_svfiprintf_r+0x92>
 80061da:	9a03      	ldr	r2, [sp, #12]
 80061dc:	1d11      	adds	r1, r2, #4
 80061de:	6812      	ldr	r2, [r2, #0]
 80061e0:	9103      	str	r1, [sp, #12]
 80061e2:	2a00      	cmp	r2, #0
 80061e4:	db01      	blt.n	80061ea <_svfiprintf_r+0xfa>
 80061e6:	9207      	str	r2, [sp, #28]
 80061e8:	e004      	b.n	80061f4 <_svfiprintf_r+0x104>
 80061ea:	4252      	negs	r2, r2
 80061ec:	f043 0302 	orr.w	r3, r3, #2
 80061f0:	9207      	str	r2, [sp, #28]
 80061f2:	9304      	str	r3, [sp, #16]
 80061f4:	783b      	ldrb	r3, [r7, #0]
 80061f6:	2b2e      	cmp	r3, #46	; 0x2e
 80061f8:	d10c      	bne.n	8006214 <_svfiprintf_r+0x124>
 80061fa:	787b      	ldrb	r3, [r7, #1]
 80061fc:	2b2a      	cmp	r3, #42	; 0x2a
 80061fe:	d133      	bne.n	8006268 <_svfiprintf_r+0x178>
 8006200:	9b03      	ldr	r3, [sp, #12]
 8006202:	1d1a      	adds	r2, r3, #4
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	9203      	str	r2, [sp, #12]
 8006208:	2b00      	cmp	r3, #0
 800620a:	bfb8      	it	lt
 800620c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006210:	3702      	adds	r7, #2
 8006212:	9305      	str	r3, [sp, #20]
 8006214:	4d2e      	ldr	r5, [pc, #184]	; (80062d0 <_svfiprintf_r+0x1e0>)
 8006216:	7839      	ldrb	r1, [r7, #0]
 8006218:	2203      	movs	r2, #3
 800621a:	4628      	mov	r0, r5
 800621c:	f7f9 ffd8 	bl	80001d0 <memchr>
 8006220:	b138      	cbz	r0, 8006232 <_svfiprintf_r+0x142>
 8006222:	2340      	movs	r3, #64	; 0x40
 8006224:	1b40      	subs	r0, r0, r5
 8006226:	fa03 f000 	lsl.w	r0, r3, r0
 800622a:	9b04      	ldr	r3, [sp, #16]
 800622c:	4303      	orrs	r3, r0
 800622e:	3701      	adds	r7, #1
 8006230:	9304      	str	r3, [sp, #16]
 8006232:	7839      	ldrb	r1, [r7, #0]
 8006234:	4827      	ldr	r0, [pc, #156]	; (80062d4 <_svfiprintf_r+0x1e4>)
 8006236:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800623a:	2206      	movs	r2, #6
 800623c:	1c7e      	adds	r6, r7, #1
 800623e:	f7f9 ffc7 	bl	80001d0 <memchr>
 8006242:	2800      	cmp	r0, #0
 8006244:	d038      	beq.n	80062b8 <_svfiprintf_r+0x1c8>
 8006246:	4b24      	ldr	r3, [pc, #144]	; (80062d8 <_svfiprintf_r+0x1e8>)
 8006248:	bb13      	cbnz	r3, 8006290 <_svfiprintf_r+0x1a0>
 800624a:	9b03      	ldr	r3, [sp, #12]
 800624c:	3307      	adds	r3, #7
 800624e:	f023 0307 	bic.w	r3, r3, #7
 8006252:	3308      	adds	r3, #8
 8006254:	9303      	str	r3, [sp, #12]
 8006256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006258:	444b      	add	r3, r9
 800625a:	9309      	str	r3, [sp, #36]	; 0x24
 800625c:	e76d      	b.n	800613a <_svfiprintf_r+0x4a>
 800625e:	fb05 3202 	mla	r2, r5, r2, r3
 8006262:	2001      	movs	r0, #1
 8006264:	460f      	mov	r7, r1
 8006266:	e7a6      	b.n	80061b6 <_svfiprintf_r+0xc6>
 8006268:	2300      	movs	r3, #0
 800626a:	3701      	adds	r7, #1
 800626c:	9305      	str	r3, [sp, #20]
 800626e:	4619      	mov	r1, r3
 8006270:	250a      	movs	r5, #10
 8006272:	4638      	mov	r0, r7
 8006274:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006278:	3a30      	subs	r2, #48	; 0x30
 800627a:	2a09      	cmp	r2, #9
 800627c:	d903      	bls.n	8006286 <_svfiprintf_r+0x196>
 800627e:	2b00      	cmp	r3, #0
 8006280:	d0c8      	beq.n	8006214 <_svfiprintf_r+0x124>
 8006282:	9105      	str	r1, [sp, #20]
 8006284:	e7c6      	b.n	8006214 <_svfiprintf_r+0x124>
 8006286:	fb05 2101 	mla	r1, r5, r1, r2
 800628a:	2301      	movs	r3, #1
 800628c:	4607      	mov	r7, r0
 800628e:	e7f0      	b.n	8006272 <_svfiprintf_r+0x182>
 8006290:	ab03      	add	r3, sp, #12
 8006292:	9300      	str	r3, [sp, #0]
 8006294:	4622      	mov	r2, r4
 8006296:	4b11      	ldr	r3, [pc, #68]	; (80062dc <_svfiprintf_r+0x1ec>)
 8006298:	a904      	add	r1, sp, #16
 800629a:	4640      	mov	r0, r8
 800629c:	f3af 8000 	nop.w
 80062a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80062a4:	4681      	mov	r9, r0
 80062a6:	d1d6      	bne.n	8006256 <_svfiprintf_r+0x166>
 80062a8:	89a3      	ldrh	r3, [r4, #12]
 80062aa:	065b      	lsls	r3, r3, #25
 80062ac:	f53f af35 	bmi.w	800611a <_svfiprintf_r+0x2a>
 80062b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062b2:	b01d      	add	sp, #116	; 0x74
 80062b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b8:	ab03      	add	r3, sp, #12
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	4622      	mov	r2, r4
 80062be:	4b07      	ldr	r3, [pc, #28]	; (80062dc <_svfiprintf_r+0x1ec>)
 80062c0:	a904      	add	r1, sp, #16
 80062c2:	4640      	mov	r0, r8
 80062c4:	f000 f882 	bl	80063cc <_printf_i>
 80062c8:	e7ea      	b.n	80062a0 <_svfiprintf_r+0x1b0>
 80062ca:	bf00      	nop
 80062cc:	080068bc 	.word	0x080068bc
 80062d0:	080068c2 	.word	0x080068c2
 80062d4:	080068c6 	.word	0x080068c6
 80062d8:	00000000 	.word	0x00000000
 80062dc:	0800603d 	.word	0x0800603d

080062e0 <_printf_common>:
 80062e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e4:	4691      	mov	r9, r2
 80062e6:	461f      	mov	r7, r3
 80062e8:	688a      	ldr	r2, [r1, #8]
 80062ea:	690b      	ldr	r3, [r1, #16]
 80062ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062f0:	4293      	cmp	r3, r2
 80062f2:	bfb8      	it	lt
 80062f4:	4613      	movlt	r3, r2
 80062f6:	f8c9 3000 	str.w	r3, [r9]
 80062fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062fe:	4606      	mov	r6, r0
 8006300:	460c      	mov	r4, r1
 8006302:	b112      	cbz	r2, 800630a <_printf_common+0x2a>
 8006304:	3301      	adds	r3, #1
 8006306:	f8c9 3000 	str.w	r3, [r9]
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	0699      	lsls	r1, r3, #26
 800630e:	bf42      	ittt	mi
 8006310:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006314:	3302      	addmi	r3, #2
 8006316:	f8c9 3000 	strmi.w	r3, [r9]
 800631a:	6825      	ldr	r5, [r4, #0]
 800631c:	f015 0506 	ands.w	r5, r5, #6
 8006320:	d107      	bne.n	8006332 <_printf_common+0x52>
 8006322:	f104 0a19 	add.w	sl, r4, #25
 8006326:	68e3      	ldr	r3, [r4, #12]
 8006328:	f8d9 2000 	ldr.w	r2, [r9]
 800632c:	1a9b      	subs	r3, r3, r2
 800632e:	42ab      	cmp	r3, r5
 8006330:	dc28      	bgt.n	8006384 <_printf_common+0xa4>
 8006332:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006336:	6822      	ldr	r2, [r4, #0]
 8006338:	3300      	adds	r3, #0
 800633a:	bf18      	it	ne
 800633c:	2301      	movne	r3, #1
 800633e:	0692      	lsls	r2, r2, #26
 8006340:	d42d      	bmi.n	800639e <_printf_common+0xbe>
 8006342:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006346:	4639      	mov	r1, r7
 8006348:	4630      	mov	r0, r6
 800634a:	47c0      	blx	r8
 800634c:	3001      	adds	r0, #1
 800634e:	d020      	beq.n	8006392 <_printf_common+0xb2>
 8006350:	6823      	ldr	r3, [r4, #0]
 8006352:	68e5      	ldr	r5, [r4, #12]
 8006354:	f8d9 2000 	ldr.w	r2, [r9]
 8006358:	f003 0306 	and.w	r3, r3, #6
 800635c:	2b04      	cmp	r3, #4
 800635e:	bf08      	it	eq
 8006360:	1aad      	subeq	r5, r5, r2
 8006362:	68a3      	ldr	r3, [r4, #8]
 8006364:	6922      	ldr	r2, [r4, #16]
 8006366:	bf0c      	ite	eq
 8006368:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800636c:	2500      	movne	r5, #0
 800636e:	4293      	cmp	r3, r2
 8006370:	bfc4      	itt	gt
 8006372:	1a9b      	subgt	r3, r3, r2
 8006374:	18ed      	addgt	r5, r5, r3
 8006376:	f04f 0900 	mov.w	r9, #0
 800637a:	341a      	adds	r4, #26
 800637c:	454d      	cmp	r5, r9
 800637e:	d11a      	bne.n	80063b6 <_printf_common+0xd6>
 8006380:	2000      	movs	r0, #0
 8006382:	e008      	b.n	8006396 <_printf_common+0xb6>
 8006384:	2301      	movs	r3, #1
 8006386:	4652      	mov	r2, sl
 8006388:	4639      	mov	r1, r7
 800638a:	4630      	mov	r0, r6
 800638c:	47c0      	blx	r8
 800638e:	3001      	adds	r0, #1
 8006390:	d103      	bne.n	800639a <_printf_common+0xba>
 8006392:	f04f 30ff 	mov.w	r0, #4294967295
 8006396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800639a:	3501      	adds	r5, #1
 800639c:	e7c3      	b.n	8006326 <_printf_common+0x46>
 800639e:	18e1      	adds	r1, r4, r3
 80063a0:	1c5a      	adds	r2, r3, #1
 80063a2:	2030      	movs	r0, #48	; 0x30
 80063a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063a8:	4422      	add	r2, r4
 80063aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063b2:	3302      	adds	r3, #2
 80063b4:	e7c5      	b.n	8006342 <_printf_common+0x62>
 80063b6:	2301      	movs	r3, #1
 80063b8:	4622      	mov	r2, r4
 80063ba:	4639      	mov	r1, r7
 80063bc:	4630      	mov	r0, r6
 80063be:	47c0      	blx	r8
 80063c0:	3001      	adds	r0, #1
 80063c2:	d0e6      	beq.n	8006392 <_printf_common+0xb2>
 80063c4:	f109 0901 	add.w	r9, r9, #1
 80063c8:	e7d8      	b.n	800637c <_printf_common+0x9c>
	...

080063cc <_printf_i>:
 80063cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80063d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80063d4:	460c      	mov	r4, r1
 80063d6:	7e09      	ldrb	r1, [r1, #24]
 80063d8:	b085      	sub	sp, #20
 80063da:	296e      	cmp	r1, #110	; 0x6e
 80063dc:	4617      	mov	r7, r2
 80063de:	4606      	mov	r6, r0
 80063e0:	4698      	mov	r8, r3
 80063e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80063e4:	f000 80b3 	beq.w	800654e <_printf_i+0x182>
 80063e8:	d822      	bhi.n	8006430 <_printf_i+0x64>
 80063ea:	2963      	cmp	r1, #99	; 0x63
 80063ec:	d036      	beq.n	800645c <_printf_i+0x90>
 80063ee:	d80a      	bhi.n	8006406 <_printf_i+0x3a>
 80063f0:	2900      	cmp	r1, #0
 80063f2:	f000 80b9 	beq.w	8006568 <_printf_i+0x19c>
 80063f6:	2958      	cmp	r1, #88	; 0x58
 80063f8:	f000 8083 	beq.w	8006502 <_printf_i+0x136>
 80063fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006400:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006404:	e032      	b.n	800646c <_printf_i+0xa0>
 8006406:	2964      	cmp	r1, #100	; 0x64
 8006408:	d001      	beq.n	800640e <_printf_i+0x42>
 800640a:	2969      	cmp	r1, #105	; 0x69
 800640c:	d1f6      	bne.n	80063fc <_printf_i+0x30>
 800640e:	6820      	ldr	r0, [r4, #0]
 8006410:	6813      	ldr	r3, [r2, #0]
 8006412:	0605      	lsls	r5, r0, #24
 8006414:	f103 0104 	add.w	r1, r3, #4
 8006418:	d52a      	bpl.n	8006470 <_printf_i+0xa4>
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6011      	str	r1, [r2, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	da03      	bge.n	800642a <_printf_i+0x5e>
 8006422:	222d      	movs	r2, #45	; 0x2d
 8006424:	425b      	negs	r3, r3
 8006426:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800642a:	486f      	ldr	r0, [pc, #444]	; (80065e8 <_printf_i+0x21c>)
 800642c:	220a      	movs	r2, #10
 800642e:	e039      	b.n	80064a4 <_printf_i+0xd8>
 8006430:	2973      	cmp	r1, #115	; 0x73
 8006432:	f000 809d 	beq.w	8006570 <_printf_i+0x1a4>
 8006436:	d808      	bhi.n	800644a <_printf_i+0x7e>
 8006438:	296f      	cmp	r1, #111	; 0x6f
 800643a:	d020      	beq.n	800647e <_printf_i+0xb2>
 800643c:	2970      	cmp	r1, #112	; 0x70
 800643e:	d1dd      	bne.n	80063fc <_printf_i+0x30>
 8006440:	6823      	ldr	r3, [r4, #0]
 8006442:	f043 0320 	orr.w	r3, r3, #32
 8006446:	6023      	str	r3, [r4, #0]
 8006448:	e003      	b.n	8006452 <_printf_i+0x86>
 800644a:	2975      	cmp	r1, #117	; 0x75
 800644c:	d017      	beq.n	800647e <_printf_i+0xb2>
 800644e:	2978      	cmp	r1, #120	; 0x78
 8006450:	d1d4      	bne.n	80063fc <_printf_i+0x30>
 8006452:	2378      	movs	r3, #120	; 0x78
 8006454:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006458:	4864      	ldr	r0, [pc, #400]	; (80065ec <_printf_i+0x220>)
 800645a:	e055      	b.n	8006508 <_printf_i+0x13c>
 800645c:	6813      	ldr	r3, [r2, #0]
 800645e:	1d19      	adds	r1, r3, #4
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	6011      	str	r1, [r2, #0]
 8006464:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006468:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800646c:	2301      	movs	r3, #1
 800646e:	e08c      	b.n	800658a <_printf_i+0x1be>
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	6011      	str	r1, [r2, #0]
 8006474:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006478:	bf18      	it	ne
 800647a:	b21b      	sxthne	r3, r3
 800647c:	e7cf      	b.n	800641e <_printf_i+0x52>
 800647e:	6813      	ldr	r3, [r2, #0]
 8006480:	6825      	ldr	r5, [r4, #0]
 8006482:	1d18      	adds	r0, r3, #4
 8006484:	6010      	str	r0, [r2, #0]
 8006486:	0628      	lsls	r0, r5, #24
 8006488:	d501      	bpl.n	800648e <_printf_i+0xc2>
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	e002      	b.n	8006494 <_printf_i+0xc8>
 800648e:	0668      	lsls	r0, r5, #25
 8006490:	d5fb      	bpl.n	800648a <_printf_i+0xbe>
 8006492:	881b      	ldrh	r3, [r3, #0]
 8006494:	4854      	ldr	r0, [pc, #336]	; (80065e8 <_printf_i+0x21c>)
 8006496:	296f      	cmp	r1, #111	; 0x6f
 8006498:	bf14      	ite	ne
 800649a:	220a      	movne	r2, #10
 800649c:	2208      	moveq	r2, #8
 800649e:	2100      	movs	r1, #0
 80064a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064a4:	6865      	ldr	r5, [r4, #4]
 80064a6:	60a5      	str	r5, [r4, #8]
 80064a8:	2d00      	cmp	r5, #0
 80064aa:	f2c0 8095 	blt.w	80065d8 <_printf_i+0x20c>
 80064ae:	6821      	ldr	r1, [r4, #0]
 80064b0:	f021 0104 	bic.w	r1, r1, #4
 80064b4:	6021      	str	r1, [r4, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d13d      	bne.n	8006536 <_printf_i+0x16a>
 80064ba:	2d00      	cmp	r5, #0
 80064bc:	f040 808e 	bne.w	80065dc <_printf_i+0x210>
 80064c0:	4665      	mov	r5, ip
 80064c2:	2a08      	cmp	r2, #8
 80064c4:	d10b      	bne.n	80064de <_printf_i+0x112>
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	07db      	lsls	r3, r3, #31
 80064ca:	d508      	bpl.n	80064de <_printf_i+0x112>
 80064cc:	6923      	ldr	r3, [r4, #16]
 80064ce:	6862      	ldr	r2, [r4, #4]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	bfde      	ittt	le
 80064d4:	2330      	movle	r3, #48	; 0x30
 80064d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064de:	ebac 0305 	sub.w	r3, ip, r5
 80064e2:	6123      	str	r3, [r4, #16]
 80064e4:	f8cd 8000 	str.w	r8, [sp]
 80064e8:	463b      	mov	r3, r7
 80064ea:	aa03      	add	r2, sp, #12
 80064ec:	4621      	mov	r1, r4
 80064ee:	4630      	mov	r0, r6
 80064f0:	f7ff fef6 	bl	80062e0 <_printf_common>
 80064f4:	3001      	adds	r0, #1
 80064f6:	d14d      	bne.n	8006594 <_printf_i+0x1c8>
 80064f8:	f04f 30ff 	mov.w	r0, #4294967295
 80064fc:	b005      	add	sp, #20
 80064fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006502:	4839      	ldr	r0, [pc, #228]	; (80065e8 <_printf_i+0x21c>)
 8006504:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006508:	6813      	ldr	r3, [r2, #0]
 800650a:	6821      	ldr	r1, [r4, #0]
 800650c:	1d1d      	adds	r5, r3, #4
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6015      	str	r5, [r2, #0]
 8006512:	060a      	lsls	r2, r1, #24
 8006514:	d50b      	bpl.n	800652e <_printf_i+0x162>
 8006516:	07ca      	lsls	r2, r1, #31
 8006518:	bf44      	itt	mi
 800651a:	f041 0120 	orrmi.w	r1, r1, #32
 800651e:	6021      	strmi	r1, [r4, #0]
 8006520:	b91b      	cbnz	r3, 800652a <_printf_i+0x15e>
 8006522:	6822      	ldr	r2, [r4, #0]
 8006524:	f022 0220 	bic.w	r2, r2, #32
 8006528:	6022      	str	r2, [r4, #0]
 800652a:	2210      	movs	r2, #16
 800652c:	e7b7      	b.n	800649e <_printf_i+0xd2>
 800652e:	064d      	lsls	r5, r1, #25
 8006530:	bf48      	it	mi
 8006532:	b29b      	uxthmi	r3, r3
 8006534:	e7ef      	b.n	8006516 <_printf_i+0x14a>
 8006536:	4665      	mov	r5, ip
 8006538:	fbb3 f1f2 	udiv	r1, r3, r2
 800653c:	fb02 3311 	mls	r3, r2, r1, r3
 8006540:	5cc3      	ldrb	r3, [r0, r3]
 8006542:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006546:	460b      	mov	r3, r1
 8006548:	2900      	cmp	r1, #0
 800654a:	d1f5      	bne.n	8006538 <_printf_i+0x16c>
 800654c:	e7b9      	b.n	80064c2 <_printf_i+0xf6>
 800654e:	6813      	ldr	r3, [r2, #0]
 8006550:	6825      	ldr	r5, [r4, #0]
 8006552:	6961      	ldr	r1, [r4, #20]
 8006554:	1d18      	adds	r0, r3, #4
 8006556:	6010      	str	r0, [r2, #0]
 8006558:	0628      	lsls	r0, r5, #24
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	d501      	bpl.n	8006562 <_printf_i+0x196>
 800655e:	6019      	str	r1, [r3, #0]
 8006560:	e002      	b.n	8006568 <_printf_i+0x19c>
 8006562:	066a      	lsls	r2, r5, #25
 8006564:	d5fb      	bpl.n	800655e <_printf_i+0x192>
 8006566:	8019      	strh	r1, [r3, #0]
 8006568:	2300      	movs	r3, #0
 800656a:	6123      	str	r3, [r4, #16]
 800656c:	4665      	mov	r5, ip
 800656e:	e7b9      	b.n	80064e4 <_printf_i+0x118>
 8006570:	6813      	ldr	r3, [r2, #0]
 8006572:	1d19      	adds	r1, r3, #4
 8006574:	6011      	str	r1, [r2, #0]
 8006576:	681d      	ldr	r5, [r3, #0]
 8006578:	6862      	ldr	r2, [r4, #4]
 800657a:	2100      	movs	r1, #0
 800657c:	4628      	mov	r0, r5
 800657e:	f7f9 fe27 	bl	80001d0 <memchr>
 8006582:	b108      	cbz	r0, 8006588 <_printf_i+0x1bc>
 8006584:	1b40      	subs	r0, r0, r5
 8006586:	6060      	str	r0, [r4, #4]
 8006588:	6863      	ldr	r3, [r4, #4]
 800658a:	6123      	str	r3, [r4, #16]
 800658c:	2300      	movs	r3, #0
 800658e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006592:	e7a7      	b.n	80064e4 <_printf_i+0x118>
 8006594:	6923      	ldr	r3, [r4, #16]
 8006596:	462a      	mov	r2, r5
 8006598:	4639      	mov	r1, r7
 800659a:	4630      	mov	r0, r6
 800659c:	47c0      	blx	r8
 800659e:	3001      	adds	r0, #1
 80065a0:	d0aa      	beq.n	80064f8 <_printf_i+0x12c>
 80065a2:	6823      	ldr	r3, [r4, #0]
 80065a4:	079b      	lsls	r3, r3, #30
 80065a6:	d413      	bmi.n	80065d0 <_printf_i+0x204>
 80065a8:	68e0      	ldr	r0, [r4, #12]
 80065aa:	9b03      	ldr	r3, [sp, #12]
 80065ac:	4298      	cmp	r0, r3
 80065ae:	bfb8      	it	lt
 80065b0:	4618      	movlt	r0, r3
 80065b2:	e7a3      	b.n	80064fc <_printf_i+0x130>
 80065b4:	2301      	movs	r3, #1
 80065b6:	464a      	mov	r2, r9
 80065b8:	4639      	mov	r1, r7
 80065ba:	4630      	mov	r0, r6
 80065bc:	47c0      	blx	r8
 80065be:	3001      	adds	r0, #1
 80065c0:	d09a      	beq.n	80064f8 <_printf_i+0x12c>
 80065c2:	3501      	adds	r5, #1
 80065c4:	68e3      	ldr	r3, [r4, #12]
 80065c6:	9a03      	ldr	r2, [sp, #12]
 80065c8:	1a9b      	subs	r3, r3, r2
 80065ca:	42ab      	cmp	r3, r5
 80065cc:	dcf2      	bgt.n	80065b4 <_printf_i+0x1e8>
 80065ce:	e7eb      	b.n	80065a8 <_printf_i+0x1dc>
 80065d0:	2500      	movs	r5, #0
 80065d2:	f104 0919 	add.w	r9, r4, #25
 80065d6:	e7f5      	b.n	80065c4 <_printf_i+0x1f8>
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d1ac      	bne.n	8006536 <_printf_i+0x16a>
 80065dc:	7803      	ldrb	r3, [r0, #0]
 80065de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065e6:	e76c      	b.n	80064c2 <_printf_i+0xf6>
 80065e8:	080068cd 	.word	0x080068cd
 80065ec:	080068de 	.word	0x080068de

080065f0 <memcpy>:
 80065f0:	b510      	push	{r4, lr}
 80065f2:	1e43      	subs	r3, r0, #1
 80065f4:	440a      	add	r2, r1
 80065f6:	4291      	cmp	r1, r2
 80065f8:	d100      	bne.n	80065fc <memcpy+0xc>
 80065fa:	bd10      	pop	{r4, pc}
 80065fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006600:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006604:	e7f7      	b.n	80065f6 <memcpy+0x6>

08006606 <memmove>:
 8006606:	4288      	cmp	r0, r1
 8006608:	b510      	push	{r4, lr}
 800660a:	eb01 0302 	add.w	r3, r1, r2
 800660e:	d807      	bhi.n	8006620 <memmove+0x1a>
 8006610:	1e42      	subs	r2, r0, #1
 8006612:	4299      	cmp	r1, r3
 8006614:	d00a      	beq.n	800662c <memmove+0x26>
 8006616:	f811 4b01 	ldrb.w	r4, [r1], #1
 800661a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800661e:	e7f8      	b.n	8006612 <memmove+0xc>
 8006620:	4283      	cmp	r3, r0
 8006622:	d9f5      	bls.n	8006610 <memmove+0xa>
 8006624:	1881      	adds	r1, r0, r2
 8006626:	1ad2      	subs	r2, r2, r3
 8006628:	42d3      	cmn	r3, r2
 800662a:	d100      	bne.n	800662e <memmove+0x28>
 800662c:	bd10      	pop	{r4, pc}
 800662e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006632:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006636:	e7f7      	b.n	8006628 <memmove+0x22>

08006638 <_free_r>:
 8006638:	b538      	push	{r3, r4, r5, lr}
 800663a:	4605      	mov	r5, r0
 800663c:	2900      	cmp	r1, #0
 800663e:	d045      	beq.n	80066cc <_free_r+0x94>
 8006640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006644:	1f0c      	subs	r4, r1, #4
 8006646:	2b00      	cmp	r3, #0
 8006648:	bfb8      	it	lt
 800664a:	18e4      	addlt	r4, r4, r3
 800664c:	f000 f8d2 	bl	80067f4 <__malloc_lock>
 8006650:	4a1f      	ldr	r2, [pc, #124]	; (80066d0 <_free_r+0x98>)
 8006652:	6813      	ldr	r3, [r2, #0]
 8006654:	4610      	mov	r0, r2
 8006656:	b933      	cbnz	r3, 8006666 <_free_r+0x2e>
 8006658:	6063      	str	r3, [r4, #4]
 800665a:	6014      	str	r4, [r2, #0]
 800665c:	4628      	mov	r0, r5
 800665e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006662:	f000 b8c8 	b.w	80067f6 <__malloc_unlock>
 8006666:	42a3      	cmp	r3, r4
 8006668:	d90c      	bls.n	8006684 <_free_r+0x4c>
 800666a:	6821      	ldr	r1, [r4, #0]
 800666c:	1862      	adds	r2, r4, r1
 800666e:	4293      	cmp	r3, r2
 8006670:	bf04      	itt	eq
 8006672:	681a      	ldreq	r2, [r3, #0]
 8006674:	685b      	ldreq	r3, [r3, #4]
 8006676:	6063      	str	r3, [r4, #4]
 8006678:	bf04      	itt	eq
 800667a:	1852      	addeq	r2, r2, r1
 800667c:	6022      	streq	r2, [r4, #0]
 800667e:	6004      	str	r4, [r0, #0]
 8006680:	e7ec      	b.n	800665c <_free_r+0x24>
 8006682:	4613      	mov	r3, r2
 8006684:	685a      	ldr	r2, [r3, #4]
 8006686:	b10a      	cbz	r2, 800668c <_free_r+0x54>
 8006688:	42a2      	cmp	r2, r4
 800668a:	d9fa      	bls.n	8006682 <_free_r+0x4a>
 800668c:	6819      	ldr	r1, [r3, #0]
 800668e:	1858      	adds	r0, r3, r1
 8006690:	42a0      	cmp	r0, r4
 8006692:	d10b      	bne.n	80066ac <_free_r+0x74>
 8006694:	6820      	ldr	r0, [r4, #0]
 8006696:	4401      	add	r1, r0
 8006698:	1858      	adds	r0, r3, r1
 800669a:	4282      	cmp	r2, r0
 800669c:	6019      	str	r1, [r3, #0]
 800669e:	d1dd      	bne.n	800665c <_free_r+0x24>
 80066a0:	6810      	ldr	r0, [r2, #0]
 80066a2:	6852      	ldr	r2, [r2, #4]
 80066a4:	605a      	str	r2, [r3, #4]
 80066a6:	4401      	add	r1, r0
 80066a8:	6019      	str	r1, [r3, #0]
 80066aa:	e7d7      	b.n	800665c <_free_r+0x24>
 80066ac:	d902      	bls.n	80066b4 <_free_r+0x7c>
 80066ae:	230c      	movs	r3, #12
 80066b0:	602b      	str	r3, [r5, #0]
 80066b2:	e7d3      	b.n	800665c <_free_r+0x24>
 80066b4:	6820      	ldr	r0, [r4, #0]
 80066b6:	1821      	adds	r1, r4, r0
 80066b8:	428a      	cmp	r2, r1
 80066ba:	bf04      	itt	eq
 80066bc:	6811      	ldreq	r1, [r2, #0]
 80066be:	6852      	ldreq	r2, [r2, #4]
 80066c0:	6062      	str	r2, [r4, #4]
 80066c2:	bf04      	itt	eq
 80066c4:	1809      	addeq	r1, r1, r0
 80066c6:	6021      	streq	r1, [r4, #0]
 80066c8:	605c      	str	r4, [r3, #4]
 80066ca:	e7c7      	b.n	800665c <_free_r+0x24>
 80066cc:	bd38      	pop	{r3, r4, r5, pc}
 80066ce:	bf00      	nop
 80066d0:	20000164 	.word	0x20000164

080066d4 <_malloc_r>:
 80066d4:	b570      	push	{r4, r5, r6, lr}
 80066d6:	1ccd      	adds	r5, r1, #3
 80066d8:	f025 0503 	bic.w	r5, r5, #3
 80066dc:	3508      	adds	r5, #8
 80066de:	2d0c      	cmp	r5, #12
 80066e0:	bf38      	it	cc
 80066e2:	250c      	movcc	r5, #12
 80066e4:	2d00      	cmp	r5, #0
 80066e6:	4606      	mov	r6, r0
 80066e8:	db01      	blt.n	80066ee <_malloc_r+0x1a>
 80066ea:	42a9      	cmp	r1, r5
 80066ec:	d903      	bls.n	80066f6 <_malloc_r+0x22>
 80066ee:	230c      	movs	r3, #12
 80066f0:	6033      	str	r3, [r6, #0]
 80066f2:	2000      	movs	r0, #0
 80066f4:	bd70      	pop	{r4, r5, r6, pc}
 80066f6:	f000 f87d 	bl	80067f4 <__malloc_lock>
 80066fa:	4a21      	ldr	r2, [pc, #132]	; (8006780 <_malloc_r+0xac>)
 80066fc:	6814      	ldr	r4, [r2, #0]
 80066fe:	4621      	mov	r1, r4
 8006700:	b991      	cbnz	r1, 8006728 <_malloc_r+0x54>
 8006702:	4c20      	ldr	r4, [pc, #128]	; (8006784 <_malloc_r+0xb0>)
 8006704:	6823      	ldr	r3, [r4, #0]
 8006706:	b91b      	cbnz	r3, 8006710 <_malloc_r+0x3c>
 8006708:	4630      	mov	r0, r6
 800670a:	f000 f863 	bl	80067d4 <_sbrk_r>
 800670e:	6020      	str	r0, [r4, #0]
 8006710:	4629      	mov	r1, r5
 8006712:	4630      	mov	r0, r6
 8006714:	f000 f85e 	bl	80067d4 <_sbrk_r>
 8006718:	1c43      	adds	r3, r0, #1
 800671a:	d124      	bne.n	8006766 <_malloc_r+0x92>
 800671c:	230c      	movs	r3, #12
 800671e:	6033      	str	r3, [r6, #0]
 8006720:	4630      	mov	r0, r6
 8006722:	f000 f868 	bl	80067f6 <__malloc_unlock>
 8006726:	e7e4      	b.n	80066f2 <_malloc_r+0x1e>
 8006728:	680b      	ldr	r3, [r1, #0]
 800672a:	1b5b      	subs	r3, r3, r5
 800672c:	d418      	bmi.n	8006760 <_malloc_r+0x8c>
 800672e:	2b0b      	cmp	r3, #11
 8006730:	d90f      	bls.n	8006752 <_malloc_r+0x7e>
 8006732:	600b      	str	r3, [r1, #0]
 8006734:	50cd      	str	r5, [r1, r3]
 8006736:	18cc      	adds	r4, r1, r3
 8006738:	4630      	mov	r0, r6
 800673a:	f000 f85c 	bl	80067f6 <__malloc_unlock>
 800673e:	f104 000b 	add.w	r0, r4, #11
 8006742:	1d23      	adds	r3, r4, #4
 8006744:	f020 0007 	bic.w	r0, r0, #7
 8006748:	1ac3      	subs	r3, r0, r3
 800674a:	d0d3      	beq.n	80066f4 <_malloc_r+0x20>
 800674c:	425a      	negs	r2, r3
 800674e:	50e2      	str	r2, [r4, r3]
 8006750:	e7d0      	b.n	80066f4 <_malloc_r+0x20>
 8006752:	428c      	cmp	r4, r1
 8006754:	684b      	ldr	r3, [r1, #4]
 8006756:	bf16      	itet	ne
 8006758:	6063      	strne	r3, [r4, #4]
 800675a:	6013      	streq	r3, [r2, #0]
 800675c:	460c      	movne	r4, r1
 800675e:	e7eb      	b.n	8006738 <_malloc_r+0x64>
 8006760:	460c      	mov	r4, r1
 8006762:	6849      	ldr	r1, [r1, #4]
 8006764:	e7cc      	b.n	8006700 <_malloc_r+0x2c>
 8006766:	1cc4      	adds	r4, r0, #3
 8006768:	f024 0403 	bic.w	r4, r4, #3
 800676c:	42a0      	cmp	r0, r4
 800676e:	d005      	beq.n	800677c <_malloc_r+0xa8>
 8006770:	1a21      	subs	r1, r4, r0
 8006772:	4630      	mov	r0, r6
 8006774:	f000 f82e 	bl	80067d4 <_sbrk_r>
 8006778:	3001      	adds	r0, #1
 800677a:	d0cf      	beq.n	800671c <_malloc_r+0x48>
 800677c:	6025      	str	r5, [r4, #0]
 800677e:	e7db      	b.n	8006738 <_malloc_r+0x64>
 8006780:	20000164 	.word	0x20000164
 8006784:	20000168 	.word	0x20000168

08006788 <_realloc_r>:
 8006788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800678a:	4607      	mov	r7, r0
 800678c:	4614      	mov	r4, r2
 800678e:	460e      	mov	r6, r1
 8006790:	b921      	cbnz	r1, 800679c <_realloc_r+0x14>
 8006792:	4611      	mov	r1, r2
 8006794:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006798:	f7ff bf9c 	b.w	80066d4 <_malloc_r>
 800679c:	b922      	cbnz	r2, 80067a8 <_realloc_r+0x20>
 800679e:	f7ff ff4b 	bl	8006638 <_free_r>
 80067a2:	4625      	mov	r5, r4
 80067a4:	4628      	mov	r0, r5
 80067a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067a8:	f000 f826 	bl	80067f8 <_malloc_usable_size_r>
 80067ac:	42a0      	cmp	r0, r4
 80067ae:	d20f      	bcs.n	80067d0 <_realloc_r+0x48>
 80067b0:	4621      	mov	r1, r4
 80067b2:	4638      	mov	r0, r7
 80067b4:	f7ff ff8e 	bl	80066d4 <_malloc_r>
 80067b8:	4605      	mov	r5, r0
 80067ba:	2800      	cmp	r0, #0
 80067bc:	d0f2      	beq.n	80067a4 <_realloc_r+0x1c>
 80067be:	4631      	mov	r1, r6
 80067c0:	4622      	mov	r2, r4
 80067c2:	f7ff ff15 	bl	80065f0 <memcpy>
 80067c6:	4631      	mov	r1, r6
 80067c8:	4638      	mov	r0, r7
 80067ca:	f7ff ff35 	bl	8006638 <_free_r>
 80067ce:	e7e9      	b.n	80067a4 <_realloc_r+0x1c>
 80067d0:	4635      	mov	r5, r6
 80067d2:	e7e7      	b.n	80067a4 <_realloc_r+0x1c>

080067d4 <_sbrk_r>:
 80067d4:	b538      	push	{r3, r4, r5, lr}
 80067d6:	4c06      	ldr	r4, [pc, #24]	; (80067f0 <_sbrk_r+0x1c>)
 80067d8:	2300      	movs	r3, #0
 80067da:	4605      	mov	r5, r0
 80067dc:	4608      	mov	r0, r1
 80067de:	6023      	str	r3, [r4, #0]
 80067e0:	f7fa fb98 	bl	8000f14 <_sbrk>
 80067e4:	1c43      	adds	r3, r0, #1
 80067e6:	d102      	bne.n	80067ee <_sbrk_r+0x1a>
 80067e8:	6823      	ldr	r3, [r4, #0]
 80067ea:	b103      	cbz	r3, 80067ee <_sbrk_r+0x1a>
 80067ec:	602b      	str	r3, [r5, #0]
 80067ee:	bd38      	pop	{r3, r4, r5, pc}
 80067f0:	20000370 	.word	0x20000370

080067f4 <__malloc_lock>:
 80067f4:	4770      	bx	lr

080067f6 <__malloc_unlock>:
 80067f6:	4770      	bx	lr

080067f8 <_malloc_usable_size_r>:
 80067f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067fc:	1f18      	subs	r0, r3, #4
 80067fe:	2b00      	cmp	r3, #0
 8006800:	bfbc      	itt	lt
 8006802:	580b      	ldrlt	r3, [r1, r0]
 8006804:	18c0      	addlt	r0, r0, r3
 8006806:	4770      	bx	lr

08006808 <_init>:
 8006808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800680a:	bf00      	nop
 800680c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800680e:	bc08      	pop	{r3}
 8006810:	469e      	mov	lr, r3
 8006812:	4770      	bx	lr

08006814 <_fini>:
 8006814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006816:	bf00      	nop
 8006818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800681a:	bc08      	pop	{r3}
 800681c:	469e      	mov	lr, r3
 800681e:	4770      	bx	lr
