#--  Synopsys, Inc.
#--  Version N-2017.09M-SP1-1
#--  Project file C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\run_options.txt
#--  Written on Fri Sep  7 13:29:16 2018


#project files
add_file -verilog "C:/Microsemi/Libero_SoC_PolarFire_v2.2/Designer/data/aPA5M/polarfire_syn_comps.v"
add_file -include "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3/DDRCTRL_0/sdram_lb_defines_0.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/CCC_100MHz/CCC_100MHz_0/CCC_100MHz_CCC_100MHz_0_PF_CCC.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/CCC_100MHz/CCC_100MHz.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Init_Monitor/Init_Monitor_0/Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Init_Monitor/Init_Monitor.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/RCOSC/RCOSC_0/RCOSC_RCOSC_0_PF_OSC.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/RCOSC/RCOSC.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/hdl/reset_synchronizer.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/CLOCKS_RESETS/CLOCKS_RESETS.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_addrdec.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/AHB_MMIO/AHB_MMIO.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_penablescheduler.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/AHBtoAPB/AHBtoAPB.v"
add_file -verilog -lib COREAPB3_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/APB_PERIPHERALS/APB_PERIPHERALS.v"
add_file -verilog -lib CORESPI_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_clockmux.v"
add_file -verilog -lib CORESPI_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_chanctrl.v"
add_file -verilog -lib CORESPI_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_control.v"
add_file -verilog -lib CORESPI_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_fifo.v"
add_file -verilog -lib CORESPI_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_rf.v"
add_file -verilog -lib CORESPI_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi.v"
add_file -verilog -lib CORESPI_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/corespi.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/CoreSPI_0/CoreSPI_0.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/GPIO/GPIO.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/LSRAM_64kBytes/COREAHBLSRAM_PF_0/rtl/vlog/core/CoreAHBLSRAM_AHBLSramIf.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/LSRAM_64kBytes/COREAHBLSRAM_PF_0/rtl/vlog/core/CoreAHBLSRAM_SramCtrlIf.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/LSRAM_64kBytes/COREAHBLSRAM_PF_0/rtl/vlog/core/CoreAHBLSRAM_PF.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/LSRAM_64kBytes/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/LSRAM_64kBytes/LSRAM_64kBytes.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/UART/UART_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/UART/UART_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/UART/UART_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/UART/UART_0/rtl/vlog/core/fifo_256x8_g5.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/UART/UART_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/UART/UART_0/rtl/vlog/core/CoreUARTapb.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/UART/UART.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/IO/IO.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/BitScan0.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Revision.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RespController.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/AHB_SM.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/AXI_INTERCONNECT/AXI_INTERCONNECT.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3/CCC_0/DDR3_CCC_0_PF_CCC.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3/DDRCTRL_0/CoreDDRMemCtrlr_0.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/ram_simple_dp.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/FIFO_BLK.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/LANE_CTRL.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/LANE_ALIGNMENT.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/APB_IF.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/DLL_MON.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/DELAY_CTRL.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/APB_IOG_CTRL_SM.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/IOG_IF.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/dq_align_dqs_optimization.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/gate_training.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/RDLVL_TRAIN.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/RDLVL_SMS.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/RDLVL.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/TRN_COMPLETE.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/VREF_TR.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/WRLVL_BOT.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/WRLVL.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/LEVELLING.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/PHY_SIG_MOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/flag_generator.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/trn_bclksclk.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/trn_cmdaddr.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/trn_dqsw.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/TRN_CLK.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/ddr4_vref.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/write_callibrator.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/TIP_CTRL_BLK.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/ddr_init_iterator.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/CoreDDR_TIP_INT.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREDDR_TIP/1.5.100/rtl/vlog/core/CoreDDR_TIP_SYN.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_A_11_0/DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_A_12/DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_A_13/DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_A_14/DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_A_15/DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_BA/DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_BCLK_TRAINING/DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_CAS_N/DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_CKE/DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_CS_N/DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_ODT/DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_RAS_N/DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_REF_CLK_TRAINING/DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_RESET_N/DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/IOD_WE_N/DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_0_CTRL/DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_0_IOD_DM/DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_0_IOD_DQS/DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_0_IOD_DQ/DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_1_CTRL/DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_1_IOD_DM/DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_1_IOD_DQS/DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_1_IOD_DQ/DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3_DDRPHY_BLK/DDR3_DDRPHY_BLK.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3/DLL_0/DDR3_DLL_0_PF_CCC.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/DDR3/DDR3.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/MEMORY/MEMORY.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREJTAGDEBUG/2.0.100/rtl/vlog/core/corejtagdebug_uj_jtag.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/Actel/DirectCore/COREJTAGDEBUG/2.0.100/rtl/vlog/core/corejtagdebug.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/JTAG_DEBUG/JTAG_DEBUG.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_capture_chain.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_capture_update_chain.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_capture_update_chain_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_jtag_bypass_chain.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_capture_update_chain_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_reset_reg.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_jtag_state_machine.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_negative_edge_latch.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_negative_edge_latch_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_jtag_tap_controller.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_debug_transport_module_jtag.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xbar.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xbar_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xbar_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xing.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_reset_catch_and_sync.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xbar_int_xbar.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xing_xing.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_amoalu.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_arbiter.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_arbiter_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_d_cache_data_array.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_pmp_checker.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tlb.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_d_cache_dcache.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_i_cache_icache.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_shift_queue.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tlb_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_frontend_frontend.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_hella_cache_arbiter.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_rr_arbiter.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_ptw.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_alu.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_breakpoint_unit.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_csr_file.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_rvc_expander.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_i_buf.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_mul_div.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_rocket.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_rocket_tile_rocket.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_level_gateway.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_13.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tlplic_plic.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_atomic_automata.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_4.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_5.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_6.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_7.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_8.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_10.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_9.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_3.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_4.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_23.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_24.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_25.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_26.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_27.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_error.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_14.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_15.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_16.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_17.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_18.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_system_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_cache_cork.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync_3.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync_4.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync_5.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_sink_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_sink_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_source_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_async_crossing_sink.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_source_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_sink.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_source.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_reset_reg_vec.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_debug_module_debug.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_21.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_22.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_error_error.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_filter.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_repeater.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_repeater_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_fragmenter_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_splitter_system_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_20.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_to_ahb.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_19.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_to_ahb_converter.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_width_widget.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_width_widget_3.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_xbar_system_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb_core_risc_vahb_top.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor_0/rtl/vlog/core/miv_rv32ima_l1_ahb.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/Mi_V_Processor/Mi_V_Processor.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/PROCESSOR/PROCESSOR.v"
add_file -verilog "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/component/work/TOP/TOP.v"
add_file -fpga_constraint "C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/synthesis.fdc"



#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology PolarFire
set_option -part MPF300T
set_option -package FCG1152
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "TOP"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 800
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0

# Microsemi PolarFire
set_option -rom_map_logic 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./TOP.vm"
impl -active "synthesis"
