Day 2 â€“ Half Adder & Full Adder in Verilog
on Day 2 I implemented Half Adder and Full Adder circuits in Verilog, simulated them, and generated waveforms.

These are fundamental combinational circuits used in arithmetic operations inside digital systems.

Implemented Modules
1. Half Adder
- Inputs: `A`, `B`
- Outputs: `SUM` (A XOR B), `CARRY` (A AND B)

2. Full Adder
- Inputs: `A`, `B`, `Cin` (Carry-In)
- Outputs: `SUM` (A XOR B XOR Cin), `CARRY` (Carry logic)
- 
 Testbench
- Stimulates all possible input combinations.
- Generates a  waveform file for visualizing outputs.


## ðŸ“… Challenge Progress
âœ… **Day 1:** Logic Gates  
âœ… **Day 2:** Half Adder & Full Adder  
