#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu May 28 16:55:10 2020
# Process ID: 6992
# Current directory: C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1
# Command line: vivado.exe -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper.vdi
# Journal file: C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 371.355 ; gain = 60.121
Command: link_design -top design_2_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 693.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.xdc] for cell 'design_2_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.xdc] for cell 'design_2_i/xadc_wiz_0/U0'
Parsing XDC File [C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 861.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 306 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 20 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 94 instances
  RAM64M => RAM64M (RAMD64E(x4)): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 861.621 ; gain = 490.266
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 876.594 ; gain = 14.973

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cc5a4023

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1430.879 ; gain = 554.285

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 79 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 281394846

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1635.016 ; gain = 0.031
INFO: [Opt 31-389] Phase Retarget created 106 cells and removed 172 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 239ff446f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.016 ; gain = 0.031
INFO: [Opt 31-389] Phase Constant propagation created 216 cells and removed 1358 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2b6422bbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1635.016 ; gain = 0.031
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 981 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 2b6422bbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.016 ; gain = 0.031
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2b6422bbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.016 ; gain = 0.031
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2b6422bbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.016 ; gain = 0.031
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             106  |             172  |                                             15  |
|  Constant propagation         |             216  |            1358  |                                             20  |
|  Sweep                        |               0  |             981  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1635.016 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22e31fd17

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1635.016 ; gain = 0.031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.601 | TNS=-5769.363 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 2bdf0d208

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1839.605 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2bdf0d208

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1839.605 ; gain = 204.590

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2a4a8eb74

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1839.605 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2a4a8eb74

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.605 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1839.605 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2a4a8eb74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1839.605 ; gain = 977.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1839.605 ; gain = 0.000
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1aa01b18f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1839.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a74f2c36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14c58f9a2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14c58f9a2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14c58f9a2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ae058914

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 348 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 188 nets or cells. Created 64 new cells, deleted 124 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1839.605 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           64  |            124  |                   188  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           64  |            124  |                   188  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1512e156d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 15de8506f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15de8506f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 170520bce

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e56b56ef

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1945c9e30

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10b8baa32

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1947fd416

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1823f9a8c

Time (s): cpu = 00:01:17 ; elapsed = 00:01:04 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13df889bd

Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f5f6aa85

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f5f6aa85

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 226f6baf7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 226f6baf7

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.806. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1657a18f5

Time (s): cpu = 00:03:25 ; elapsed = 00:03:13 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1657a18f5

Time (s): cpu = 00:03:25 ; elapsed = 00:03:13 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1657a18f5

Time (s): cpu = 00:03:25 ; elapsed = 00:03:14 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1657a18f5

Time (s): cpu = 00:03:25 ; elapsed = 00:03:14 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 955a74d5

Time (s): cpu = 00:03:25 ; elapsed = 00:03:14 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 955a74d5

Time (s): cpu = 00:03:25 ; elapsed = 00:03:14 . Memory (MB): peak = 1839.605 ; gain = 0.000
Ending Placer Task | Checksum: 6f315fc9

Time (s): cpu = 00:03:25 ; elapsed = 00:03:14 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:28 ; elapsed = 00:03:16 . Memory (MB): peak = 1839.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1839.605 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1839.605 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.806 | TNS=-1472.345 |
Phase 1 Physical Synthesis Initialization | Checksum: 275a92d9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 275a92d9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.806 | TNS=-1472.345 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 40 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mode_reg_reg_0[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.806 | TNS=-1468.948 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 131788f06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[8][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_162_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_162
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[91][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_0[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[9][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[5][0]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_173_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_173
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_30_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_30
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_77_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_77
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[475][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[2]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_4.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[10][0]_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_5.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[6][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_167_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_167
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_28_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_28
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_71_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_71
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[13][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_75_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_75
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_135_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_135
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_177_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_177
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_32_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_32
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_82_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_82
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_9
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_39_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[283][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_16
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_172_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_172
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_76_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_76
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_125_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_125
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_218_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_218
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[60][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_48
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_20_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_70_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_70
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_204_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_204
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[347][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_17
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_238_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_238
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[219][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_179_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_179
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_83_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_83
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[19][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[7][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_68_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_68
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_31_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_31
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_79_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_79
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_160_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_160
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_26_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_26
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_64_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_64
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[14][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_124_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_124
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[18][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[12][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_46
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_4.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][0]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_12
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_165_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_165
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_245_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_245
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[44][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_44
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_66_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_66
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_195_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_195
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_29_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_29
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_72_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_72
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_121_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_121
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_81_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_81
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_113_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_113
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_166_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_166
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_242_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_242
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_60_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_8.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[15][0]_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_111_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_111
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_176_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_176
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_80_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_80
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[17][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_128_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_128
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_220_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_220
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[28][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_194_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_194
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_217_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_217
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_203_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_203
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_209_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_209
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_164_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_164
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[5]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_174_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_174
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_112_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_112
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mode_reg_reg_0[0]_repN.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/upper_reg[31]_i_1_replica
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result089_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[31]_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[31]_i_5
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result083_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[28]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[0]_0[0].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[0]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/p_1_in[1].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result011_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[4]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result017_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[6]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result023_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[8]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result029_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[10]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result035_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[12]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result041_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[14]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result047_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[16]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result053_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[18]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result059_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[20]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result05_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[2]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result065_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[22]_i_5
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result071_out.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[24]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/CLA_INST/result077_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg[26]_i_5
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_131_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_131
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_222_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_222
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_53_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[411][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_184_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_184
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_88_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_88
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[443][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_34
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_15_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_15
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_168_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_168
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_73_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_73
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_171_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_171
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[29]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[25].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[25]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_202_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_202
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_169_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_169
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_95_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_95
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/sign2_reg_reg_0[19].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[26]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/p_1_in[21].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[22]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/sign2_reg_reg_0[18].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[25]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/sign2_reg_reg_0[14].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[20]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_0_in.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_index[8]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_mode[2]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_data_reg_n_0_[30].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_data_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_183_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_183
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_175_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_175
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_191_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_191
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_207_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_207
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_141_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_141
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rt_index[0].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_6_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_6
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_8_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_8
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[4].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_63
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mode_reg_reg_0[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/upper_reg[31]_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/sign2_reg_reg_0[0].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[3]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/sign2_reg_reg_0[4].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[8]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/sign2_reg_reg_0[6].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[10]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_189_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_189
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_133_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_133
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_223_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_223
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_54
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_208_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_208
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_241_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_241
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_78_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_78
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_74_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_74
INFO: [Physopt 32-661] Optimized 56 nets.  Re-placed 56 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 56 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 56 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.768 | TNS=-1365.550 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 19ca207bc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[3]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_162_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_162/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[91][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_13/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[5][0]_i_3/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_173_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_173/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_30_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_30/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_77_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_77/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[475][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_14/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_167_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_167/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_28_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_28/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_71_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_71/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[6][0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_75_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_75/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_177_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_177/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_32_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_32/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_82_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_82/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[283][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_16/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[2]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_24/O
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_172_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_172/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_76_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_76/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_179_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_179/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_83_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_83/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[7][0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_68_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_68/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_70_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_70/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_31_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_31/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_79_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_79/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[12][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_46/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[219][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_24/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.768 | TNS=-1366.093 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 1d34ba85c

Time (s): cpu = 00:02:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 58 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0. Rewired (signal push) design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7_n_0 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_5. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_77_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_71_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_5. Rewired (signal push) design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1] to 5 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_7. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_82_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_83_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_76_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_64_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_91_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_80_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_73_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_21_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_146_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_115_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_92_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_157_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_103_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_140_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_86_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_133_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_134_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_110_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_155_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.708 | TNS=-1280.695 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 6 Rewire | Checksum: 22a36ce1d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_21_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 9 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.641 | TNS=-1212.005 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 1dc4a59b0

Time (s): cpu = 00:03:00 ; elapsed = 00:01:54 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 19 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: 178d31f3f

Time (s): cpu = 00:03:08 ; elapsed = 00:01:59 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[9][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[5][0]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[283][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_16
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_0[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[8][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[2]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[12][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_46
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[19][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[7][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_8.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[15][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[347][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_17
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[219][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[44][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_44
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_195_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_195
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_4.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][0]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_238_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_238
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[17][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_113_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_113
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_194_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_194
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_204_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_204
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_203_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_203
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_128_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_128
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_220_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_220
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[28][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_141_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_141
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_95_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_95
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_125_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_125
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_218_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_218
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[60][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_193_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_193
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3]_repN.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[13][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_111_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_111
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_191_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_191
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_112_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_112
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_207_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_207
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_189_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_189
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_241_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_241
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_60_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_135_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_135
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_99_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_99
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_137_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_137
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_209_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_209
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_4.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[10][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[6][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_242_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_242
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_190_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_190
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_124_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_124
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_146_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_146
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_217_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_217
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_237_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_237
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_58
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_mode[2]_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[5]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_115_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_115
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_210_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_210
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_43_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_43
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_157_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_157
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_247_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_247
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_62_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_62
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]_replica
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_103_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_103
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_198_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_198
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_140_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_140
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_231_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_231
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_1_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[31]_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[19].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[21]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[20].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[22]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[23].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[25]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[27].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[29]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[28].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[30]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[29].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[14][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_138_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_138
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_248_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_248
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_196_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_196
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[18][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_133_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_133
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_223_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_223
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[411][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_22
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_134_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_134
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_225_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_225
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_110_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_110
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_206_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_206
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_0_in.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_index[8]_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_114_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_114
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_data_reg_n_0_[4].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_data_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_121_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_121
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_215_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_215
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_data_reg_n_0_[5].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_data_reg[5]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_155_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_155
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_246_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_246
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_131_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_131
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_53_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_53
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr[31]_i_1_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr[31]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[27].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[28].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[29].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_145_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_145
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_236_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_236
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_1_in[2].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_data_reg[10]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_269_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_269
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_228_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_228
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_116_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_116
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_235_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_235
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_245_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_245
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_149_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_149
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_240_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_240
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_270_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_270
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_102_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_102
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_96_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_96
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_61
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_data_reg_n_0_[7].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_data_reg[7]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[2].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[19].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[21]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[20].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[22]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[21].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[23]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[22].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[24]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[23].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[25]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[24].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[26]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[25].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[27]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_205_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_205
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_147_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_147
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_105_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_105
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_118_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_118
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_213_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_213
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_208_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_208
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[21].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[23]
INFO: [Physopt 32-661] Optimized 29 nets.  Re-placed 29 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 29 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 29 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.641 | TNS=-1204.251 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 200c22fee

Time (s): cpu = 00:03:40 ; elapsed = 00:02:18 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[5][0]_i_3/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[283][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_16/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[2]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[12][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_46/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[7][0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[347][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_17/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[219][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_24/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[44][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_44/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_24/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_195_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_195/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_238_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_238/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_113_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_113/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_194_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_194/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_204_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_204/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_12/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_203_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_203/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_128_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_128/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 129341a9f

Time (s): cpu = 00:04:55 ; elapsed = 00:03:02 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 67 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2]. Rewired (signal push) design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1] to 5 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_5. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_7. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_112_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_5. Rewired (signal push) design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0] to 5 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_146_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_140_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_133_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_110_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_21_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_155_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_145_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_149_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_103_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_115_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_158_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_143_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_77_n_0. Rewiring did not optimize the net.
INFO: [Common 17-14] Message 'Physopt 32-134' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 2 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.624 | TNS=-1182.443 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 11 Rewire | Checksum: 1ea4f1c1f

Time (s): cpu = 00:05:11 ; elapsed = 00:03:14 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_21_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.624 | TNS=-1182.443 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 1437f3c74

Time (s): cpu = 00:05:47 ; elapsed = 00:03:35 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1437f3c74

Time (s): cpu = 00:05:47 ; elapsed = 00:03:35 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 14 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_0. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.624 | TNS=-1182.443 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 14 Fanout Optimization | Checksum: 1b9960ee5

Time (s): cpu = 00:05:56 ; elapsed = 00:03:41 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[8][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_0[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[2]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[19][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[7][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[12][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_46
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_8.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[15][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[347][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_17
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[283][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_16
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[219][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[9][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_195_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_195
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_4.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][0]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_238_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_238
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_113_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_113
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_204_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_204
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_141_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_141
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[17][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_12
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[44][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_44
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_95_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_95
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_193_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_193
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_111_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_111
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_112_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_112
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_207_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_207
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_194_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_194
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[5][0]_i_3_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_203_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_203
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_128_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_128
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_220_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_220
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[28][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_189_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_189
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_135_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_135
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_99_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_99
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_241_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_241
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_60_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_137_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_137
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_125_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_125
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_218_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_218
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[60][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_242_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_242
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_190_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_190
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_124_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_124
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_217_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_217
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_191_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_191
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[5]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_138_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_138
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[18][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_133_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_133
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_223_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_223
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[411][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_209_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_209
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_mode[2]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_121_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_121
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_215_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_215
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_131_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_131
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_53_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_146_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_146
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_237_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_237
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_58
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_145_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_145
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_236_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_236
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_269_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_269
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_4.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[10][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_116_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_116
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_43_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_43
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_235_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_235
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_245_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_245
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_114_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_114
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_103_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_103
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_198_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_198
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_102_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_102
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_134_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_134
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_270_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_270
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_140_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_140
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_231_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_231
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_96_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_96
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_115_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_115
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_210_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_210
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[13][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_110_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_110
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_206_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_206
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_0_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[11][0]_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_61
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_155_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_155
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_246_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_246
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_205_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_205
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_228_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_228
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_118_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_118
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_213_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_213
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_208_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_208
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_149_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_149
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_240_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_240
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_196_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_196
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_105_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_105
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_62_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_62
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_127_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_127
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_219_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_219
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_104_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_104
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[24]_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[31]_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[14][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_271_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_271
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_147_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_147
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_153_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_153
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_0_in.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_index[8]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_130_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_130
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_221_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_221
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_274_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_274
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_6_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_63
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_143_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_143
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_158_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_158
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_62_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_62
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[23][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_36
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_225_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_225
INFO: [Physopt 32-661] Optimized 23 nets.  Re-placed 23 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 23 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.622 | TNS=-1177.270 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 20f42cbde

Time (s): cpu = 00:06:31 ; elapsed = 00:04:02 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[2]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[7][0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[12][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_46/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[347][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_17/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[283][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_16/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[219][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_24/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_195_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_195/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_24/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_109/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_204_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_204/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_12/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[44][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_44/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_113_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_113/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_95_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_95/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_107/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.622 | TNS=-1177.270 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 2406df17f

Time (s): cpu = 00:07:43 ; elapsed = 00:04:54 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 62 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2]. Rewired (signal push) design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0] to 5 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_6_n_0. Rewired (signal push) design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_8_n_0 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.622 | TNS=-1177.270 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 17 Rewire | Checksum: 18558c471

Time (s): cpu = 00:07:58 ; elapsed = 00:05:08 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Common 17-14] Message 'Physopt 32-572' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.622 | TNS=-1177.270 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 18 Critical Cell Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:32 ; elapsed = 00:05:27 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:32 ; elapsed = 00:05:27 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:32 ; elapsed = 00:05:27 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:32 ; elapsed = 00:05:27 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:32 ; elapsed = 00:05:27 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:32 ; elapsed = 00:05:27 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:32 ; elapsed = 00:05:27 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:32 ; elapsed = 00:05:27 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:32 ; elapsed = 00:05:28 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 34 nets.  Swapped 683 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 683 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.072 | TNS=-572.584 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:35 ; elapsed = 00:05:30 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_10_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 640 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_11_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 640 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_12_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 640 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_7_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 640 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_8_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 640 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_9_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 640 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_24_26_i_4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 256 to 65 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_24_26_i_5_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 256 to 65 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_24_26_i_6_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 256 to 65 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_24_26_i_7_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 256 to 65 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_24_26_i_8_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 256 to 65 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_24_26_i_9_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 256 to 65 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: d4b7c6c2

Time (s): cpu = 00:08:35 ; elapsed = 00:05:30 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[8][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_4.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][0]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[2]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[19][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[7][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[283][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_16
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_0[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_61
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_189_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_189
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_241_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_241
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_60_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[219][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_8.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[15][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[18][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[12][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_46
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_242_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_242
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_190_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_190
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_124_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_124
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_217_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_217
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[60][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[16]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_5_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_63
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[23][0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[5]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[9][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_135_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_135
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_95_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_95
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_99_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_99
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_98
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_119
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[44][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_44
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_137_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_137
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[14][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_106
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_141_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_141
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_202_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_202
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_40
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[347][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_17
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_133_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_133
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_223_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_223
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[411][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_142
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_232
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_mode[2]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_121_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_121
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_215_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_215
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_197
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_4.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[10][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_112_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_112
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_42
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_36
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_145_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_145
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_236_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_236
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_58
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_269_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_269
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[17][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_193_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_193
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_235_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_235
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_245_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_245
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_138_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_138
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_233
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_271_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_271
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[13][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_108
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_41
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_115_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_115
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_210_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_210
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_43_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_43
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_62_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_62
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_128_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_128
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[28][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_216
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_111_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_111
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_103_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_103
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_198_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_198
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_214
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rt_index[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_146_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_146
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_118_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_118
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_213_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_213
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_207_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_207
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_208_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_208
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_96_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_96
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_140_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_140
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_110_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_110
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_194_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_194
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_148
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_131_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_131
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_53_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_0_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[11][0]_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_220_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_220
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_127_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_127
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_219_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_219
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_125_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_125
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_218_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_218
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_105_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_105
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_114_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_114
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_274_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_274
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rt_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_2_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_264_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_264
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_104_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_104
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr[31]_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr[31]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_206_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_206
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[27].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[28].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[29].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_162_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_162
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[91][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_1_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[31]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[28].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[29].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rt_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_3_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_130_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_130
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_221_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_221
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_155_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_155
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[20]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_1_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/opcode_reg_reg[20].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/mem_wr_data[23]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_201
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[19].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[21]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[20].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[22]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[23].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[25]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[27].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_153_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_153
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_102_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_102
INFO: [Physopt 32-661] Optimized 13 nets.  Re-placed 13 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 13 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.072 | TNS=-572.584 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 17b0d5ade

Time (s): cpu = 00:09:07 ; elapsed = 00:05:48 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_24/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_139/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_229/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_136/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_226/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_12/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[7][0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_101/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_38/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[283][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_16/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_61/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_189_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_189/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_36/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_94/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_151/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_60_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_60/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[219][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_24/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_22/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_93/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_100/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_122/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[12][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_46/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_19/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_242_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_242/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_190_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_190/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_124_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_124/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_217_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_217/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[60][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_48/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram2_reg_0_31_0_5_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_63/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_192/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_97/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_230/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_227/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[5]_i_1/O
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 9 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 9 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.072 | TNS=-572.584 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1839.605 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 1b02425e0

Time (s): cpu = 00:10:41 ; elapsed = 00:06:44 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1b02425e0

Time (s): cpu = 00:10:41 ; elapsed = 00:06:44 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.072 | TNS=-572.584 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_6_8/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica/Q
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.058 | TNS=-558.680 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.044 | TNS=-538.791 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_9_11/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.019 | TNS=-524.183 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_12_14/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.963 | TNS=-510.279 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_12_14/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.903 | TNS=-497.959 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-456.265 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-410.070 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.826 | TNS=-405.470 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_24_26/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.820 | TNS=-360.100 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.816 | TNS=-313.847 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.788 | TNS=-279.934 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_4_4/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_mode[2]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_mode[2]_i_3/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.783 | TNS=-264.263 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-246.839 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_12_14/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.739 | TNS=-235.659 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_0_2/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20_comp_7.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.622 | TNS=-213.213 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.583 | TNS=-186.438 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.563 | TNS=-165.111 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[27].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[29]
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]_0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_mode[2]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_mode[2]_i_3/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_mode[2]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.560 | TNS=-116.380 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[28].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[30]
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[31]_0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_1/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_1_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.526 | TNS=-112.204 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.499 | TNS=-111.689 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.499 | TNS=-111.201 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.489 | TNS=-110.713 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.456 | TNS=-110.236 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.419 | TNS=-111.153 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.409 | TNS=-110.981 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_replica/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.399 | TNS=-110.389 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.396 | TNS=-110.012 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.396 | TNS=-109.638 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.391 | TNS=-109.264 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-108.895 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_replica_comp
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-104.627 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.373 | TNS=-90.608 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.373 | TNS=-86.456 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.362 | TNS=-82.946 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.348 | TNS=-71.152 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.339 | TNS=-56.071 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.339 | TNS=-55.761 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.339 | TNS=-55.451 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.332 | TNS=-55.141 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.303 | TNS=-44.640 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_replica/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20_comp_8.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.281 | TNS=-40.465 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.267 | TNS=-38.497 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_function[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.265 | TNS=-30.373 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.265 | TNS=-30.152 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.265 | TNS=-29.931 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-29.710 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-29.491 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-29.286 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-29.088 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-28.890 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-25.604 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.215 | TNS=-25.420 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_5.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_2
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.201 | TNS=-18.773 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.201 | TNS=-18.636 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.201 | TNS=-18.499 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-18.362 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-18.242 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_0[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.194 | TNS=-18.122 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_replica_comp
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_replica_comp/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_comp_2.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.180 | TNS=-12.898 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_pause. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.155 | TNS=-12.718 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_31_31/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_19.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_31_31_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_19.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_31_31_i_4/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_31_31_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_31_31_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.150 | TNS=-12.243 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.142 | TNS=-10.733 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_15_17/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_comp_2.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.135 | TNS=-10.098 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23_comp_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23_comp_1/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.120 | TNS=-5.131 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_function[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-4.931 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_function[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.109 | TNS=-4.811 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.104 | TNS=-3.828 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_4.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_1
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.086 | TNS=-2.981 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-2.897 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_3
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.065 | TNS=-1.525 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23_comp_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23_comp_1/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_23_comp_2.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.058 | TNS=-0.791 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.035 | TNS=-0.305 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_1_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[31]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.159 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.024 | TNS=-0.035 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_15_17/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_0_in9_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_15_17_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.003 | TNS=-0.012 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[91][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[91][0]_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_13/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[91][0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_27_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_67_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 17ac4a9f8

Time (s): cpu = 00:12:30 ; elapsed = 00:07:50 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 33 Critical Path Optimization | Checksum: 17ac4a9f8

Time (s): cpu = 00:12:30 ; elapsed = 00:07:51 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 17ac4a9f8

Time (s): cpu = 00:12:31 ; elapsed = 00:07:51 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          3.397  |            3  |              0  |                     2  |           0  |           3  |  00:00:19  |
|  Single Cell Placement   |          0.040  |        116.324  |            0  |              0  |                   121  |           0  |           4  |  00:01:18  |
|  Multi Cell Placement    |          0.000  |         -0.543  |            0  |              0  |                     4  |           0  |           4  |  00:03:20  |
|  Rewire                  |          0.077  |        107.206  |            3  |              0  |                     6  |           0  |           3  |  00:00:36  |
|  Critical Cell           |          0.067  |         68.690  |           23  |              0  |                    12  |           0  |           3  |  00:01:04  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.550  |        604.687  |            0  |              0  |                    34  |           0  |           1  |  00:00:02  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path           |          1.072  |        572.584  |            1  |              0  |                    76  |           0  |           2  |  00:01:06  |
|  Total                   |          1.806  |       1472.345  |           30  |              0  |                   255  |           0  |          33  |  00:07:46  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1839.605 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1e4ad4091

Time (s): cpu = 00:12:31 ; elapsed = 00:07:52 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
2009 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:12:38 ; elapsed = 00:07:56 . Memory (MB): peak = 1839.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1839.605 ; gain = 0.000
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f9c29a27 ConstDB: 0 ShapeSum: 83f18fe7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16da70965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1839.605 ; gain = 0.000
Post Restoration Checksum: NetGraph: d891e905 NumContArr: 95152060 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16da70965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16da70965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1839.605 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16da70965

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1839.605 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16666797f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 1839.605 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.418  | TNS=0.000  | WHS=-0.239 | THS=-114.667|

Phase 2 Router Initialization | Checksum: 128597ae9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1839.605 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8627
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8627
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8ea8298a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 1839.793 ; gain = 0.188

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2586
 Number of Nodes with overlaps = 671
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.604 | TNS=-1692.412| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f94d03de

Time (s): cpu = 00:02:01 ; elapsed = 00:01:28 . Memory (MB): peak = 1840.797 ; gain = 1.191

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.853 | TNS=-2111.914| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 124d69679

Time (s): cpu = 00:02:20 ; elapsed = 00:01:42 . Memory (MB): peak = 1840.797 ; gain = 1.191
Phase 4 Rip-up And Reroute | Checksum: 124d69679

Time (s): cpu = 00:02:20 ; elapsed = 00:01:42 . Memory (MB): peak = 1840.797 ; gain = 1.191

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1c54f7243

Time (s): cpu = 00:02:22 ; elapsed = 00:01:44 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.591 | TNS=-1547.181| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 1c7ebc13b

Time (s): cpu = 00:02:23 ; elapsed = 00:01:44 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1459.767| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 1767fbde3

Time (s): cpu = 00:02:24 ; elapsed = 00:01:45 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1456.602| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 16a960f6e

Time (s): cpu = 00:02:26 ; elapsed = 00:01:47 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1451.708| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 216608ee4

Time (s): cpu = 00:02:27 ; elapsed = 00:01:47 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1451.708| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 15bd790b2

Time (s): cpu = 00:02:28 ; elapsed = 00:01:48 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1451.708| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 1886b013a

Time (s): cpu = 00:02:29 ; elapsed = 00:01:49 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1451.708| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 1f6894228

Time (s): cpu = 00:02:30 ; elapsed = 00:01:50 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1451.708| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: 1719294f4

Time (s): cpu = 00:02:31 ; elapsed = 00:01:50 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1451.708| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: 1b7d91c39

Time (s): cpu = 00:02:32 ; elapsed = 00:01:51 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1451.708| WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 1bb58bbe3

Time (s): cpu = 00:02:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1840.797 ; gain = 1.191
Phase 5.1 TNS Cleanup | Checksum: 1bb58bbe3

Time (s): cpu = 00:02:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1840.797 ; gain = 1.191

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bb58bbe3

Time (s): cpu = 00:02:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1840.797 ; gain = 1.191
Phase 5 Delay and Skew Optimization | Checksum: 1bb58bbe3

Time (s): cpu = 00:02:33 ; elapsed = 00:01:52 . Memory (MB): peak = 1840.797 ; gain = 1.191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21516a9fe

Time (s): cpu = 00:02:35 ; elapsed = 00:01:54 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1451.708| WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bb55533c

Time (s): cpu = 00:02:35 ; elapsed = 00:01:54 . Memory (MB): peak = 1840.797 ; gain = 1.191
Phase 6 Post Hold Fix | Checksum: 1bb55533c

Time (s): cpu = 00:02:35 ; elapsed = 00:01:54 . Memory (MB): peak = 1840.797 ; gain = 1.191

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1d84bd6c2

Time (s): cpu = 00:02:39 ; elapsed = 00:01:56 . Memory (MB): peak = 1840.797 ; gain = 1.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-1451.708| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1d84bd6c2

Time (s): cpu = 00:02:39 ; elapsed = 00:01:56 . Memory (MB): peak = 1840.797 ; gain = 1.191

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.69872 %
  Global Horizontal Routing Utilization  = 3.52738 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y43 -> INT_R_X41Y43
   INT_R_X41Y42 -> INT_R_X41Y42
   INT_L_X38Y41 -> INT_L_X38Y41
   INT_R_X39Y40 -> INT_R_X39Y40
   INT_R_X39Y39 -> INT_R_X39Y39

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 1d84bd6c2

Time (s): cpu = 00:02:39 ; elapsed = 00:01:57 . Memory (MB): peak = 1840.797 ; gain = 1.191

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d84bd6c2

Time (s): cpu = 00:02:39 ; elapsed = 00:01:57 . Memory (MB): peak = 1840.797 ; gain = 1.191

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1cd3b1aa8

Time (s): cpu = 00:02:41 ; elapsed = 00:01:58 . Memory (MB): peak = 1840.797 ; gain = 1.191

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1840.797 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.096. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 175d37fc3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1840.797 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 1cd3b1aa8

Time (s): cpu = 00:03:16 ; elapsed = 00:02:29 . Memory (MB): peak = 1840.797 ; gain = 1.191

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: b03bfdd9

Time (s): cpu = 00:03:23 ; elapsed = 00:02:37 . Memory (MB): peak = 1840.797 ; gain = 1.191
Post Restoration Checksum: NetGraph: 5e969c10 NumContArr: 9daace99 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: fc416aa9

Time (s): cpu = 00:03:24 ; elapsed = 00:02:37 . Memory (MB): peak = 1844.434 ; gain = 4.828

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: fc416aa9

Time (s): cpu = 00:03:24 ; elapsed = 00:02:37 . Memory (MB): peak = 1850.461 ; gain = 10.855

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 188cfe2c1

Time (s): cpu = 00:03:24 ; elapsed = 00:02:37 . Memory (MB): peak = 1850.461 ; gain = 10.855
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: a9abbf40

Time (s): cpu = 00:03:33 ; elapsed = 00:02:43 . Memory (MB): peak = 1869.285 ; gain = 29.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.096 | TNS=-1106.666| WHS=-0.239 | THS=-114.112|

Phase 13 Router Initialization | Checksum: cc2fee23

Time (s): cpu = 00:03:36 ; elapsed = 00:02:45 . Memory (MB): peak = 1881.965 ; gain = 42.359

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.67749 %
  Global Horizontal Routing Utilization  = 3.49856 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 217
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 76
  Number of Partially Routed Nets     = 141
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 146f0a6e5

Time (s): cpu = 00:03:37 ; elapsed = 00:02:46 . Memory (MB): peak = 1882.016 ; gain = 42.410
INFO: [Route 35-580] Design has 412 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                      design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[216][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[16][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[207][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[49][0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 820
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.108 | TNS=-2611.667| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 178c1a54c

Time (s): cpu = 00:04:08 ; elapsed = 00:03:09 . Memory (MB): peak = 1885.035 ; gain = 45.430

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 749
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.008 | TNS=-2549.452| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1424fb850

Time (s): cpu = 00:04:34 ; elapsed = 00:03:31 . Memory (MB): peak = 1885.035 ; gain = 45.430

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 754
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.949 | TNS=-2499.365| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 17117a0bf

Time (s): cpu = 00:05:00 ; elapsed = 00:03:52 . Memory (MB): peak = 1887.051 ; gain = 47.445

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 642
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.056 | TNS=-2670.925| WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 1e8161821

Time (s): cpu = 00:05:16 ; elapsed = 00:04:04 . Memory (MB): peak = 1887.051 ; gain = 47.445
Phase 15 Rip-up And Reroute | Checksum: 1e8161821

Time (s): cpu = 00:05:16 ; elapsed = 00:04:04 . Memory (MB): peak = 1887.051 ; gain = 47.445

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 13cc08ef6

Time (s): cpu = 00:05:17 ; elapsed = 00:04:06 . Memory (MB): peak = 1887.051 ; gain = 47.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.898 | TNS=-2345.562| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: e1cbf202

Time (s): cpu = 00:05:18 ; elapsed = 00:04:06 . Memory (MB): peak = 1887.051 ; gain = 47.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.884 | TNS=-2321.118| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 179213c23

Time (s): cpu = 00:05:19 ; elapsed = 00:04:07 . Memory (MB): peak = 1887.051 ; gain = 47.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.884 | TNS=-2320.303| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 15a49bc70

Time (s): cpu = 00:05:22 ; elapsed = 00:04:09 . Memory (MB): peak = 1887.051 ; gain = 47.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.883 | TNS=-2319.302| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: e80d0cf1

Time (s): cpu = 00:05:23 ; elapsed = 00:04:10 . Memory (MB): peak = 1887.051 ; gain = 47.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.883 | TNS=-2319.490| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: 11d643411

Time (s): cpu = 00:05:24 ; elapsed = 00:04:11 . Memory (MB): peak = 1887.051 ; gain = 47.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.883 | TNS=-2318.008| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 27e085ef6

Time (s): cpu = 00:05:25 ; elapsed = 00:04:12 . Memory (MB): peak = 1887.051 ; gain = 47.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.883 | TNS=-2315.239| WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: 2616accf0

Time (s): cpu = 00:05:25 ; elapsed = 00:04:12 . Memory (MB): peak = 1887.051 ; gain = 47.445
Phase 16.1 TNS Cleanup | Checksum: 2616accf0

Time (s): cpu = 00:05:25 ; elapsed = 00:04:12 . Memory (MB): peak = 1887.051 ; gain = 47.445

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 2616accf0

Time (s): cpu = 00:05:25 ; elapsed = 00:04:12 . Memory (MB): peak = 1887.051 ; gain = 47.445
Phase 16 Delay and Skew Optimization | Checksum: 2616accf0

Time (s): cpu = 00:05:25 ; elapsed = 00:04:12 . Memory (MB): peak = 1887.051 ; gain = 47.445

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1daaec831

Time (s): cpu = 00:05:27 ; elapsed = 00:04:14 . Memory (MB): peak = 1887.051 ; gain = 47.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.883 | TNS=-2315.239| WHS=0.047  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1c8598aa3

Time (s): cpu = 00:05:27 ; elapsed = 00:04:14 . Memory (MB): peak = 1887.051 ; gain = 47.445
Phase 17 Post Hold Fix | Checksum: 1c8598aa3

Time (s): cpu = 00:05:27 ; elapsed = 00:04:14 . Memory (MB): peak = 1887.051 ; gain = 47.445

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 269dabb49

Time (s): cpu = 00:05:31 ; elapsed = 00:04:16 . Memory (MB): peak = 1887.051 ; gain = 47.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.883 | TNS=-2315.239| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 269dabb49

Time (s): cpu = 00:05:31 ; elapsed = 00:04:16 . Memory (MB): peak = 1887.051 ; gain = 47.445

Phase 19 Reset Design
INFO: [Route 35-307] 8631 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 2bff0aeb NumContArr: 2b0de36d Constraints: 0 Timing: ba015ff7
Phase 19 Reset Design | Checksum: 1110e4e4f

Time (s): cpu = 00:05:34 ; elapsed = 00:04:18 . Memory (MB): peak = 1887.051 ; gain = 47.445

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.541 | TNS=-1448.818| WHS=0.046  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: c68fbec1

Time (s): cpu = 00:05:41 ; elapsed = 00:04:22 . Memory (MB): peak = 1887.051 ; gain = 47.445
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:42 ; elapsed = 00:04:22 . Memory (MB): peak = 1887.051 ; gain = 47.445

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
2057 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:46 ; elapsed = 00:04:25 . Memory (MB): peak = 1887.051 ; gain = 47.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1887.051 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.051 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
2069 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.051 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1887.051 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.541 | TNS=-1448.819 | WHS=0.046 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15f254e51

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.051 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.541 | TNS=-1448.819 | WHS=0.046 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_27_29/DOA.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.505. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.444. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.427. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.331. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.329. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.295. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.234. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.217. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.197. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.176. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.119. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.107. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.086. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.084. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.071. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.016. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.010. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.993. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.987. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.966. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.895. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.883. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.876. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.874. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.847. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.806. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.786. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.769. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_2. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.769. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_2.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.763. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.752. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[21]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[21].
INFO: [Physopt 32-952] Improved path group WNS = -0.742. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[21].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.728. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.712. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[23]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.671. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.659. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/DOA.
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_7.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_3
INFO: [Physopt 32-952] Improved path group WNS = -0.582. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_out_data[18].
INFO: [Physopt 32-952] Improved path group WNS = -0.578. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_15_17/DOA.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.570. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/DOA.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_15.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.562. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_14_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[91][0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_29_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_73_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_169_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.538. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_14_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_15_n_0.
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[4].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_22
INFO: [Physopt 32-952] Improved path group WNS = -0.506. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.498. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/O.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/O0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_256_511_1_1_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.495. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.492. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0.
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_7.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_3
INFO: [Physopt 32-952] Improved path group WNS = -0.477. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.471. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_6.
INFO: [Physopt 32-952] Improved path group WNS = -0.453. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_10_n_0.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.409. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_168_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.407. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[219][0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[8][0]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.389. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[1]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[3]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.363. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.362. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_0[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.362. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[155][0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_58_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_146_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.326. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_2. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[19][0]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.311. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_5. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.310. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.
INFO: [Physopt 32-952] Improved path group WNS = -0.300. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0_repN_7.
INFO: [Physopt 32-952] Improved path group WNS = -0.300. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_245_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[5]_i_1_comp_4.
INFO: [Physopt 32-952] Improved path group WNS = -0.275. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.264. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.182. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.
INFO: [Physopt 32-952] Improved path group WNS = -0.150. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.147. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.
INFO: [Physopt 32-952] Improved path group WNS = -0.140. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_16_n_0.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.127. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.110. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_2. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_replica_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.015. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]_repN_2.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_2. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_2.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.010 | TNS=0.000 | WHS=0.022 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.010 | TNS=0.000 | WHS=0.022 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 15f254e51

Time (s): cpu = 00:09:03 ; elapsed = 00:06:42 . Memory (MB): peak = 2038.273 ; gain = 151.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2038.273 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.010 | TNS=0.000 | WHS=0.022 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          1.551  |       1448.819  |            0  |              0  |                    71  |           0  |           1  |  00:06:37  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2038.273 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 15f254e51

Time (s): cpu = 00:09:03 ; elapsed = 00:06:42 . Memory (MB): peak = 2038.273 ; gain = 151.223
INFO: [Common 17-83] Releasing license: Implementation
2261 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:09:04 ; elapsed = 00:06:44 . Memory (MB): peak = 2038.273 ; gain = 151.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2038.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2038.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file design_2_wrapper_timing_summary_postroute_physopted.rpt -pb design_2_wrapper_timing_summary_postroute_physopted.pb -rpx design_2_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_postroute_physopted.rpt -pb design_2_wrapper_bus_skew_postroute_physopted.pb -rpx design_2_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG is driven by another global buffer design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica is driven by another global buffer design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1 is driven by another global buffer design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2 is driven by another global buffer design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3. Remove non-muxed BUFG if it is not desired
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Xilinx/Projects/PDP_git/processor_design_project/fpga/zynq_fpga/zynq_fpga.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu May 28 17:21:09 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
2284 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2231.063 ; gain = 192.789
INFO: [Common 17-206] Exiting Vivado at Thu May 28 17:21:09 2020...
