{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1528053804824 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MyMIPS EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MyMIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528053804923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528053805024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528053805024 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528053806911 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528053809065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528053809065 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528053809065 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528053809158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528053809158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528053809158 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528053809158 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 60 " "No exact pin location assignment(s) for 60 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[0\] " "Pin PC_plus_4\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[0] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[1\] " "Pin PC_plus_4\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[1] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[2\] " "Pin PC_plus_4\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[2] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[3\] " "Pin PC_plus_4\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[3] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[4\] " "Pin PC_plus_4\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[4] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[5\] " "Pin PC_plus_4\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[5] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[6\] " "Pin PC_plus_4\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[6] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[7\] " "Pin PC_plus_4\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[7] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[8\] " "Pin PC_plus_4\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[8] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[9\] " "Pin PC_plus_4\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[9] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[10\] " "Pin PC_plus_4\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[10] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[11\] " "Pin PC_plus_4\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[11] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[12\] " "Pin PC_plus_4\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[12] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[13\] " "Pin PC_plus_4\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[13] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[14\] " "Pin PC_plus_4\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[14] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[15\] " "Pin PC_plus_4\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[15] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[16\] " "Pin PC_plus_4\[16\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[16] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[17\] " "Pin PC_plus_4\[17\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[17] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[18\] " "Pin PC_plus_4\[18\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[18] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[19\] " "Pin PC_plus_4\[19\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[19] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[20\] " "Pin PC_plus_4\[20\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[20] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[21\] " "Pin PC_plus_4\[21\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[21] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[22\] " "Pin PC_plus_4\[22\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[22] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[23\] " "Pin PC_plus_4\[23\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[23] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[24\] " "Pin PC_plus_4\[24\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[24] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[25\] " "Pin PC_plus_4\[25\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[25] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[26\] " "Pin PC_plus_4\[26\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[26] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[27\] " "Pin PC_plus_4\[27\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[27] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[28\] " "Pin PC_plus_4\[28\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[28] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_plus_4\[29\] " "Pin PC_plus_4\[29\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC_plus_4[29] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 12 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_plus_4[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[16] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[17] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[18] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[19] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[20] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[21] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[22] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[23] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[24] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[25] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[26] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[27] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[28] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "d:/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13/quartus/bin64/pin_planner.ppl" { PC[29] } } } { "../Verilog/adder.v" "" { Text "D:/git/MyMIPS/Verilog/adder.v" 11 0 0 } } { "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528053809672 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1528053809672 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MyMIPS.sdc " "Synopsys Design Constraints File file not found: 'MyMIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528053810723 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528053810749 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1528053810775 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1528053810777 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528053810783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528053810845 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528053810846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528053810850 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528053810853 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528053810855 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528053810863 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528053810864 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528053810866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528053810870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1528053810871 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528053810871 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 3.3V 30 30 0 " "Number of I/O pins in group: 60 (unused VREF, 3.3V VCCIO, 30 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1528053810890 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1528053810890 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1528053810890 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528053810894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528053810894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528053810894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528053810894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528053810894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528053810894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528053810894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528053810894 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1528053810894 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1528053810894 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528053810998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528053814231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528053814470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528053814541 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528053815058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528053815058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528053815178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/git/MyMIPS/Quartus II Synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528053818468 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528053818468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528053818634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528053818637 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1528053818637 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528053818637 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1528053818701 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528053818714 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[0\] 0 " "Pin \"PC_plus_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[1\] 0 " "Pin \"PC_plus_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[2\] 0 " "Pin \"PC_plus_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[3\] 0 " "Pin \"PC_plus_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[4\] 0 " "Pin \"PC_plus_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[5\] 0 " "Pin \"PC_plus_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[6\] 0 " "Pin \"PC_plus_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[7\] 0 " "Pin \"PC_plus_4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[8\] 0 " "Pin \"PC_plus_4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[9\] 0 " "Pin \"PC_plus_4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[10\] 0 " "Pin \"PC_plus_4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[11\] 0 " "Pin \"PC_plus_4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[12\] 0 " "Pin \"PC_plus_4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[13\] 0 " "Pin \"PC_plus_4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[14\] 0 " "Pin \"PC_plus_4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[15\] 0 " "Pin \"PC_plus_4\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[16\] 0 " "Pin \"PC_plus_4\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[17\] 0 " "Pin \"PC_plus_4\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[18\] 0 " "Pin \"PC_plus_4\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[19\] 0 " "Pin \"PC_plus_4\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[20\] 0 " "Pin \"PC_plus_4\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[21\] 0 " "Pin \"PC_plus_4\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[22\] 0 " "Pin \"PC_plus_4\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[23\] 0 " "Pin \"PC_plus_4\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[24\] 0 " "Pin \"PC_plus_4\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[25\] 0 " "Pin \"PC_plus_4\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[26\] 0 " "Pin \"PC_plus_4\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[27\] 0 " "Pin \"PC_plus_4\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[28\] 0 " "Pin \"PC_plus_4\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_plus_4\[29\] 0 " "Pin \"PC_plus_4\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528053818735 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1528053818735 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528053818954 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528053818972 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528053819140 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528053819913 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1528053820214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git/MyMIPS/Quartus II Synthesis/output_files/MyMIPS.fit.smsg " "Generated suppressed messages file D:/git/MyMIPS/Quartus II Synthesis/output_files/MyMIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528053820743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5088 " "Peak virtual memory: 5088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528053821353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 22:23:41 2018 " "Processing ended: Sun Jun 03 22:23:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528053821353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528053821353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528053821353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528053821353 ""}
