/**
 * \file
 * \brief BitField accessors for nevis_sys2_regmap_core
 *
 * Autogenerated with yoda-gen 1.6.1. Do not modify
 *
 * \copyright Copyright (c) 2024 Analog Devices, Inc. All Rights Reserved.
 * This software is proprietary to Analog Devices, Inc. and its licensors.
 */

 #ifndef __ADRV910X_BF_NEVIS_SYS2_REGMAP_CORE_H__
 #define __ADRV910X_BF_NEVIS_SYS2_REGMAP_CORE_H__

#include "adrv910x_bf_hal.h"



/**
 * This enables access for the stream processor, HSCI, and ARM to access to the register map along with the SPI. It will also switch the clock to the chip control registers over to the synchronous free-running reg_clk.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_AhbSpiBridgeEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x50), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * This enables access for the stream processor, HSCI, and ARM to access to the register map along with the SPI. It will also switch the clock to the chip control registers over to the synchronous free-running reg_clk.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_AhbSpiBridgeEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x50), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Disable bus response for all interfaces to the SPI arbiter
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArbDisableResp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x50), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Disable bus response for all interfaces to the SPI arbiter
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArbDisableResp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x50), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Number of reg_clk cycles to wait while reading (facilitates multicycle path). The read mux is timed to a 10ns max delay.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArbRdCount_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x59), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Number of reg_clk cycles to wait while reading (facilitates multicycle path). The read mux is timed to a 10ns max delay.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArbRdCount_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x59), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Number of reg_clk cycles to wait while reading (facilitates multicycle path). The read mux is timed to a 10ns max delay.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArbRdCountAnalog_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x5a), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Number of reg_clk cycles to wait while reading (facilitates multicycle path). The read mux is timed to a 10ns max delay.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArbRdCountAnalog_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x5a), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Pointer for address in memory to start execution on boot
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmBootAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x54), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x53), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x52), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x51), (value >> 0));

    return status;
}

/**
 * Pointer for address in memory to start execution on boot
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmBootAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x54), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x53), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x52), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x51), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit will force the chip general purpose interrupt. Intended to indicate any calibration error.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmCalibrationError_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4e), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Setting this bit will force the chip general purpose interrupt. Intended to indicate any calibration error.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmCalibrationError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Gater control for the AHB and ARM subsystem clock
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmClockEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4f), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Gater control for the AHB and ARM subsystem clock
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmClockEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Sets the frequency of the AHB and ARM subsystem clock as follows: 00 : HS_dig_clk / 4, 01 : HS_dig_clk / 8, 10 : HS_dig_clk / 16, 11 : HS_dig_clk / 32, Maximum 250 MHz
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmClockRate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4f), (value >> 0), 0x6, 0x1);

    return status;
}

/**
 * Sets the frequency of the AHB and ARM subsystem clock as follows: 00 : HS_dig_clk / 4, 01 : HS_dig_clk / 8, 10 : HS_dig_clk / 16, 11 : HS_dig_clk / 32, Maximum 250 MHz
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmClockRate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4f), &register_value, 0x6, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Status and error bits for commands 36 to 39. Arm Cmd Status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmCmdStatus_Get(void *const device,
    uint8_t (*value)[16])
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x11e), &register_value);
    (*value)[0] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x11d), &register_value);
    (*value)[1] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x11c), &register_value);
    (*value)[2] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x11b), &register_value);
    (*value)[3] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x11a), &register_value);
    (*value)[4] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x119), &register_value);
    (*value)[5] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x118), &register_value);
    (*value)[6] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x117), &register_value);
    (*value)[7] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x116), &register_value);
    (*value)[8] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x115), &register_value);
    (*value)[9] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x114), &register_value);
    (*value)[10] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x113), &register_value);
    (*value)[11] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x112), &register_value);
    (*value)[12] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x111), &register_value);
    (*value)[13] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x110), &register_value);
    (*value)[14] = register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x10f), &register_value);
    (*value)[15] = register_value;

    return status;
}

/**
 * Read only bit; This bit indicates that the ARM is busy (either it has not read an outstanding arm command, or it is loading up initial code). This bit clears when the ARM reads the command and payload, and when it is ready to accept a new ARM command.  A new command should be written to register 0xD30 only after checking that this bit is 0. Arm Command
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmCommand_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x109), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Read only bit; This bit indicates that the ARM is busy (either it has not read an outstanding arm command, or it is loading up initial code). This bit clears when the ARM reads the command and payload, and when it is ready to accept a new ARM command.  A new command should be written to register 0xD30 only after checking that this bit is 0. Arm Command
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmCommand_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x109), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Read only bit; This bit indicates that the ARM is busy (either it has not read an outstanding arm command, or it is loading up initial code). This bit clears when the ARM reads the command and payload, and when it is ready to accept a new ARM command.  A new command should be written to register 0xD30 only after checking that this bit is 0.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmCommandBusy_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x109), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit enables the ARM debug mode.  (This is in addition to setting the appropriate GPIO pins for ARM debug mode '- GPIO 3:0  = 0101)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDebugEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4d), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * Setting this bit enables the ARM debug mode.  (This is in addition to setting the appropriate GPIO pins for ARM debug mode '- GPIO 3:0  = 0101)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDebugEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4d), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This enables the capture of digital data to the SRAM in the following ways: a) Switches the SRAM clock from the AHB subsystem clock (arm_clk) to the trx_mem_clk, b) Switches the SRAM inputs to continually write according to the controller, c) Activates the controller in DP capture mode.The memories affected will be the last two data memories in the memory map. This mode must not be enabled at the same time as the driver mode.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpCaptureEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x70), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * This enables the capture of digital data to the SRAM in the following ways: a) Switches the SRAM clock from the AHB subsystem clock (arm_clk) to the trx_mem_clk, b) Switches the SRAM inputs to continually write according to the controller, c) Activates the controller in DP capture mode.The memories affected will be the last two data memories in the memory map. This mode must not be enabled at the same time as the driver mode.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpCaptureEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x70), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This causes the DP capture state machine to start the capture sequence regardless of the trigger mechanism
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpCaptureForce_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x70), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * This causes the DP capture state machine to start the capture sequence regardless of the trigger mechanism
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpCaptureForce_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x70), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This selects the data to feed to the SRAM according to the following selection:00 = The 16 bit RX ch1 samples (I and Q) which are also sent to the framer, not triggered automatically, 01 = The 14 bit TX samples (I and Q) which are also sent to the TXQEC engine, not triggered automatically, 10 = link 0 deframer deskewed lane data, triggered on the rise edge of SYNC~ , 11 = reserved. Note: On Talise first tapeout (2/2015) only setting 10 is available due to physical design restrictions.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpCaptureSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x70), (value >> 0), 0x6, 0x1);

    return status;
}

/**
 * This selects the data to feed to the SRAM according to the following selection:00 = The 16 bit RX ch1 samples (I and Q) which are also sent to the framer, not triggered automatically, 01 = The 14 bit TX samples (I and Q) which are also sent to the TXQEC engine, not triggered automatically, 10 = link 0 deframer deskewed lane data, triggered on the rise edge of SYNC~ , 11 = reserved. Note: On Talise first tapeout (2/2015) only setting 10 is available due to physical design restrictions.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpCaptureSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x70), &register_value, 0x6, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDriveCaptureSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x73), (value >> 0), 0x7, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDriveCaptureSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x73), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Capture mode: Sets the final SRAM location index to write to before stopping the data capture. A value of 0 will cause the counter to continuously wrap through all SRAM locations available for capturing data without stopping. Driver mode: Sets the final SRAM location index to read from before resetting.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDrvCounterLimit_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x6f), (value >> 8), 0x1f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x6e), (value >> 0));

    return status;
}

/**
 * Capture mode: Sets the final SRAM location index to write to before stopping the data capture. A value of 0 will cause the counter to continuously wrap through all SRAM locations available for capturing data without stopping. Driver mode: Sets the final SRAM location index to read from before resetting.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDrvCounterLimit_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x6f), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x6e), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This will reset the counter value in the DP driver state machine. This is useful in capture mode after the counter stops at the final value.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDrvCounterReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x70), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * This will reset the counter value in the DP driver state machine. This is useful in capture mode after the counter stops at the final value.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDrvCounterReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x70), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This will set the SRAM index to start driving or capturing from. When the counter is manually reset, the controller will take it back to this value. In driver mode, when the counter reaches its final value, it will reset to this value.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDrvCounterStart_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x72), (value >> 8), 0x1f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x71), (value >> 0));

    return status;
}

/**
 * This will set the SRAM index to start driving or capturing from. When the counter is manually reset, the controller will take it back to this value. In driver mode, when the counter reaches its final value, it will reset to this value.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDrvCounterStart_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x72), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x71), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * When set to 1, the DP driver will be activated in DAC driving mode (TX data). When set to 0, the DP driver will be activated in ADC driving mode (RX data). In ADC driving mode, I data comes from one SRAM while Q data comes from another. In DAC driving mode, the output of the SRAMs will be used one at a time. In DAC driving mode, the 32 bit SRAM output will be split into 16 bits for I and Q and then used instead of the JESD deframer output. in ADC driving mode, the first 20 bits of the 32 bit SRAM output will be used as 4 interleaved ADC codes
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDrvDacAdcbSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x70), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * When set to 1, the DP driver will be activated in DAC driving mode (TX data). When set to 0, the DP driver will be activated in ADC driving mode (RX data). In ADC driving mode, I data comes from one SRAM while Q data comes from another. In DAC driving mode, the output of the SRAMs will be used one at a time. In DAC driving mode, the 32 bit SRAM output will be split into 16 bits for I and Q and then used instead of the JESD deframer output. in ADC driving mode, the first 20 bits of the 32 bit SRAM output will be used as 4 interleaved ADC codes
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDrvDacAdcbSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x70), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This enables the driving of data from the SRAM to the datapath in the following ways: a) Switches the SRAM clock from the AHB subsystem clock (arm_clk) to the trx_mem_clk, b) Switches the SRAM inputs to continually read according to the controller, c) Activates the controller in DP driving mode. The memories affected will be the last two data memories in the memory map. This mode must not be enabled at the same time as the capture mode.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDrvEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x70), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * This enables the driving of data from the SRAM to the datapath in the following ways: a) Switches the SRAM clock from the AHB subsystem clock (arm_clk) to the trx_mem_clk, b) Switches the SRAM inputs to continually read according to the controller, c) Activates the controller in DP driving mode. The memories affected will be the last two data memories in the memory map. This mode must not be enabled at the same time as the capture mode.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmDpDrvEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x70), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This bit goes high when a watchdog timeout occurs. It remains high until a 1 is written to it . Thus is it write-1-to-clear. Watchdog timeout
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmError_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4d), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * This bit goes high when a watchdog timeout occurs. It remains high until a 1 is written to it . Thus is it write-1-to-clear. Watchdog timeout
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4d), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ARM command payload 2. All payloads should be written to before writing the ARM register 0xD30. Arm Ext Cmd Byte 1
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmExtCmdByte1_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x10a), (value >> 0));

    return status;
}

/**
 * ARM command payload 2. All payloads should be written to before writing the ARM register 0xD30. Arm Ext Cmd Byte 1
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmExtCmdByte1_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x10a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ARM command payload 2. All payloads should be written to before writing the ARM register 0xD30. Arm Ext Cmd Byte 2
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmExtCmdByte2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x10b), (value >> 0));

    return status;
}

/**
 * ARM command payload 2. All payloads should be written to before writing the ARM register 0xD30. Arm Ext Cmd Byte 2
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmExtCmdByte2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x10b), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ARM command payload 2. All payloads should be written to before writing the ARM register 0xD30. Arm Ext Cmd Byte 3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmExtCmdByte3_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x10c), (value >> 0));

    return status;
}

/**
 * ARM command payload 2. All payloads should be written to before writing the ARM register 0xD30. Arm Ext Cmd Byte 3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmExtCmdByte3_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x10c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ARM command payload 2. All payloads should be written to before writing the ARM register 0xD30. Arm Ext Cmd Byte 4
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmExtCmdByte4_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x10d), (value >> 0));

    return status;
}

/**
 * ARM command payload 2. All payloads should be written to before writing the ARM register 0xD30. Arm Ext Cmd Byte 4
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmExtCmdByte4_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x10d), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ARM command payload 2. All payloads should be written to before writing the ARM register 0xD30. Arm Ext Cmd Byte 5
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmExtCmdByte5_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x10e), (value >> 0));

    return status;
}

/**
 * ARM command payload 2. All payloads should be written to before writing the ARM register 0xD30. Arm Ext Cmd Byte 5
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmExtCmdByte5_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x10e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit holds the ARM and all QEC related logic in reset. Arm Force Reset
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmForceReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4f), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * Setting this bit holds the ARM and all QEC related logic in reset. Arm Force Reset
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmForceReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4f), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Slave index causing code bus fault
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmHrespCodeSlave_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x5b), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Slave index causing system bus fault
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmHrespSysSlave_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x5c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Controls JTAG port destination. 0=ARM, 1=MBIST
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmJtagSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Controls JTAG port destination. 0=ARM, 1=MBIST
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmJtagSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Once the ARM image is loaded into the instruction memory, setting this bit kickstarts the ARM to start reading and executing from the instruction memory.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmM3Run_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4d), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Once the ARM image is loaded into the instruction memory, setting this bit kickstarts the ARM to start reading and executing from the instruction memory.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmM3Run_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_ArmMonitorInterrupt_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4e), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_ArmMonitorInterrupt_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4e), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Stack pointer location
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmStackPtr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x58), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x57), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x56), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x55), (value >> 0));

    return status;
}

/**
 * Stack pointer location
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmStackPtr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x58), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x57), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x56), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x55), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit will force the chip general purpose interrupt. Intended to indicate any ARM based system error.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmSystemError_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4e), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Setting this bit will force the chip general purpose interrupt. Intended to indicate any ARM based system error.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ArmSystemError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4e), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Auto increment for bus address. Incremented by the size specified in bus_size on every transaction (read or write).
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_AutoIncr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x11f), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Auto increment for bus address. Incremented by the size specified in bus_size on every transaction (read or write).
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_AutoIncr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x11f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This register contains the number of SPI clock cycles to hold a read blockout which will prevent conflict from the HSCI accessing the first large read mux simultaneously with the SPI. This number will include the cycle which the SPI takes over the read address bus, which means a setting of 2 will provide one sclk cycle of blockout time before the SPI needs the read mux. Note: The ARM and stream processor use a separate read mux and will not be affected by this setting.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_BlockoutWindowSize_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x50), (value >> 0), 0x1e, 0x1);

    return status;
}

/**
 * This register contains the number of SPI clock cycles to hold a read blockout which will prevent conflict from the HSCI accessing the first large read mux simultaneously with the SPI. This number will include the cycle which the SPI takes over the read address bus, which means a setting of 2 will provide one sclk cycle of blockout time before the SPI needs the read mux. Note: The ARM and stream processor use a separate read mux and will not be affected by this setting.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_BlockoutWindowSize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x50), &register_value, 0x1e, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Address input for DMA. Only bits [16:2] are used in legacy mode. On writing this bitfield, a read will be performed for the specified bus_size. Data can then be read back any time.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_BusAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x120), (value >> 2));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x121), (value >> 10));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x122), (value >> 18));
    if (0 != status) return status;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x123), (value >> 26), 0x3f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x128), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * Address input for DMA. Only bits [16:2] are used in legacy mode. On writing this bitfield, a read will be performed for the specified bus_size. Data can then be read back any time.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_BusAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x123), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x122), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x121), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x120), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x128), &register_value, 0x3, 0x0);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Flag indicating bus error response. Write to clear.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_BusResponse_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x11f), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Flag indicating bus error response. Write to clear.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_BusResponse_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x11f), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Size of read/write. 0 = byte, 1 = half-word, 2 = full-word, 3 = invalid. Legacy mode overrides this to full-word reads and byte writes.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_BusSize_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x11f), (value >> 0), 0xc, 0x2);

    return status;
}

/**
 * Size of read/write. 0 = byte, 1 = half-word, 2 = full-word, 3 = invalid. Legacy mode overrides this to full-word reads and byte writes.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_BusSize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x11f), &register_value, 0xc, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Flag indicating bus is stalled.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_BusWaiting_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x11f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA Abort Flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaAbortFlag_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA AHB Error flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaAhbError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Block Base Offset Address
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaBlockBaseOffsetAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x11), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x12), (value >> 0));

    return status;
}

/**
 * Block Base Offset Address
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaBlockBaseOffsetAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x11), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x12), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * This is a debug signal. It indicates the current address being driven by DMA on the AHB Bus.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaCurrIndex_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x25), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x26), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x27), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x28), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Current Block Address
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaCurrentBlockAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x21), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x22), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x23), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x24), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Current Index Table Address
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaCurrentIndexAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x19), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1a), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1b), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Current Profile Address
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaCurrentProfileAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1d), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1e), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1f), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x20), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA End Of Transfer Flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaEndOfTransferFlag_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA Error Flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaErrorFlag_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Field Type Error flags: Bit 0: Profile Pointer fetched either in Index Table or in Block, Bit 1: Index Pointer fetched in Block-Transfer-Mode, or in Profile-Pointer-Table or in Block, Bit 2: Register entry fetched in Index Table, Bit 3: Both - END field and SKIP field flags are set. Bit4: Read-Modify-Write Instruction fetched in Index Table.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaFieldTypeError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA GENBUS Error flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaGenbusError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable DMA selected
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMainEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable DMA selected
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMainEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA Max Word Count Error flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMaxWordCountError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: Do not abort, 1: DMA Abort
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regAbort_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * 0: Do not abort, 1: DMA Abort
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regAbort_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: OneTime Event Based Index Mode, 1: Continuous Index Mode. This bit is ignored if spi_dma_config_index_mode=0.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regContinuousIndexMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x0), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 0: OneTime Event Based Index Mode, 1: Continuous Index Mode. This bit is ignored if spi_dma_config_index_mode=0.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regContinuousIndexMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x0), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regDeadCycleEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x15), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regDeadCycleEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x15), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regDeadCycleNum_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x15), (value >> 0), 0xfe, 0x1);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regDeadCycleNum_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x15), &register_value, 0xfe, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: Do not ignore NextTx/NextRx Match, 1: Ignore NextTx/NextRx Match
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regIgnoreTxrxMatch_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x0), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * 0: Do not ignore NextTx/NextRx Match, 1: Ignore NextTx/NextRx Match
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regIgnoreTxrxMatch_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x0), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: Block Transfer Mode, 1:Index Mode
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regIndexMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x0), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 0: Block Transfer Mode, 1:Index Mode
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regIndexMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x0), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Maximum Number of Words allowed per DMA transfer. (Reset value is 0xFF)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regMaxWordNum_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x13), (value >> 8), 0x1, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x14), (value >> 0));

    return status;
}

/**
 * Maximum Number of Words allowed per DMA transfer. (Reset value is 0xFF)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regMaxWordNum_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x13), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x14), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: Next Rx Profile Transfer (used only during Index Mode)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regNextRx_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 1: Next Rx Profile Transfer (used only during Index Mode)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regNextRx_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: Skip Next Profile Transfer (used only during Index Mode)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regNextSkip_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * 1: Skip Next Profile Transfer (used only during Index Mode)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regNextSkip_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: Next Tx Profile Transfer (used only during Index Mode)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regNextTx_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1: Next Tx Profile Transfer (used only during Index Mode)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regNextTx_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable packed mode
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regPackedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x3), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable packed mode
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regPackedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x3), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * status to be read when transfer is done to notify the number of access to the register map effectively done (valid & writable registers)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regPackedRegAccessCount_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x9), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x8), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Register start address in packed mode
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regPackedStartAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x5), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x4), (value >> 0));

    return status;
}

/**
 * Register start address in packed mode
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regPackedStartAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x5), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x4), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Size of the transfer in packed mode
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regPackedTransferSize_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7), (value >> 8), 0x3, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x6), (value >> 0));

    return status;
}

/**
 * Size of the transfer in packed mode
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regPackedTransferSize_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x6), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Configure compressed option in Packed mode : 1=Uncompressed (invalid & RO registers are present in memory), 0=Compressed (on valid and writable registers are present in memory)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regPackedUncompressedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x3), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Configure compressed option in Packed mode : 1=Uncompressed (invalid & RO registers are present in memory), 0=Compressed (on valid and writable registers are present in memory)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regPackedUncompressedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x3), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * REGMAP Offset for the register used in DMA Read-Modify-Write Instruction.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regRegmapOffsetAddr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0xa), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * REGMAP Offset for the register used in DMA Read-Modify-Write Instruction.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regRegmapOffsetAddr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xa), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: Do not Stop, 1: DMA Stop
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regStop_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 0: Do not Stop, 1: DMA Stop
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaMem2regStop_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA NextRx Mismatch Error flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaNextRxMismatchError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA NextTx Mismatch Error flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaNextTxMismatchError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memAlwaysWriteMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2a), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memAlwaysWriteMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2a), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memBlockMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2a), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memBlockMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memCompareMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x36), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memCompareMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x36), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memCompareStopCount_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x36), (value >> 0), 0x7e, 0x1);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memCompareStopCount_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x36), &register_value, 0x7e, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memDataFormat_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2a), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memDataFormat_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2a), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memDestAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x32), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x33), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x34), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x35), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memDestAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x32), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x33), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x34), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x35), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2b), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memLegacyMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4c), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memLegacyMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memMemToMemMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2a), (value >> 0), 0x40, 0x6);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memMemToMemMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2a), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Packed compressed mode : 0=compressed mode, 1=Uncompressed mode
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memPackedUncompressedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2a), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS) Packed compressed mode : 0=compressed mode, 1=Uncompressed mode
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memPackedUncompressedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2a), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memPauseResumeMiscompareMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x3d), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memPauseResumeMiscompareMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x3d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memResumeMiscompare_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x3d), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memResumeMiscompare_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x3d), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memSize_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x30), (value >> 8), 0x3, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x31), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memSize_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x30), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x31), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memSkipMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2a), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memSkipMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2a), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memSourceAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x2c), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x2d), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x2e), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x2f), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memSourceAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x2c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x2d), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x2e), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x2f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memUpdateMemMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2a), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memUpdateMemMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2a), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memUseRsvBitMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2a), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaReg2memUseRsvBitMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2a), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemAhbError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x44), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemBlockBaseOffsetAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x39), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x3a), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemBlockBaseOffsetAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x39), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x3a), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemCurrIndex_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x3f), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x40), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x41), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x42), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemEndOfTransferFlag_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x43), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemErrorFlag_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x43), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemFieldTypeError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x44), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemGenbusError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x44), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemLastInstInvalidError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x44), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemMiscompareAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x47), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x48), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemMiscompareCount_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x45), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemMiscompareData_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x46), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Status to be read when transfer is done to notify the number of register access dumped in the memory
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemPackedRegAccessCount_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4a), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x49), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemRegmapOffsetAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x3b), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x3c), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemRegmapOffsetAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x3b), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x3c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemState_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x3e), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemStatus_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x43), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Capture DMA status to local register to avoid timing violation
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemStatusCapture_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x2b), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS C0) Capture DMA status to local register to avoid timing violation
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemStatusCapture_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x2b), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemTableBaseOffsetAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x37), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x38), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_DmaRegToMemTableBaseOffsetAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x37), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x38), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Start Table Address
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaStartTableAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0xb), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0xc), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0xd), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0xe), (value >> 0));

    return status;
}

/**
 * Start Table Address
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaStartTableAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xb), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xc), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xd), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xe), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * This is a debug signal. This is the internal state-register of the DMA finite-state-machine.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaState_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x29), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * 3-bit Encoded Status of DMA. 000: Idle, 100: Done (without Error), 101: Done With Error, 110: Active, 111: Wait for Next
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaStatus_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Capture DMA status to local register to avoid timing violation
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaStatusCapture_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS C0) Capture DMA status to local register to avoid timing violation
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaStatusCapture_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Address increment in word : 0=+0, 1:+4, 2:+8, ...
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaStepDestination_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4b), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (NEVIS) Address increment in word : 0=+0, 1:+4, 2:+8, ...
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaStepDestination_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4b), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Address increment in word : 0=+0, 1:+4, 2:+8, ...
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaStepSource_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4b), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS) Address increment in word : 0=+0, 1:+4, 2:+8, ...
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaStepSource_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4b), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA Stop Flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaStopFlag_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Profile Table Base Offset Address
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaTableBaseOffsetAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0xf), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x10), (value >> 0));

    return status;
}

/**
 * Profile Table Base Offset Address
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaTableBaseOffsetAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xf), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x10), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA Unexpected NextRx Error flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaUnexpectedNextRxError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA Unexpected NextSkip Error flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaUnexpectedNextSkipError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * DMA Unexpected NextTx Error flag
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_DmaUnexpectedNextTxError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Number of parity errors accumulated
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccDataParityCount_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x60), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Parity error flag (write to clear)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccDataParityError_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x5e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Parity error flag (write to clear)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccDataParityError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x5e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Input data of parity calculation (ram read data)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccDataParityIn_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x65), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x64), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x63), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x62), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Index of bank causing error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccDataParityIndex_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x5e), &register_value, 0xe, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Output data of parity calculation
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccDataParityOut_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x61), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Tag of memory address causing error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccDataParityTag_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x5e), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x5f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Do not correct parity errors
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccDisable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x5d), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Do not correct parity errors
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccDisable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x5d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Set to interrupt on all parity errors (even correctable ones). Clear to interrupt only for uncorrectable (double bit) errors.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccIrqSensitivity_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x5d), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Set to interrupt on all parity errors (even correctable ones). Clear to interrupt only for uncorrectable (double bit) errors.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccIrqSensitivity_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x5d), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Number of parity errors accumulated
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccProgParityCount_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x68), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Parity error flag (write to clear)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccProgParityError_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x66), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Parity error flag (write to clear)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccProgParityError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x66), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Input data of parity calculation (ram read data)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccProgParityIn_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x6d), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x6c), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x6b), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x6a), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Index of bank causing error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccProgParityIndex_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x66), &register_value, 0xe, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Output data of parity calculation
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccProgParityOut_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x69), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Tag of memory address causing error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EccProgParityTag_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x66), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x67), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_EndSyncKeyMatchIdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x13f), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x13e), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_EndSyncKeyMatchIdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x13f), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x13e), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_EndSyncKeyMatchQdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x141), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x140), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_EndSyncKeyMatchQdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x141), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x140), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Mask Start event scheduler 1 : 0=Unmasked, 1=Masked
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EvSched1Mask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x135), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Mask Start event scheduler 1 : 0=Unmasked, 1=Masked
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EvSched1Mask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x135), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Mask Start event scheduler 2 : 0=Unmasked, 1=Masked
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EvSched2Mask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x135), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Mask Start event scheduler 2 : 0=Unmasked, 1=Masked
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EvSched2Mask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x135), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Mask Start event scheduler 3 : 0=Unmasked, 1=Masked
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EvSched3Mask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x135), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Mask Start event scheduler 3 : 0=Unmasked, 1=Masked
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EvSched3Mask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x135), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Start all Event schedulers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EvSchedStart_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x134), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Start all Event schedulers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EvSchedStart_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x134), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Delay Start of the event logger (in HCLK cycles)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerDelayEnable_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x150), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x14f), (value >> 0));

    return status;
}

/**
 * (NEVIS) Delay Start of the event logger (in HCLK cycles)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerDelayEnable_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x150), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x14f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Mask direct input probes : 0=Unmasked, 1=Masked
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerDirectProbeMask_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x162), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x161), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x160), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x15f), (value >> 0));

    return status;
}

/**
 * (NEVIS) Mask direct input probes : 0=Unmasked, 1=Masked
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerDirectProbeMask_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x162), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x161), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x160), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x15f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable event logger
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14a), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable event logger
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the enable of the event logger
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerEnableSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14a), (value >> 0), 0x6, 0x1);

    return status;
}

/**
 * (NEVIS) Select the enable of the event logger
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerEnableSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14a), &register_value, 0x6, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Event logger Fifo empty status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoEmpty_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16b), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) FIFO Empty threshold
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoEmptyThreshold_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14d), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * (NEVIS) FIFO Empty threshold
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoEmptyThreshold_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14d), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Event logger Fifo full status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoFull_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16b), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Event Logger FIFO full status clear
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoFullClr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14c), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Event Logger FIFO full status clear
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoFullClr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14c), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) FIFO Full threshold
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoFullThreshold_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14e), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * (NEVIS) FIFO Full threshold
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoFullThreshold_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14e), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Event Logger FIFO clear Read pointer
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoRdClr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14c), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Event Logger FIFO clear Read pointer
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoRdClr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14c), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Event Logger FIFO clear Write pointer
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoWrClr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14c), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Event Logger FIFO clear Write pointer
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerFifoWrClr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Mask indirect input probes
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerIndirectProbeMask_Set(void *const device,
    const uint64_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x16a), (value >> 56));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x169), (value >> 48));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x168), (value >> 40));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x167), (value >> 32));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x166), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x165), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x164), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x163), (value >> 0));

    return status;
}

/**
 * (NEVIS) Mask indirect input probes
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerIndirectProbeMask_Get(void *const device,
    uint64_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x16a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x169), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x168), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x167), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x166), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x165), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x164), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x163), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Maximum Memory Transfer size
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerMemMaxWords_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x15e), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x15d), (value >> 0));

    return status;
}

/**
 * (NEVIS) Maximum Memory Transfer size
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerMemMaxWords_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x15e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x15d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Start Address in Memory
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerMemStartAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x15c), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x15b), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x15a), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x159), (value >> 0));

    return status;
}

/**
 * (NEVIS) Start Address in Memory
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerMemStartAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x15c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x15b), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x15a), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x159), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Memory Transaction Counter status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerMemXferCnt_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x16d), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x16c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Trigger Read of the Transaction counter status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerMemXferCntRead_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14a), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS) Trigger Read of the Transaction counter status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerMemXferCntRead_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14a), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Event logger Memory transfer error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerMemXferError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16b), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the Event scheduler destination mode : 0=Memory, 1=SSI interface
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerModeSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14a), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) Select the Event scheduler destination mode : 0=Memory, 1=SSI interface
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerModeSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14a), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Applicable if mode_sel=1 : 1=Use RX1 WB SSI clock, 0=Use RX_NB NB SSI clock
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerRxSsiSourceClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14a), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Applicable if mode_sel=1 : 1=Use RX1 WB SSI clock, 0=Use RX_NB NB SSI clock
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerRxSsiSourceClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14a), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Event logger state machine status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerState_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16b), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) SYNC Word detection
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerSyncWord_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x158), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x157), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x156), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x155), (value >> 0));

    return status;
}

/**
 * (NEVIS) SYNC Word detection
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerSyncWord_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x158), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x157), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x156), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x155), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Max timer counter between 2 transitions
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerTimerCntOverflow_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x154), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x153), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x152), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x151), (value >> 0));

    return status;
}

/**
 * (NEVIS) Max timer counter between 2 transitions
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerTimerCntOverflow_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x154), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x153), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x152), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x151), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Event logger Overflow Error status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_EventLoggerTimerOverflowError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on ARM System master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmCodeErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x75), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmCodeErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x79), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmCodeErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x79), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmCodeErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xc5), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xc4), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xc3), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xc2), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmCodeErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xc6), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmCodeErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xc6), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on ARM Code master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmSystemErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x75), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmSystemErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x79), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmSystemErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x79), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmSystemErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xca), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xc9), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xc8), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xc7), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmSystemErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xcb), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterArmSystemErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xcb), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on TX memory to fifo master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma0ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x76), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma0ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7a), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma0ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma0ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xcf), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xce), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xcd), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xcc), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma0ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xd0), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma0ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xd0), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on TX memory to fifo master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma1ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x76), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma1ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7a), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma1ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7a), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma1ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xd4), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xd3), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xd2), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xd1), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma1ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xd5), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDma1ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xd5), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on DMA Memory to Register master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaM2rErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x74), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaM2rErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x78), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaM2rErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x78), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaM2rErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x93), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x92), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x91), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x90), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaM2rErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x94), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaM2rErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x94), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on DMA Register to Memory master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaR2mErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x74), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaR2mErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x78), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaR2mErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x78), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaR2mErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x98), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x97), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x96), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x95), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaR2mErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x99), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterDmaR2mErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x99), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on SPI master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched1ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x74), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched1ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x78), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched1ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x78), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched1ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x84), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x83), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x82), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x81), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched1ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x85), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched1ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x85), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on SPI master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched2ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x74), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched2ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x78), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched2ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x78), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched2ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x89), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x88), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x87), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x86), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched2ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x8a), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched2ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x8a), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on SPI master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched3ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x74), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched3ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x78), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched3ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x78), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched3ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x8e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x8d), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x8c), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x8b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched3ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x8f), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterEvSched3ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x8f), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on PU M1 master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M1ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x77), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M1ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7b), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M1ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7b), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M1ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xf7), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xf6), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xf5), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xf4), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M1ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xf8), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M1ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xf8), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on PU M2 master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M2ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x77), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M2ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7b), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M2ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7b), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M2ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xfc), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xfb), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xfa), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xf9), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M2ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xfd), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M2ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xfd), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on PU M3 master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M3ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x77), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M3ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7b), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M3ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7b), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M3ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x101), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x100), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xff), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xfe), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M3ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x102), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M3ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x102), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on PU M4 master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M4ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x77), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M4ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7b), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M4ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7b), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M4ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x106), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x105), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x104), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x103), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M4ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x107), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2M4ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x107), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on PU MI master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2MiErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x77), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2MiErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7b), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2MiErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2MiErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xf2), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xf1), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xf0), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xef), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2MiErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xf3), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPu2MiErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xf3), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on PU M1 master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM1ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x76), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM1ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7a), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM1ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7a), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM1ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xde), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xdd), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xdc), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xdb), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM1ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xdf), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM1ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xdf), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on PU M2 master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM2ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x76), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM2ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7a), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM2ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7a), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM2ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xe3), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xe2), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xe1), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xe0), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM2ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xe4), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM2ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xe4), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on PU M3 master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM3ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x76), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM3ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7a), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM3ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7a), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM3ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xe8), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xe7), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xe6), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xe5), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM3ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xe9), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM3ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xe9), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on PU M4 master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM4ErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x76), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM4ErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7a), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM4ErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7a), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM4ErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xed), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xec), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xeb), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xea), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM4ErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xee), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuM4ErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xee), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on PU Instruction master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuMiErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x76), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuMiErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x7a), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuMiErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x7a), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuMiErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xd9), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xd8), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xd7), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xd6), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuMiErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xda), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterPuMiErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xda), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on RX1 Fifo to memory master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Fifo2memErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x74), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Fifo2memErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x78), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Fifo2memErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x78), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Fifo2memErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x9d), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x9c), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x9b), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x9a), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Fifo2memErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x9e), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Fifo2memErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x9e), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on RX1 memory to fifo master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Mem2fifoErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x74), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Mem2fifoErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x78), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Mem2fifoErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x78), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Mem2fifoErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xa2), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xa1), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xa0), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x9f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Mem2fifoErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xa3), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRx1Mem2fifoErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xa3), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on RX_NB Fifo to memory master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp1Fifo2memErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x75), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp1Fifo2memErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x79), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp1Fifo2memErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x79), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp1Fifo2memErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xa7), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xa6), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xa5), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xa4), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp1Fifo2memErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xa8), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp1Fifo2memErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xa8), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on RX_NB Fifo to memory master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp2Fifo2memErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x75), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp2Fifo2memErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x79), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp2Fifo2memErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x79), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp2Fifo2memErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xac), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xab), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xaa), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xa9), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp2Fifo2memErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xad), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbDp2Fifo2memErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xad), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on RX_NB memory to fifo master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbMem2fifoErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x75), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbMem2fifoErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x79), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbMem2fifoErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x79), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbMem2fifoErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xb1), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xb0), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xaf), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xae), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbMem2fifoErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xb2), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterRxnbMem2fifoErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xb2), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on SPI master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterSpiErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x74), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterSpiErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x78), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterSpiErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x78), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterSpiErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x7f), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x7e), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x7d), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x7c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterSpiErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x80), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterSpiErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x80), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on TX Fifo to memory master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxFifo2memErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x75), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxFifo2memErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x79), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxFifo2memErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x79), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxFifo2memErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xb6), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xb5), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xb4), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xb3), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxFifo2memErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xb7), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxFifo2memErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xb7), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on TX memory to fifo master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxLvdsCodeErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x75), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxLvdsCodeErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x79), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxLvdsCodeErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x79), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxLvdsCodeErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xc0), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xbf), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xbe), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xbd), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxLvdsCodeErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xc1), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxLvdsCodeErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xc1), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fabric reported an error on TX memory to fifo master transaction
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxMem2fifoErrorSignal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x75), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxMem2fifoErrorSignalClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x79), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Clear Error Report Info from master (ASyncCleared)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxMem2fifoErrorSignalClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x79), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the address of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxMem2fifoErrorSlaveHaddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xbb), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xba), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xb9), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0xb8), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the size of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxMem2fifoErrorSlaveHsize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xbc), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * In case of fabric Error on master, the fabric reports the type of the slave that created this error
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricMasterTxMem2fifoErrorSlaveHwrite_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0xbc), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Fabric Priority Scheme : Round robin or Highest priority
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricSchemeSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x108), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Select Fabric Priority Scheme : Round robin or Highest priority
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_FabricSchemeSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x108), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit will force the chip general purpose interrupt.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ForceGpInterrupt_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Setting this bit will force the chip general purpose interrupt.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ForceGpInterrupt_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_GpioEventLoggerEnableMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14b), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_GpioEventLoggerEnableMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14b), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_GpioEventLoggerEnablePinSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x14b), (value >> 0), 0x1f, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_GpioEventLoggerEnablePinSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x14b), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit enables the GPIO Telemetry mode.  (This is in addition to setting appropriate bit in ARM register)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_GpioTelemetryEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4d), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Setting this bit enables the GPIO Telemetry mode.  (This is in addition to setting appropriate bit in ARM register)
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_GpioTelemetryEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4d), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Configure PS2 ARM JTAG device id
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_JtagDeviceId_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1c2), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1c1), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1c0), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1bf), (value >> 0));

    return status;
}

/**
 * (NEVIS_B0) Configure PS2 ARM JTAG device id
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_JtagDeviceId_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c2), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c1), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c0), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1bf), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Uses style of DMA access from Mykonos and previous projects. Only SRAM is accessible.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_LegacyMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x11f), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Uses style of DMA access from Mykonos and previous projects. Only SRAM is accessible.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_LegacyMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x11f), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit will mask all bus errors from the memory to the ARM '- this includes parity errors, key mismatch errors etc. (Thus a parity error will not generate a hard fault in the ARM). It is recommended to have the error mask setting on while loading program code into the instruction memories. Mem Hresp Mask
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_MemHrespMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x4d), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Setting this bit will mask all bus errors from the memory to the ARM '- this includes parity errors, key mismatch errors etc. (Thus a parity error will not generate a hard fault in the ARM). It is recommended to have the error mask setting on while loading program code into the instruction memories. Mem Hresp Mask
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_MemHrespMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x4d), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Data input/output for DMA. Writing this register causes a bus write transaction to take place. In legacy mode, any byte written will cause that byte to be written to the bus. In non-legacy mode, only writing byte 0 will cause a write transaction for the size specified in bus_size. Reading byte 3 of this register in legacy mode with rd_wrb set will cause new data to be populated. Reading byte 0 of this register in non-legacy mode with rd_wrb set will cause new data to be populated.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_MemWriteData_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x127), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x126), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x125), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x124), (value >> 0));

    return status;
}

/**
 * Data input/output for DMA. Writing this register causes a bus write transaction to take place. In legacy mode, any byte written will cause that byte to be written to the bus. In non-legacy mode, only writing byte 0 will cause a write transaction for the size specified in bus_size. Reading byte 3 of this register in legacy mode with rd_wrb set will cause new data to be populated. Reading byte 0 of this register in non-legacy mode with rd_wrb set will cause new data to be populated.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_MemWriteData_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x127), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x126), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x125), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x124), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) PU Start : 1bit per program
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1bd), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1bc), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1bb), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1ba), (value >> 0));

    return status;
}

/**
 * (NEVIS) PU Start : 1bit per program
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1bd), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1bc), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1bb), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1ba), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart0SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1aa), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart0SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1aa), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart10SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1af), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart10SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1af), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart11SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1af), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart11SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1af), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart12SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b0), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart12SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b0), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart13SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b0), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart13SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b0), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart14SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b1), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart14SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b1), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart15SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b1), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart15SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b1), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart16SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b2), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart16SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b2), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart17SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b2), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart17SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b2), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart18SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b3), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart18SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b3), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart19SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b3), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart19SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b3), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart1SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1aa), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart1SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1aa), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart20SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b4), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart20SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b4), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart21SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b4), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart21SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b4), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart22SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b5), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart22SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b5), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart23SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b5), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart23SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b5), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart24SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b6), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart24SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b6), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart25SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b6), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart25SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b6), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart26SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b7), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart26SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b7), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart27SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b7), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart27SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b7), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart28SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b8), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart28SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b8), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart29SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b8), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart29SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b8), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart2SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1ab), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart2SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1ab), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart30SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b9), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart30SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b9), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart31SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1b9), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart31SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1b9), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart3SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1ab), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart3SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1ab), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart4SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1ac), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart4SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1ac), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart5SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1ac), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart5SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1ac), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart6SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1ad), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart6SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1ad), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart7SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1ad), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart7SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1ad), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart8SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1ae), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart8SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1ae), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart9SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1ae), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2SeqStart9SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1ae), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) PU Start : 1bit per program
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1a9), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1a8), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1a7), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1a6), (value >> 0));

    return status;
}

/**
 * (NEVIS) PU Start : 1bit per program
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1a9), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1a8), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1a7), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1a6), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start0SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x196), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start0SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x196), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start10SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19b), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start10SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19b), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start11SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19b), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start11SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19b), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start12SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19c), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start12SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19c), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start13SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19c), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start13SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19c), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start14SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19d), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start14SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19d), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start15SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19d), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start15SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19d), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start16SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19e), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start16SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19e), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start17SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19e), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start17SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19e), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start18SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19f), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start18SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19f), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start19SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19f), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start19SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19f), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start1SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x196), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start1SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x196), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start20SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a0), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start20SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a0), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start21SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a0), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start21SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a0), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start22SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a1), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start22SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a1), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start23SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a1), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start23SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a1), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start24SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a2), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start24SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a2), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start25SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a2), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start25SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a2), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start26SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a3), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start26SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a3), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start27SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a3), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start27SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a3), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start28SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a4), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start28SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a4), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start29SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a4), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start29SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a4), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start2SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x197), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start2SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x197), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start30SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a5), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start30SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a5), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start31SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1a5), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start31SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1a5), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start3SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x197), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start3SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x197), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start4SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x198), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start4SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x198), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start5SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x198), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start5SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x198), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start6SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x199), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start6SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x199), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start7SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x199), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start7SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x199), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start8SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19a), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start8SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19a), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start9SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x19a), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Pu2Start9SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x19a), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) PU Start : 1bit per program
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x195), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x194), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x193), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x192), (value >> 0));

    return status;
}

/**
 * (NEVIS) PU Start : 1bit per program
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x195), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x194), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x193), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x192), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart0SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x182), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart0SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x182), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart10SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x187), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart10SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x187), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart11SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x187), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart11SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x187), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart12SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x188), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart12SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x188), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart13SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x188), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart13SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x188), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart14SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x189), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart14SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x189), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart15SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x189), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart15SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x189), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart16SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18a), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart16SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18a), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart17SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18a), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart17SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18a), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart18SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18b), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart18SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18b), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart19SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18b), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart19SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18b), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart1SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x182), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart1SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x182), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart20SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18c), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart20SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18c), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart21SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18c), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart21SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18c), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart22SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18d), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart22SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18d), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart23SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18d), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart23SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18d), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart24SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18e), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart24SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18e), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart25SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18e), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart25SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18e), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart26SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18f), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart26SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18f), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart27SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x18f), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart27SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x18f), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart28SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x190), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart28SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x190), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart29SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x190), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart29SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x190), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart2SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x183), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart2SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x183), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart30SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x191), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart30SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x191), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart31SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x191), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart31SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x191), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart3SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x183), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart3SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x183), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart4SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x184), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart4SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x184), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart5SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x184), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart5SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x184), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart6SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x185), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart6SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x185), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart7SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x185), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart7SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x185), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart8SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x186), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart8SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x186), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart9SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x186), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuSeqStart9SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x186), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) PU Start : 1bit per program
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x181), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x180), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x17f), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x17e), (value >> 0));

    return status;
}

/**
 * (NEVIS) PU Start : 1bit per program
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x181), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x180), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x17f), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x17e), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart0SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x16e), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart0SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16e), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart10SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x173), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart10SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x173), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart11SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x173), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart11SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x173), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart12SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x174), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart12SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x174), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart13SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x174), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart13SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x174), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart14SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x175), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart14SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x175), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart15SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x175), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart15SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x175), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart16SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x176), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart16SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x176), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart17SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x176), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart17SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x176), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart18SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x177), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart18SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x177), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart19SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x177), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart19SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x177), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart1SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x16e), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart1SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16e), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart20SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x178), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart20SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x178), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart21SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x178), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart21SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x178), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart22SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x179), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart22SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x179), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart23SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x179), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart23SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x179), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart24SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x17a), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart24SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17a), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart25SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x17a), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart25SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17a), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart26SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x17b), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart26SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17b), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart27SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x17b), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart27SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17b), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart28SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x17c), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart28SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17c), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart29SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x17c), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart29SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17c), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart2SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x16f), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart2SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16f), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart30SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x17d), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart30SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17d), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart31SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x17d), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart31SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x17d), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart3SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x16f), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart3SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x16f), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart4SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x170), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart4SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x170), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart5SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x170), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart5SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x170), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart6SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x171), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart6SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x171), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart7SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x171), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart7SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x171), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart8SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x172), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart8SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x172), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart9SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x172), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (NEVIS) Select Source for Start PU : 0=from SPI, 1=From Event_sched1, 2=from event sched2, 3=from event sched3
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_PuStart9SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x172), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_RamArmAddrUpdate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1cb), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_RamArmAddrUpdate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1cb), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Pointer for address in memory to start execution on boot
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_RamArmBootAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1c6), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1c5), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1c4), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1c3), (value >> 0));

    return status;
}

/**
 * Pointer for address in memory to start execution on boot
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_RamArmBootAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c6), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c5), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c4), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c3), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Stack pointer location
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_RamArmStackPtr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1ca), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1c9), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1c8), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x1c7), (value >> 0));

    return status;
}

/**
 * Stack pointer location
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_RamArmStackPtr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1ca), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c9), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c8), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x1c7), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1 = read, 0 = write
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_RdWrb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x11f), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * 1 = read, 0 = write
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_RdWrb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x11f), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Many delay settings in the device use a resolution of 1LSB/s. For that to be correct, this register must be programmed with the number of reference clock cycles per s minus 1. Reference clock is device clock divided by dig_dev_clk_divide_ratio.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ReferenceClockCycles_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x12a), (value >> 0));

    return status;
}

/**
 * Many delay settings in the device use a resolution of 1LSB/s. For that to be correct, this register must be programmed with the number of reference clock cycles per s minus 1. Reference clock is device clock divided by dig_dev_clk_divide_ratio.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_ReferenceClockCycles_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x12a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Used during SPI-to-AHB byte access in Streaming mode, Repeat the same byte over the 4 bytes
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_RepeatByteMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x128), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Used during SPI-to-AHB byte access in Streaming mode, Repeat the same byte over the 4 bytes
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_RepeatByteMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x128), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) select the data source for RX1 From-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Rx1FrommemDmaDataSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1cc), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (NEVIS C0) select the data source for RX1 From-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Rx1FrommemDmaDataSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1cc), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) select the data source for RX1 To-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Rx1TomemDmaDataSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1cc), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS C0) select the data source for RX1 To-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Rx1TomemDmaDataSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1cc), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) select the data source for RX2 From-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Rx2FrommemDmaDataSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1cd), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (NEVIS C0) select the data source for RX2 From-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Rx2FrommemDmaDataSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1cd), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) select the data source for RX2 To-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Rx2TomemDmaDataSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1cd), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS C0) select the data source for RX2 To-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Rx2TomemDmaDataSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1cd), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit enables the FIFO in the SPI arbiter block which captures write transaction data from the SPI to be read back from the ARM.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_SnooperEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x50), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * Setting this bit enables the FIFO in the SPI arbiter block which captures write transaction data from the SPI to be read back from the ARM.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_SnooperEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x50), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Control delay enable from CORR_FIFO
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sp1CorrFifoDelayedEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1be), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Control delay enable from CORR_FIFO
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sp1CorrFifoDelayedEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1be), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_SpiReadDataLegacyDisable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x129), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_SpiReadDataLegacyDisable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x129), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_StartSyncKeyMatchIdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x137), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x136), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_StartSyncKeyMatchIdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x137), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x136), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_StartSyncKeyMatchQdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x139), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x138), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_StartSyncKeyMatchQdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x139), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x138), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_StopSyncKeyMatchIdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x13b), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x13a), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_StopSyncKeyMatchIdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x13b), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x13a), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_StopSyncKeyMatchQdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x13d), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x13c), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NevisSys2RegmapCore_StopSyncKeyMatchQdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x13d), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x13c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Extended to 12 bits
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_SwInterrupt_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x12f), (value >> 4));
    if (0 != status) return status;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x12e), (value >> 3), 0x1, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x12d), (value >> 2), 0x1, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x12c), (value >> 1), 0x1, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x12b), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Extended to 12 bits
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_SwInterrupt_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x12f), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x12e), &register_value, 0x1, 0x0);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x12d), &register_value, 0x1, 0x0);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x12c), &register_value, 0x1, 0x0);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x12b), &register_value, 0x1, 0x0);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1ReadEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x132), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1ReadEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x132), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1ReadTimeoutEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x132), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1ReadTimeoutEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x132), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1ReadTimeoutVal_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x133), (value >> 0));

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1ReadTimeoutVal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x133), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1WriteEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x130), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1WriteEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x130), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1WriteTimeoutEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x130), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1WriteTimeoutEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x130), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1WriteTimeoutVal_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x131), (value >> 0));

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write Interface Configuration registers
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Sys2Ahb2ToAhb1WriteTimeoutVal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x131), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1 = system bus, 0 = code bus
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_SysCodeb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x11f), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * 1 = system bus, 0 = code bus
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_SysCodeb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x11f), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * These bits set a hysteresis on toggles of transceiver datapath signals so that they can be observed by the HSCI properly if the HSCI is running slower. Needed for ARM dp drv and capture, off by default to save power
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TrxMemClkEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x70), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * These bits set a hysteresis on toggles of transceiver datapath signals so that they can be observed by the HSCI properly if the HSCI is running slower. Needed for ARM dp drv and capture, off by default to save power
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TrxMemClkEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x70), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) select the data source for TX1 From-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Tx1FrommemDmaDataSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1ce), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (NEVIS C0) select the data source for TX1 From-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Tx1FrommemDmaDataSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1ce), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) select the data source for TX1 To-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Tx1TomemDmaDataSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x1ce), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS C0) select the data source for TX1 To-mem DMA
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_Tx1TomemDmaDataSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x1ce), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fifo empty status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemFifoEmpty_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x146), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Fifo full status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemFifoFull_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x146), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear FIFO Read pointer
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemFifoRdClr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x142), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Clear FIFO Read pointer
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemFifoRdClr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x142), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear FIFO Write pointer
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemFifoWrClr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x142), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Clear FIFO Write pointer
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemFifoWrClr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x142), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Start Transfer
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemStart_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x142), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Start Transfer
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemStart_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x142), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * State machine status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemState_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x145), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Transfer size status
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemTransferCntr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x148), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x147), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * FIFO overflowed error : the system did not have enough time to transfer data to memory
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemTransferError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x149), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Transfer size exceeds Max transfer size
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemTransferOverflow_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x149), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Max transfer size
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemTransferSizeMax_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x144), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x4000 + 0x143), (value >> 0));

    return status;
}

/**
 * Max transfer size
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_TxLssiToMemTransferSizeMax_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x144), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x4000 + 0x143), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Number of reg_clk cycles to wait while reading (facilitates multicycle path). The read mux is timed to a 10ns max delay.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_WrEnDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x5a), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Number of reg_clk cycles to wait while reading (facilitates multicycle path). The read mux is timed to a 10ns max delay.
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_WrEnDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x5a), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Reg clock rate selection for use with AHB SPI bridge: 00 --  HS_dig_clk / 4, 01 --  HS_dig_clk / 8, 10 --  HS_dig_clk / 16, 11 --  HS_dig_clk / 32, Max 250 MHz
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_WriteRegClockSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x4000 + 0x59), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * Reg clock rate selection for use with AHB SPI bridge: 00 --  HS_dig_clk / 4, 01 --  HS_dig_clk / 8, 10 --  HS_dig_clk / 16, 11 --  HS_dig_clk / 32, Max 250 MHz
 */
static inline int32_t adrv910x_NevisSys2RegmapCore_WriteRegClockSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x4000 + 0x59), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


#endif // __ADRV910X_BF_NEVIS_SYS2_REGMAP_CORE_H__