Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: IF_analysis.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IF_analysis.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IF_analysis"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : IF_analysis
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/PLL.vhd" into library work
Parsing entity <PLL>.
Parsing architecture <xilinx> of entity <pll>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/spi.vhd" into library work
Parsing entity <spi>.
Parsing architecture <spi_a> of entity <spi>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/WindowingMult.vhd" into library work
Parsing entity <WindowingMult>.
Parsing architecture <WindowingMult_a> of entity <windowingmult>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/spi.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <Behavioral> of entity <spi_slave>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/SingleBinFFT.vhd" into library work
Parsing entity <SingleBinFFT>.
Parsing architecture <Behavioral> of entity <singlebinfft>.
WARNING:HDLCompiler:946 - "/home/jan/Projekte/RFStuff/FPGA/ADC/SingleBinFFT.vhd" Line 73: Actual for formal port sclr is neither a static name nor a globally static expression
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ADCSynchronizer.vhd" into library work
Parsing entity <ADCSynchronizer>.
Parsing architecture <Behavioral> of entity <adcsynchronizer>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/IF_analysis.vhd" into library work
Parsing entity <IF_analysis>.
Parsing architecture <Behavioral> of entity <if_analysis>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IF_analysis> (architecture <Behavioral>) from library <work>.

Elaborating entity <PLL> (architecture <xilinx>) from library <work>.

Elaborating entity <ADCSynchronizer> (architecture <Behavioral>) from library <work>.

Elaborating entity <SingleBinFFT> (architecture <Behavioral>) from library <work>.

Elaborating entity <WindowingMult> (architecture <WindowingMult_a>) from library <work>.

Elaborating entity <spi_slave> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/jan/Projekte/RFStuff/FPGA/ADC/spi.vhd" Line 101: buf_in should be on the sensitivity list of the process

Elaborating entity <spi> (architecture <spi_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IF_analysis>.
    Related source file is "/home/jan/Projekte/RFStuff/FPGA/ADC/IF_analysis.vhd".
    Found 101-bit register for signal <adc_timeout>.
    Found 1-bit register for signal <first>.
    Found 15-bit register for signal <mem_address>.
    Found 1-bit register for signal <mem_write>.
    Found 16-bit register for signal <mem_in>.
    Found 1-bit register for signal <write_not_read>.
    Found 1-bit register for signal <fft_active>.
    Found 16-bit register for signal <window_inc>.
    Found 32-bit register for signal <fft_points>.
    Found 16-bit register for signal <spi_in>.
    Found 1-bit register for signal <LED3>.
    Found 101-bit adder for signal <adc_timeout[0]_GND_4_o_add_1_OUT> created at line 1241.
    Found 15-bit adder for signal <mem_address[14]_GND_4_o_add_19_OUT> created at line 1241.
    Found 16-bit 13-to-1 multiplexer for signal <_n0173> created at line 266.
    Found 101-bit comparator greater for signal <adc_timeout[0]_GND_4_o_LessThan_1_o> created at line 213
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 201 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <IF_analysis> synthesized.

Synthesizing Unit <PLL>.
    Related source file is "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/PLL.vhd".
    Summary:
	no macro.
Unit <PLL> synthesized.

Synthesizing Unit <ADCSynchronizer>.
    Related source file is "/home/jan/Projekte/RFStuff/FPGA/ADC/ADCSynchronizer.vhd".
    Found 1-bit register for signal <last_clk>.
    Found 1-bit register for signal <new_clk>.
    Found 1-bit register for signal <xfer_pipe>.
    Found 1-bit register for signal <NEW_SAMPLE>.
    Found 14-bit register for signal <xfer_data>.
    Found 14-bit register for signal <DATA_OUT>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ADCSynchronizer> synthesized.

Synthesizing Unit <SingleBinFFT>.
    Related source file is "/home/jan/Projekte/RFStuff/FPGA/ADC/SingleBinFFT.vhd".
    Found 64-bit register for signal <OUT_REAL>.
    Found 64-bit register for signal <OUT_IMAG>.
    Found 16-bit register for signal <window_address_cnt>.
    Found 16-bit register for signal <WINDOW_ADDRESS>.
    Found 1-bit register for signal <BUSY>.
    Found 14-bit register for signal <mult_a>.
    Found 16-bit register for signal <mult_b>.
    Found 1-bit register for signal <pipe_level>.
    Found 64-bit register for signal <sum_real>.
    Found 64-bit register for signal <sum_imag>.
    Found 32-bit register for signal <pnt_cnt>.
    Found 16-bit adder for signal <window_address_cnt[15]_GND_16_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <WINDOW_ADDRESS[15]_GND_16_o_add_3_OUT> created at line 1241.
    Found 64-bit adder for signal <sum_imag[63]_windowed_data[29]_add_8_OUT> created at line 108.
    Found 32-bit adder for signal <pnt_cnt[31]_GND_16_o_add_9_OUT> created at line 1241.
    Found 1-bit adder for signal <pipe_level[0]_PWR_10_o_add_10_OUT<0>> created at line 1241.
    Found 64-bit subtractor for signal <sum_real[63]_unary_minus_8_OUT<63:0>> created at line 0.
    Found 32-bit comparator greater for signal <pnt_cnt[31]_NPOINTS[31]_LessThan_1_o> created at line 93
    Found 16-bit comparator greater for signal <window_address_cnt[15]_WINDOW_INC_DENOM[15]_LessThan_2_o> created at line 99
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 352 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <SingleBinFFT> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "/home/jan/Projekte/RFStuff/FPGA/ADC/spi.vhd".
        W = 16
    Found 15-bit register for signal <bit_cnt<14:0>>.
    Found 1-bit register for signal <data_valid<1>>.
    Found 16-bit register for signal <BUF_OUT>.
    Found 1-bit register for signal <COMPLETE>.
    Found 1-bit register for signal <data_synced<0>>.
    Found 1-bit register for signal <data_synced<2>>.
    Found 1-bit register for signal <data_synced<1>>.
    Found 1-bit register for signal <data_valid<0>>.
    Found 16-bit register for signal <data>.
    Found 16-bit register for signal <mosi_buffer>.
    Found 1-bit register for signal <data_valid<2>>.
    Found 1-bit register for signal <miso_buffer<15>>.
    Found 1-bit register for signal <miso_buffer<14>>.
    Found 1-bit register for signal <miso_buffer<13>>.
    Found 1-bit register for signal <miso_buffer<12>>.
    Found 1-bit register for signal <miso_buffer<11>>.
    Found 1-bit register for signal <miso_buffer<10>>.
    Found 1-bit register for signal <miso_buffer<9>>.
    Found 1-bit register for signal <miso_buffer<8>>.
    Found 1-bit register for signal <miso_buffer<7>>.
    Found 1-bit register for signal <miso_buffer<6>>.
    Found 1-bit register for signal <miso_buffer<5>>.
    Found 1-bit register for signal <miso_buffer<4>>.
    Found 1-bit register for signal <miso_buffer<3>>.
    Found 1-bit register for signal <miso_buffer<2>>.
    Found 1-bit register for signal <miso_buffer<1>>.
    Found 1-bit register for signal <miso_buffer<0>>.
    Found 1-bit tristate buffer for signal <MISO> created at line 78
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <spi_slave> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 1-bit adder                                           : 1
 101-bit adder                                         : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 2
 32-bit adder                                          : 1
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
# Registers                                            : 55
 1-bit register                                        : 34
 101-bit register                                      : 1
 14-bit register                                       : 3
 15-bit register                                       : 2
 16-bit register                                       : 9
 32-bit register                                       : 2
 64-bit register                                       : 4
# Comparators                                          : 3
 101-bit comparator greater                            : 1
 16-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 17
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 13-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/spi.ngc>.
Reading core <ipcore_dir/WindowingMult.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <spi> for timing and area information for instance <memory>.
Loading core <WindowingMult> for timing and area information for instance <windowing_mult>.
WARNING:Xst:2677 - Node <mosi_buffer_15> of sequential type is unconnected in block <SPI_interface>.

Synthesizing (advanced) Unit <IF_analysis>.
The following registers are absorbed into counter <adc_timeout>: 1 register on signal <adc_timeout>.
Unit <IF_analysis> synthesized (advanced).

Synthesizing (advanced) Unit <SingleBinFFT>.
The following registers are absorbed into counter <WINDOW_ADDRESS>: 1 register on signal <WINDOW_ADDRESS>.
The following registers are absorbed into counter <pipe_level_0>: 1 register on signal <pipe_level_0>.
The following registers are absorbed into counter <pnt_cnt>: 1 register on signal <pnt_cnt>.
The following registers are absorbed into counter <window_address_cnt>: 1 register on signal <window_address_cnt>.
Unit <SingleBinFFT> synthesized (advanced).
WARNING:Xst:2677 - Node <mosi_buffer_15> of sequential type is unconnected in block <spi_slave>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 1
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
# Counters                                             : 5
 1-bit up counter                                      : 1
 101-bit up counter                                    : 1
 16-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 504
 Flip-Flops                                            : 504
# Comparators                                          : 3
 101-bit comparator greater                            : 1
 16-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 38
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 17
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    SPI_interface/miso_buffer_14 in unit <IF_analysis>
    SPI_interface/miso_buffer_13 in unit <IF_analysis>
    SPI_interface/miso_buffer_12 in unit <IF_analysis>
    SPI_interface/miso_buffer_11 in unit <IF_analysis>
    SPI_interface/miso_buffer_10 in unit <IF_analysis>
    SPI_interface/miso_buffer_9 in unit <IF_analysis>
    SPI_interface/miso_buffer_8 in unit <IF_analysis>
    SPI_interface/miso_buffer_5 in unit <IF_analysis>
    SPI_interface/miso_buffer_7 in unit <IF_analysis>
    SPI_interface/miso_buffer_6 in unit <IF_analysis>
    SPI_interface/miso_buffer_4 in unit <IF_analysis>
    SPI_interface/miso_buffer_3 in unit <IF_analysis>
    SPI_interface/miso_buffer_2 in unit <IF_analysis>
    SPI_interface/miso_buffer_1 in unit <IF_analysis>
    SPI_interface/miso_buffer_0 in unit <IF_analysis>
    SPI_interface/miso_buffer_15 in unit <IF_analysis>


Optimizing unit <IF_analysis> ...

Optimizing unit <ADCSynchronizer> ...

Optimizing unit <SingleBinFFT> ...
WARNING:Xst:2677 - Node <FFT/WINDOW_ADDRESS_15> of sequential type is unconnected in block <IF_analysis>.
WARNING:Xst:2677 - Node <FFT/WINDOW_ADDRESS_14> of sequential type is unconnected in block <IF_analysis>.
WARNING:Xst:2677 - Node <FFT/WINDOW_ADDRESS_13> of sequential type is unconnected in block <IF_analysis>.
WARNING:Xst:1710 - FF/Latch <adc_timeout_24> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_25> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_26> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_27> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_28> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_29> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_30> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_31> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_32> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_33> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_34> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_35> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_36> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_37> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_38> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_39> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_40> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_41> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_42> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_43> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_44> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_45> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_46> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_0> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_1> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_2> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_3> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_4> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_5> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_6> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_7> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_8> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_9> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_10> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_11> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_12> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_13> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_14> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_15> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_16> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_17> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_18> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_19> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_20> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_21> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_22> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_23> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_71> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_72> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_73> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_74> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_75> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_76> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_77> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_78> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_79> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_80> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_81> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_82> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_83> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_84> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_85> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_86> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_87> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_88> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_89> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_90> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_91> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_92> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_93> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_47> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_48> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_49> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_50> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_51> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_52> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_53> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_54> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_55> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_56> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_57> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_58> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_59> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_60> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_61> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_62> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_63> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_64> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_65> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_66> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_67> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_68> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_69> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_timeout_70> (without init value) has a constant value of 0 in block <IF_analysis>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IF_analysis, actual ratio is 16.
FlipFlop mem_address_14 has been replicated 2 time(s)
FlipFlop mem_address_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <IF_analysis> :
	Found 2-bit shift register for signal <SPI_interface/data_synced_2>.
	Found 2-bit shift register for signal <SPI_interface/data_valid_2>.
	Found 2-bit shift register for signal <ADC_input/new_clk>.
Unit <IF_analysis> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 586
 Flip-Flops                                            : 586
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IF_analysis.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1192
#      GND                         : 3
#      INV                         : 79
#      LUT1                        : 77
#      LUT2                        : 117
#      LUT3                        : 22
#      LUT4                        : 250
#      LUT5                        : 52
#      LUT6                        : 129
#      MUXCY                       : 249
#      VCC                         : 3
#      XORCY                       : 211
# FlipFlops/Latches                : 607
#      FD                          : 38
#      FDC_1                       : 31
#      FDE                         : 114
#      FDP_1                       : 16
#      FDR                         : 57
#      FDRE                        : 335
#      LDC                         : 16
# RAMS                             : 8
#      RAMB16BWER                  : 7
#      RAMB8BWER                   : 1
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 17
#      IBUFG                       : 1
#      OBUF                        : 4
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             607  out of  11440     5%  
 Number of Slice LUTs:                  729  out of   5720    12%  
    Number used as Logic:               726  out of   5720    12%  
    Number used as Memory:                3  out of   1440     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    981
   Number with an unused Flip Flop:     374  out of    981    38%  
   Number with an unused LUT:           252  out of    981    25%  
   Number of fully used LUT-FF pairs:   355  out of    981    36%  
   Number of unique control sets:        74

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)                    | Load  |
-----------------------------------------------------------------------------+------------------------------------------+-------+
CLK                                                                          | DCM_SP:CLKFX                             | 522   |
SPI_CLK                                                                      | BUFGP                                    | 81    |
SPI_interface/CS_BUF_IN[15]_AND_8_o(SPI_interface/CS_BUF_IN[15]_AND_8_o1:O)  | NONE(*)(SPI_interface/miso_buffer_15_LDC)| 1     |
SPI_interface/CS_BUF_IN[0]_AND_38_o(SPI_interface/CS_BUF_IN[0]_AND_38_o1:O)  | NONE(*)(SPI_interface/miso_buffer_0_LDC) | 1     |
SPI_interface/CS_BUF_IN[1]_AND_36_o(SPI_interface/CS_BUF_IN[1]_AND_36_o1:O)  | NONE(*)(SPI_interface/miso_buffer_1_LDC) | 1     |
SPI_interface/CS_BUF_IN[2]_AND_34_o(SPI_interface/CS_BUF_IN[2]_AND_34_o1:O)  | NONE(*)(SPI_interface/miso_buffer_2_LDC) | 1     |
SPI_interface/CS_BUF_IN[3]_AND_32_o(SPI_interface/CS_BUF_IN[3]_AND_32_o1:O)  | NONE(*)(SPI_interface/miso_buffer_3_LDC) | 1     |
SPI_interface/CS_BUF_IN[4]_AND_30_o(SPI_interface/CS_BUF_IN[4]_AND_30_o1:O)  | NONE(*)(SPI_interface/miso_buffer_4_LDC) | 1     |
SPI_interface/CS_BUF_IN[6]_AND_26_o(SPI_interface/CS_BUF_IN[6]_AND_26_o1:O)  | NONE(*)(SPI_interface/miso_buffer_6_LDC) | 1     |
SPI_interface/CS_BUF_IN[7]_AND_24_o(SPI_interface/CS_BUF_IN[7]_AND_24_o1:O)  | NONE(*)(SPI_interface/miso_buffer_7_LDC) | 1     |
SPI_interface/CS_BUF_IN[5]_AND_28_o(SPI_interface/CS_BUF_IN[5]_AND_28_o1:O)  | NONE(*)(SPI_interface/miso_buffer_5_LDC) | 1     |
SPI_interface/CS_BUF_IN[8]_AND_22_o(SPI_interface/CS_BUF_IN[8]_AND_22_o1:O)  | NONE(*)(SPI_interface/miso_buffer_8_LDC) | 1     |
SPI_interface/CS_BUF_IN[9]_AND_20_o(SPI_interface/CS_BUF_IN[9]_AND_20_o1:O)  | NONE(*)(SPI_interface/miso_buffer_9_LDC) | 1     |
SPI_interface/CS_BUF_IN[10]_AND_18_o(SPI_interface/CS_BUF_IN[10]_AND_18_o1:O)| NONE(*)(SPI_interface/miso_buffer_10_LDC)| 1     |
SPI_interface/CS_BUF_IN[11]_AND_16_o(SPI_interface/CS_BUF_IN[11]_AND_16_o1:O)| NONE(*)(SPI_interface/miso_buffer_11_LDC)| 1     |
SPI_interface/CS_BUF_IN[12]_AND_14_o(SPI_interface/CS_BUF_IN[12]_AND_14_o1:O)| NONE(*)(SPI_interface/miso_buffer_12_LDC)| 1     |
SPI_interface/CS_BUF_IN[13]_AND_12_o(SPI_interface/CS_BUF_IN[13]_AND_12_o1:O)| NONE(*)(SPI_interface/miso_buffer_13_LDC)| 1     |
SPI_interface/CS_BUF_IN[14]_AND_10_o(SPI_interface/CS_BUF_IN[14]_AND_10_o1:O)| NONE(*)(SPI_interface/miso_buffer_14_LDC)| 1     |
-----------------------------------------------------------------------------+------------------------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.356ns (Maximum Frequency: 88.058MHz)
   Minimum input arrival time before clock: 4.911ns
   Maximum output required time after clock: 6.369ns
   Maximum combinational path delay: 5.720ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.356ns (frequency: 88.058MHz)
  Total number of paths / destination ports: 59968 / 1563
-------------------------------------------------------------------------
Delay:               5.451ns (Levels of Logic = 18)
  Source:            fft_points_0 (FF)
  Destination:       FFT/sum_imag_31 (FF)
  Source Clock:      CLK rising 2.1X
  Destination Clock: CLK rising 2.1X

  Data Path: fft_points_0 to FFT/sum_imag_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   0.931  fft_points_0 (fft_points_0)
     LUT4:I0->O            1   0.203   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lut<0> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<0> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<1> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<2> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<3> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<4> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<5> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<6> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<8> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<9> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<10> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<12> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<13> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<14> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<14>)
     MUXCY:CI->O          55   0.019   1.580  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>)
     INV:I->O             33   0.206   1.305  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0 (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1)
     FDRE:CE                   0.322          FFT/sum_imag_0
    ----------------------------------------
    Total                      5.451ns (1.635ns logic, 3.816ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPI_CLK'
  Clock period: 6.995ns (frequency: 142.962MHz)
  Total number of paths / destination ports: 185 / 109
-------------------------------------------------------------------------
Delay:               3.497ns (Levels of Logic = 1)
  Source:            SPI_interface/bit_cnt_14 (FF)
  Destination:       SPI_interface/mosi_buffer_14 (FF)
  Source Clock:      SPI_CLK falling
  Destination Clock: SPI_CLK rising

  Data Path: SPI_interface/bit_cnt_14 to SPI_interface/mosi_buffer_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           48   0.447   1.519  SPI_interface/bit_cnt_14 (SPI_interface/bit_cnt_14)
     INV:I->O             16   0.206   1.004  SPI_interface/bit_cnt<14>_inv1_INV_0 (SPI_interface/bit_cnt<14>_inv)
     FDE:CE                    0.322          SPI_interface/mosi_buffer_0
    ----------------------------------------
    Total                      3.497ns (0.975ns logic, 2.522ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 101 / 101
-------------------------------------------------------------------------
Offset:              4.911ns (Levels of Logic = 3)
  Source:            CS (PAD)
  Destination:       fft_points_0 (FF)
  Destination Clock: CLK rising 2.1X

  Data Path: CS to fft_points_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   2.175  CS_IBUF (CS_IBUF)
     LUT4:I0->O           16   0.203   1.005  _n0258_inv1_rstpot (_n0258_inv1_rstpot)
     LUT6:I5->O            1   0.205   0.000  fft_points_0_dpot (fft_points_0_dpot)
     FDE:D                     0.102          fft_points_0
    ----------------------------------------
    Total                      4.911ns (1.732ns logic, 3.179ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_CLK'
  Total number of paths / destination ports: 49 / 49
-------------------------------------------------------------------------
Offset:              4.503ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_15_P_15 (FF)
  Destination Clock: SPI_CLK falling

  Data Path: CS to SPI_interface/miso_buffer_15_P_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   2.032  CS_IBUF (CS_IBUF)
     LUT2:I0->O            2   0.203   0.616  SPI_interface/CS_BUF_IN[0]_AND_38_o1 (SPI_interface/CS_BUF_IN[0]_AND_38_o)
     FDP_1:PRE                 0.430          SPI_interface/miso_buffer_0_P_0
    ----------------------------------------
    Total                      4.503ns (1.855ns logic, 2.648ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[15]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_15_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[15]_AND_8_o falling

  Data Path: CS to SPI_interface/miso_buffer_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[15]_AND_9_o1 (SPI_interface/CS_BUF_IN[15]_AND_9_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_15_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[0]_AND_38_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_0_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[0]_AND_38_o falling

  Data Path: CS to SPI_interface/miso_buffer_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[0]_AND_39_o1 (SPI_interface/CS_BUF_IN[0]_AND_39_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_0_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[1]_AND_36_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_1_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[1]_AND_36_o falling

  Data Path: CS to SPI_interface/miso_buffer_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[1]_AND_37_o1 (SPI_interface/CS_BUF_IN[1]_AND_37_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_1_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[2]_AND_34_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_2_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[2]_AND_34_o falling

  Data Path: CS to SPI_interface/miso_buffer_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[2]_AND_35_o1 (SPI_interface/CS_BUF_IN[2]_AND_35_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_2_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[3]_AND_32_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_3_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[3]_AND_32_o falling

  Data Path: CS to SPI_interface/miso_buffer_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[3]_AND_33_o1 (SPI_interface/CS_BUF_IN[3]_AND_33_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_3_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[4]_AND_30_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_4_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[4]_AND_30_o falling

  Data Path: CS to SPI_interface/miso_buffer_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[4]_AND_31_o1 (SPI_interface/CS_BUF_IN[4]_AND_31_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_4_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[6]_AND_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_6_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[6]_AND_26_o falling

  Data Path: CS to SPI_interface/miso_buffer_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[6]_AND_27_o1 (SPI_interface/CS_BUF_IN[6]_AND_27_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_6_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[7]_AND_24_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_7_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[7]_AND_24_o falling

  Data Path: CS to SPI_interface/miso_buffer_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[7]_AND_25_o1 (SPI_interface/CS_BUF_IN[7]_AND_25_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_7_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[5]_AND_28_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_5_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[5]_AND_28_o falling

  Data Path: CS to SPI_interface/miso_buffer_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[5]_AND_29_o1 (SPI_interface/CS_BUF_IN[5]_AND_29_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_5_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[8]_AND_22_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_8_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[8]_AND_22_o falling

  Data Path: CS to SPI_interface/miso_buffer_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[8]_AND_23_o1 (SPI_interface/CS_BUF_IN[8]_AND_23_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_8_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[9]_AND_20_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_9_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[9]_AND_20_o falling

  Data Path: CS to SPI_interface/miso_buffer_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[9]_AND_21_o1 (SPI_interface/CS_BUF_IN[9]_AND_21_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_9_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[10]_AND_18_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_10_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[10]_AND_18_o falling

  Data Path: CS to SPI_interface/miso_buffer_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[10]_AND_19_o1 (SPI_interface/CS_BUF_IN[10]_AND_19_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_10_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[11]_AND_16_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_11_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[11]_AND_16_o falling

  Data Path: CS to SPI_interface/miso_buffer_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[11]_AND_17_o1 (SPI_interface/CS_BUF_IN[11]_AND_17_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_11_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[12]_AND_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_12_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[12]_AND_14_o falling

  Data Path: CS to SPI_interface/miso_buffer_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[12]_AND_15_o1 (SPI_interface/CS_BUF_IN[12]_AND_15_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_12_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[13]_AND_12_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_13_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[13]_AND_12_o falling

  Data Path: CS to SPI_interface/miso_buffer_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[13]_AND_13_o1 (SPI_interface/CS_BUF_IN[13]_AND_13_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_13_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPI_interface/CS_BUF_IN[14]_AND_10_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer_14_LDC (LATCH)
  Destination Clock: SPI_interface/CS_BUF_IN[14]_AND_10_o falling

  Data Path: CS to SPI_interface/miso_buffer_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.928  CS_IBUF (CS_IBUF)
     LUT2:I1->O            2   0.205   0.616  SPI_interface/CS_BUF_IN[14]_AND_11_o1 (SPI_interface/CS_BUF_IN[14]_AND_11_o)
     LDC:CLR                   0.430          SPI_interface/miso_buffer_14_LDC
    ----------------------------------------
    Total                      4.401ns (1.857ns logic, 2.544ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPI_interface/CS_BUF_IN[15]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            SPI_interface/miso_buffer_15_LDC (LATCH)
  Destination:       MISO (PAD)
  Source Clock:      SPI_interface/CS_BUF_IN[15]_AND_8_o falling

  Data Path: SPI_interface/miso_buffer_15_LDC to MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  SPI_interface/miso_buffer_15_LDC (SPI_interface/miso_buffer_15_LDC)
     LUT3:I0->O            1   0.205   0.579  SPI_interface/miso_buffer_151 (SPI_interface/miso_buffer_15)
     OBUFT:I->O                2.571          MISO_OBUFT (MISO)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPI_CLK'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.484ns (Levels of Logic = 2)
  Source:            SPI_interface/miso_buffer_15_C_15 (FF)
  Destination:       MISO (PAD)
  Source Clock:      SPI_CLK falling

  Data Path: SPI_interface/miso_buffer_15_C_15 to MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.447   0.684  SPI_interface/miso_buffer_15_C_15 (SPI_interface/miso_buffer_15_C_15)
     LUT3:I1->O            1   0.203   0.579  SPI_interface/miso_buffer_151 (SPI_interface/miso_buffer_15)
     OBUFT:I->O                2.571          MISO_OBUFT (MISO)
    ----------------------------------------
    Total                      4.484ns (3.221ns logic, 1.263ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.369ns (Levels of Logic = 2)
  Source:            fft_active (FF)
  Destination:       LED1 (PAD)
  Source Clock:      CLK rising 2.1X

  Data Path: fft_active to LED1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.447   1.071  fft_active (fft_active)
     INV:I->O            337   0.206   2.074  LED11_INV_0 (FFT/RESET_inv)
     OBUF:I->O                 2.571          LED1_OBUF (LED1)
    ----------------------------------------
    Total                      6.369ns (3.224ns logic, 3.145ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.720ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       MISO (PAD)

  Data Path: CS to MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           119   1.222   1.927  CS_IBUF (CS_IBUF)
     OBUFT:T->O                2.571          MISO_OBUFT (MISO)
    ----------------------------------------
    Total                      5.720ns (3.793ns logic, 1.927ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.451|         |         |         |
SPI_CLK        |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_CLK
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |    1.097|         |    2.452|         |
SPI_CLK                             |    1.599|    3.497|    3.277|         |
SPI_interface/CS_BUF_IN[0]_AND_38_o |         |         |    1.630|         |
SPI_interface/CS_BUF_IN[10]_AND_18_o|         |         |    1.630|         |
SPI_interface/CS_BUF_IN[11]_AND_16_o|         |         |    1.630|         |
SPI_interface/CS_BUF_IN[12]_AND_14_o|         |         |    1.630|         |
SPI_interface/CS_BUF_IN[13]_AND_12_o|         |         |    1.630|         |
SPI_interface/CS_BUF_IN[14]_AND_10_o|         |         |    1.630|         |
SPI_interface/CS_BUF_IN[1]_AND_36_o |         |         |    1.630|         |
SPI_interface/CS_BUF_IN[2]_AND_34_o |         |         |    1.630|         |
SPI_interface/CS_BUF_IN[3]_AND_32_o |         |         |    1.630|         |
SPI_interface/CS_BUF_IN[4]_AND_30_o |         |         |    1.630|         |
SPI_interface/CS_BUF_IN[5]_AND_28_o |         |         |    1.630|         |
SPI_interface/CS_BUF_IN[6]_AND_26_o |         |         |    1.630|         |
SPI_interface/CS_BUF_IN[7]_AND_24_o |         |         |    1.630|         |
SPI_interface/CS_BUF_IN[8]_AND_22_o |         |         |    1.630|         |
SPI_interface/CS_BUF_IN[9]_AND_20_o |         |         |    1.630|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[0]_AND_38_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[10]_AND_18_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[11]_AND_16_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[12]_AND_14_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[13]_AND_12_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[14]_AND_10_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[15]_AND_8_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[1]_AND_36_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[2]_AND_34_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[3]_AND_32_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[4]_AND_30_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[5]_AND_28_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[6]_AND_26_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[7]_AND_24_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[8]_AND_22_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_interface/CS_BUF_IN[9]_AND_20_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.452|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.85 secs
 
--> 


Total memory usage is 418480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  102 (   0 filtered)
Number of infos    :    1 (   0 filtered)

