{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572188998651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572188998659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 12:09:58 2019 " "Processing started: Sun Oct 27 12:09:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572188998659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572188998659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memoria -c Memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memoria -c Memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572188998659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572188999472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572188999472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitbuffer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bitbuffer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bitBuffer " "Found entity 1: bitBuffer" {  } { { "bitBuffer.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/bitBuffer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572189011823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572189011823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4bits " "Found entity 1: Reg4bits" {  } { { "Reg4bits.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572189011827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572189011827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572189011830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572189011830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mem_4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mem_4x16 " "Found entity 1: mem_4x16" {  } { { "mem_4x16.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/mem_4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572189011834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572189011834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2-4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec2-4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec2-4 " "Found entity 1: dec2-4" {  } { { "dec2-4.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/dec2-4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572189011838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572189011838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_4x16 " "Elaborating entity \"mem_4x16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572189011885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitBuffer bitBuffer:inst8 " "Elaborating entity \"bitBuffer\" for hierarchy \"bitBuffer:inst8\"" {  } { { "mem_4x16.bdf" "inst8" { Schematic "C:/Users/renat/Desktop/EletivaBUS/mem_4x16.bdf" { { 216 1152 1368 376 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572189011907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M bitBuffer:inst8\|74139M:inst17 " "Elaborating entity \"74139M\" for hierarchy \"bitBuffer:inst8\|74139M:inst17\"" {  } { { "bitBuffer.bdf" "inst17" { Schematic "C:/Users/renat/Desktop/EletivaBUS/bitBuffer.bdf" { { 960 272 376 1056 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572189011940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bitBuffer:inst8\|74139M:inst17 " "Elaborated megafunction instantiation \"bitBuffer:inst8\|74139M:inst17\"" {  } { { "bitBuffer.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/bitBuffer.bdf" { { 960 272 376 1056 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572189011941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst\"" {  } { { "mem_4x16.bdf" "inst" { Schematic "C:/Users/renat/Desktop/EletivaBUS/mem_4x16.bdf" { { 32 832 1040 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572189011943 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "sel1\[1..0\] sel " "Bus \"sel1\[1..0\]\" found using same base name as \"sel\", which might lead to a name conflict." {  } { { "Memoria.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { { 88 48 93 105 "sel1\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1572189011944 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "sel1\[0\] sel " "Bus \"sel1\[0\]\" found using same base name as \"sel\", which might lead to a name conflict." {  } { { "Memoria.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { { 352 72 176 369 "sel1\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1572189011944 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "sel1\[1\] sel " "Bus \"sel1\[1\]\" found using same base name as \"sel\", which might lead to a name conflict." {  } { { "Memoria.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { { 368 72 176 385 "sel1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1572189011944 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sel " "Converted elements in bus name \"sel\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel\[1..0\] sel1..0 " "Converted element name(s) from \"sel\[1..0\]\" to \"sel1..0\"" {  } { { "Memoria.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { { 96 -120 48 112 "sel\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1572189011944 ""}  } { { "Memoria.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { { 96 -120 48 112 "sel\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1572189011944 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sel1 " "Converted elements in bus name \"sel1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel1\[1..0\] sel11..0 " "Converted element name(s) from \"sel1\[1..0\]\" to \"sel11..0\"" {  } { { "Memoria.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { { 88 48 93 105 "sel1\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1572189011944 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel1\[0\] sel10 " "Converted element name(s) from \"sel1\[0\]\" to \"sel10\"" {  } { { "Memoria.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { { 352 72 176 369 "sel1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1572189011944 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel1\[1\] sel11 " "Converted element name(s) from \"sel1\[1\]\" to \"sel11\"" {  } { { "Memoria.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { { 368 72 176 385 "sel1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1572189011944 ""}  } { { "Memoria.bdf" "" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { { 88 48 93 105 "sel1\[1..0\]" "" } { 352 72 176 369 "sel1\[0\]" "" } { 368 72 176 385 "sel1\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1572189011944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4bits Memoria:inst\|Reg4bits:inst " "Elaborating entity \"Reg4bits\" for hierarchy \"Memoria:inst\|Reg4bits:inst\"" {  } { { "Memoria.bdf" "inst" { Schematic "C:/Users/renat/Desktop/EletivaBUS/Memoria.bdf" { { 48 552 736 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572189011949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572189012606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572189012947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572189012947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572189012993 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572189012993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572189012993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572189012993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572189013008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 27 12:10:13 2019 " "Processing ended: Sun Oct 27 12:10:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572189013008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572189013008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572189013008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572189013008 ""}
