/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* BTN */
#define BTN__0__DR CYREG_GPIO_PRT4_DR
#define BTN__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define BTN__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define BTN__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define BTN__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define BTN__0__HSIOM_MASK 0x00F00000u
#define BTN__0__HSIOM_SHIFT 20u
#define BTN__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define BTN__0__INTR CYREG_GPIO_PRT4_INTR
#define BTN__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define BTN__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define BTN__0__MASK 0x20u
#define BTN__0__PC CYREG_GPIO_PRT4_PC
#define BTN__0__PC2 CYREG_GPIO_PRT4_PC2
#define BTN__0__PORT 4u
#define BTN__0__PS CYREG_GPIO_PRT4_PS
#define BTN__0__SHIFT 5u
#define BTN__DR CYREG_GPIO_PRT4_DR
#define BTN__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define BTN__DR_INV CYREG_GPIO_PRT4_DR_INV
#define BTN__DR_SET CYREG_GPIO_PRT4_DR_SET
#define BTN__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define BTN__INTR CYREG_GPIO_PRT4_INTR
#define BTN__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define BTN__INTSTAT CYREG_GPIO_PRT4_INTR
#define BTN__MASK 0x20u
#define BTN__PC CYREG_GPIO_PRT4_PC
#define BTN__PC2 CYREG_GPIO_PRT4_PC2
#define BTN__PORT 4u
#define BTN__PS CYREG_GPIO_PRT4_PS
#define BTN__SHIFT 5u
#define BTN__SNAP CYREG_GPIO_PRT4_INTR
#define BTN_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define BTN_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define BTN_ISR__INTC_MASK 0x10u
#define BTN_ISR__INTC_NUMBER 4u
#define BTN_ISR__INTC_PRIOR_MASK 0xC0u
#define BTN_ISR__INTC_PRIOR_NUM 3u
#define BTN_ISR__INTC_PRIOR_REG CYREG_CM0_IPR1
#define BTN_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define BTN_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ENC */
#define ENC__0__DR CYREG_GPIO_PRT0_DR
#define ENC__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ENC__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ENC__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ENC__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ENC__0__HSIOM_MASK 0x0000000Fu
#define ENC__0__HSIOM_SHIFT 0u
#define ENC__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC__0__INTR CYREG_GPIO_PRT0_INTR
#define ENC__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define ENC__0__MASK 0x01u
#define ENC__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ENC__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ENC__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ENC__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ENC__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ENC__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ENC__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ENC__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ENC__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ENC__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ENC__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ENC__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ENC__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ENC__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ENC__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ENC__0__PC CYREG_GPIO_PRT0_PC
#define ENC__0__PC2 CYREG_GPIO_PRT0_PC2
#define ENC__0__PORT 0u
#define ENC__0__PS CYREG_GPIO_PRT0_PS
#define ENC__0__SHIFT 0u
#define ENC__1__DR CYREG_GPIO_PRT0_DR
#define ENC__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ENC__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ENC__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ENC__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define ENC__1__HSIOM_MASK 0x000000F0u
#define ENC__1__HSIOM_SHIFT 4u
#define ENC__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC__1__INTR CYREG_GPIO_PRT0_INTR
#define ENC__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define ENC__1__MASK 0x02u
#define ENC__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ENC__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ENC__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ENC__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ENC__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ENC__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ENC__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ENC__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ENC__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ENC__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ENC__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ENC__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ENC__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ENC__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ENC__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ENC__1__PC CYREG_GPIO_PRT0_PC
#define ENC__1__PC2 CYREG_GPIO_PRT0_PC2
#define ENC__1__PORT 0u
#define ENC__1__PS CYREG_GPIO_PRT0_PS
#define ENC__1__SHIFT 1u
#define ENC__DR CYREG_GPIO_PRT0_DR
#define ENC__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ENC__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ENC__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ENC__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC__INTR CYREG_GPIO_PRT0_INTR
#define ENC__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC__INTSTAT CYREG_GPIO_PRT0_INTR
#define ENC__MASK 0x03u
#define ENC__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ENC__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ENC__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ENC__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ENC__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ENC__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ENC__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ENC__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ENC__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ENC__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ENC__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ENC__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ENC__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ENC__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ENC__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ENC__PC CYREG_GPIO_PRT0_PC
#define ENC__PC2 CYREG_GPIO_PRT0_PC2
#define ENC__PORT 0u
#define ENC__PS CYREG_GPIO_PRT0_PS
#define ENC__SHIFT 0u
#define ENC__SNAP CYREG_GPIO_PRT0_INTR
#define ENC_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ENC_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ENC_ISR__INTC_MASK 0x01u
#define ENC_ISR__INTC_NUMBER 0u
#define ENC_ISR__INTC_PRIOR_MASK 0xC0u
#define ENC_ISR__INTC_PRIOR_NUM 3u
#define ENC_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define ENC_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define ENC_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C */
#define I2C_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define I2C_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define I2C_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define I2C_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define I2C_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define I2C_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define I2C_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x100u
#define I2C_SCB_IRQ__INTC_NUMBER 8u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define I2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_SCBCLK__DIV_ID 0x00000040u
#define I2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define I2C_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_scl__0__DR CYREG_GPIO_PRT4_DR
#define I2C_scl__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_scl__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_scl__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__HSIOM_SPI 15u
#define I2C_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_scl__0__HSIOM_UART 9u
#define I2C_scl__0__HSIOM_UART_RX 9u
#define I2C_scl__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__0__INTR CYREG_GPIO_PRT4_INTR
#define I2C_scl__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PC CYREG_GPIO_PRT4_PC
#define I2C_scl__0__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_scl__0__PORT 4u
#define I2C_scl__0__PS CYREG_GPIO_PRT4_PS
#define I2C_scl__0__SHIFT 0u
#define I2C_scl__DR CYREG_GPIO_PRT4_DR
#define I2C_scl__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_scl__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_scl__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_scl__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__INTR CYREG_GPIO_PRT4_INTR
#define I2C_scl__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_scl__MASK 0x01u
#define I2C_scl__PC CYREG_GPIO_PRT4_PC
#define I2C_scl__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_scl__PORT 4u
#define I2C_scl__PS CYREG_GPIO_PRT4_PS
#define I2C_scl__SHIFT 0u
#define I2C_sda__0__DR CYREG_GPIO_PRT4_DR
#define I2C_sda__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_sda__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_sda__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__0__INTR CYREG_GPIO_PRT4_INTR
#define I2C_sda__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PC CYREG_GPIO_PRT4_PC
#define I2C_sda__0__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_sda__0__PORT 4u
#define I2C_sda__0__PS CYREG_GPIO_PRT4_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_GPIO_PRT4_DR
#define I2C_sda__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_sda__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_sda__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_sda__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__INTR CYREG_GPIO_PRT4_INTR
#define I2C_sda__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_sda__MASK 0x02u
#define I2C_sda__PC CYREG_GPIO_PRT4_PC
#define I2C_sda__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_sda__PORT 4u
#define I2C_sda__PS CYREG_GPIO_PRT4_PS
#define I2C_sda__SHIFT 1u

/* UART */
#define UART_rx__0__DR CYREG_GPIO_PRT7_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT7_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_GPIO_PRT7_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT7_PC2
#define UART_rx__0__PORT 7u
#define UART_rx__0__PS CYREG_GPIO_PRT7_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT7_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT7_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_GPIO_PRT7_PC
#define UART_rx__PC2 CYREG_GPIO_PRT7_PC2
#define UART_rx__PORT 7u
#define UART_rx__PS CYREG_GPIO_PRT7_PS
#define UART_rx__SHIFT 0u
#define UART_SCB__CTRL CYREG_SCB3_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB3_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB3_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB3_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define UART_SCBCLK__DIV_ID 0x00000042u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT7_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT7_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_GPIO_PRT7_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT7_PC2
#define UART_tx__0__PORT 7u
#define UART_tx__0__PS CYREG_GPIO_PRT7_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT7_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT7_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_GPIO_PRT7_PC
#define UART_tx__PC2 CYREG_GPIO_PRT7_PC2
#define UART_tx__PORT 7u
#define UART_tx__PS CYREG_GPIO_PRT7_PS
#define UART_tx__SHIFT 1u

/* B_LED */
#define B_LED__0__DR CYREG_GPIO_PRT2_DR
#define B_LED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define B_LED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define B_LED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define B_LED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define B_LED__0__HSIOM_MASK 0x0000000Fu
#define B_LED__0__HSIOM_SHIFT 0u
#define B_LED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define B_LED__0__INTR CYREG_GPIO_PRT2_INTR
#define B_LED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define B_LED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define B_LED__0__MASK 0x01u
#define B_LED__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define B_LED__0__OUT_SEL_SHIFT 0u
#define B_LED__0__OUT_SEL_VAL 1u
#define B_LED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define B_LED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define B_LED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define B_LED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define B_LED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define B_LED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define B_LED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define B_LED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define B_LED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define B_LED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define B_LED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define B_LED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define B_LED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define B_LED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define B_LED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define B_LED__0__PC CYREG_GPIO_PRT2_PC
#define B_LED__0__PC2 CYREG_GPIO_PRT2_PC2
#define B_LED__0__PORT 2u
#define B_LED__0__PS CYREG_GPIO_PRT2_PS
#define B_LED__0__SHIFT 0u
#define B_LED__DR CYREG_GPIO_PRT2_DR
#define B_LED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define B_LED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define B_LED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define B_LED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define B_LED__INTR CYREG_GPIO_PRT2_INTR
#define B_LED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define B_LED__INTSTAT CYREG_GPIO_PRT2_INTR
#define B_LED__MASK 0x01u
#define B_LED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define B_LED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define B_LED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define B_LED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define B_LED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define B_LED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define B_LED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define B_LED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define B_LED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define B_LED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define B_LED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define B_LED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define B_LED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define B_LED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define B_LED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define B_LED__PC CYREG_GPIO_PRT2_PC
#define B_LED__PC2 CYREG_GPIO_PRT2_PC2
#define B_LED__PORT 2u
#define B_LED__PS CYREG_GPIO_PRT2_PS
#define B_LED__SHIFT 0u

/* G_LED */
#define G_LED__0__DR CYREG_GPIO_PRT2_DR
#define G_LED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define G_LED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define G_LED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define G_LED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define G_LED__0__HSIOM_MASK 0x000000F0u
#define G_LED__0__HSIOM_SHIFT 4u
#define G_LED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define G_LED__0__INTR CYREG_GPIO_PRT2_INTR
#define G_LED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define G_LED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define G_LED__0__MASK 0x02u
#define G_LED__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define G_LED__0__OUT_SEL_SHIFT 2u
#define G_LED__0__OUT_SEL_VAL 2u
#define G_LED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define G_LED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define G_LED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define G_LED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define G_LED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define G_LED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define G_LED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define G_LED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define G_LED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define G_LED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define G_LED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define G_LED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define G_LED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define G_LED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define G_LED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define G_LED__0__PC CYREG_GPIO_PRT2_PC
#define G_LED__0__PC2 CYREG_GPIO_PRT2_PC2
#define G_LED__0__PORT 2u
#define G_LED__0__PS CYREG_GPIO_PRT2_PS
#define G_LED__0__SHIFT 1u
#define G_LED__DR CYREG_GPIO_PRT2_DR
#define G_LED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define G_LED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define G_LED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define G_LED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define G_LED__INTR CYREG_GPIO_PRT2_INTR
#define G_LED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define G_LED__INTSTAT CYREG_GPIO_PRT2_INTR
#define G_LED__MASK 0x02u
#define G_LED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define G_LED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define G_LED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define G_LED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define G_LED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define G_LED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define G_LED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define G_LED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define G_LED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define G_LED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define G_LED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define G_LED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define G_LED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define G_LED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define G_LED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define G_LED__PC CYREG_GPIO_PRT2_PC
#define G_LED__PC2 CYREG_GPIO_PRT2_PC2
#define G_LED__PORT 2u
#define G_LED__PS CYREG_GPIO_PRT2_PS
#define G_LED__SHIFT 1u

/* Motor */
#define Motor_Sync_ctrl_reg__0__MASK 0x01u
#define Motor_Sync_ctrl_reg__0__POS 0
#define Motor_Sync_ctrl_reg__1__MASK 0x02u
#define Motor_Sync_ctrl_reg__1__POS 1
#define Motor_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define Motor_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define Motor_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define Motor_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define Motor_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define Motor_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define Motor_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define Motor_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define Motor_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define Motor_Sync_ctrl_reg__2__MASK 0x04u
#define Motor_Sync_ctrl_reg__2__POS 2
#define Motor_Sync_ctrl_reg__3__MASK 0x08u
#define Motor_Sync_ctrl_reg__3__POS 3
#define Motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define Motor_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL2
#define Motor_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define Motor_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL2
#define Motor_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define Motor_Sync_ctrl_reg__MASK 0x0Fu
#define Motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define Motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define Motor_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK2

/* R_LED */
#define R_LED__0__DR CYREG_GPIO_PRT2_DR
#define R_LED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define R_LED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define R_LED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define R_LED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define R_LED__0__HSIOM_MASK 0x00000F00u
#define R_LED__0__HSIOM_SHIFT 8u
#define R_LED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define R_LED__0__INTR CYREG_GPIO_PRT2_INTR
#define R_LED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define R_LED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define R_LED__0__MASK 0x04u
#define R_LED__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define R_LED__0__OUT_SEL_SHIFT 4u
#define R_LED__0__OUT_SEL_VAL 3u
#define R_LED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define R_LED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define R_LED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define R_LED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define R_LED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define R_LED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define R_LED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define R_LED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define R_LED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define R_LED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define R_LED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define R_LED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define R_LED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define R_LED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define R_LED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define R_LED__0__PC CYREG_GPIO_PRT2_PC
#define R_LED__0__PC2 CYREG_GPIO_PRT2_PC2
#define R_LED__0__PORT 2u
#define R_LED__0__PS CYREG_GPIO_PRT2_PS
#define R_LED__0__SHIFT 2u
#define R_LED__DR CYREG_GPIO_PRT2_DR
#define R_LED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define R_LED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define R_LED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define R_LED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define R_LED__INTR CYREG_GPIO_PRT2_INTR
#define R_LED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define R_LED__INTSTAT CYREG_GPIO_PRT2_INTR
#define R_LED__MASK 0x04u
#define R_LED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define R_LED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define R_LED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define R_LED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define R_LED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define R_LED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define R_LED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define R_LED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define R_LED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define R_LED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define R_LED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define R_LED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define R_LED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define R_LED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define R_LED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define R_LED__PC CYREG_GPIO_PRT2_PC
#define R_LED__PC2 CYREG_GPIO_PRT2_PC2
#define R_LED__PORT 2u
#define R_LED__PS CYREG_GPIO_PRT2_PS
#define R_LED__SHIFT 2u

/* Y_LED */
#define Y_LED__0__DR CYREG_GPIO_PRT2_DR
#define Y_LED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Y_LED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Y_LED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Y_LED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Y_LED__0__HSIOM_MASK 0x0000F000u
#define Y_LED__0__HSIOM_SHIFT 12u
#define Y_LED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Y_LED__0__INTR CYREG_GPIO_PRT2_INTR
#define Y_LED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Y_LED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Y_LED__0__MASK 0x08u
#define Y_LED__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Y_LED__0__OUT_SEL_SHIFT 6u
#define Y_LED__0__OUT_SEL_VAL 0u
#define Y_LED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Y_LED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Y_LED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Y_LED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Y_LED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Y_LED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Y_LED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Y_LED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Y_LED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Y_LED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Y_LED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Y_LED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Y_LED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Y_LED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Y_LED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Y_LED__0__PC CYREG_GPIO_PRT2_PC
#define Y_LED__0__PC2 CYREG_GPIO_PRT2_PC2
#define Y_LED__0__PORT 2u
#define Y_LED__0__PS CYREG_GPIO_PRT2_PS
#define Y_LED__0__SHIFT 3u
#define Y_LED__DR CYREG_GPIO_PRT2_DR
#define Y_LED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Y_LED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Y_LED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Y_LED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Y_LED__INTR CYREG_GPIO_PRT2_INTR
#define Y_LED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Y_LED__INTSTAT CYREG_GPIO_PRT2_INTR
#define Y_LED__MASK 0x08u
#define Y_LED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Y_LED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Y_LED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Y_LED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Y_LED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Y_LED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Y_LED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Y_LED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Y_LED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Y_LED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Y_LED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Y_LED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Y_LED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Y_LED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Y_LED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Y_LED__PC CYREG_GPIO_PRT2_PC
#define Y_LED__PC2 CYREG_GPIO_PRT2_PC2
#define Y_LED__PORT 2u
#define Y_LED__PS CYREG_GPIO_PRT2_PS
#define Y_LED__SHIFT 3u

/* LED_PWM */
#define LED_PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define LED_PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define LED_PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define LED_PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define LED_PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define LED_PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define LED_PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define LED_PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define LED_PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define LED_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define LED_PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define LED_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* LED_SEL */
#define LED_SEL_Sync_ctrl_reg__0__MASK 0x01u
#define LED_SEL_Sync_ctrl_reg__0__POS 0
#define LED_SEL_Sync_ctrl_reg__1__MASK 0x02u
#define LED_SEL_Sync_ctrl_reg__1__POS 1
#define LED_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define LED_SEL_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL3
#define LED_SEL_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define LED_SEL_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL3
#define LED_SEL_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define LED_SEL_Sync_ctrl_reg__MASK 0x03u
#define LED_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define LED_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define LED_SEL_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK3

/* PWM_CLK */
#define PWM_CLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL13
#define PWM_CLK__DIV_ID 0x00000041u
#define PWM_CLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define PWM_CLK__PA_DIV_ID 0x000000FFu

/* PhsANeg */
#define PhsANeg__0__DR CYREG_GPIO_PRT3_DR
#define PhsANeg__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PhsANeg__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PhsANeg__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PhsANeg__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PhsANeg__0__HSIOM_MASK 0x000000F0u
#define PhsANeg__0__HSIOM_SHIFT 4u
#define PhsANeg__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PhsANeg__0__INTR CYREG_GPIO_PRT3_INTR
#define PhsANeg__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PhsANeg__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define PhsANeg__0__MASK 0x02u
#define PhsANeg__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PhsANeg__0__OUT_SEL_SHIFT 2u
#define PhsANeg__0__OUT_SEL_VAL 0u
#define PhsANeg__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PhsANeg__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PhsANeg__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PhsANeg__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PhsANeg__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PhsANeg__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PhsANeg__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PhsANeg__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PhsANeg__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PhsANeg__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PhsANeg__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PhsANeg__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PhsANeg__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PhsANeg__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PhsANeg__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PhsANeg__0__PC CYREG_GPIO_PRT3_PC
#define PhsANeg__0__PC2 CYREG_GPIO_PRT3_PC2
#define PhsANeg__0__PORT 3u
#define PhsANeg__0__PS CYREG_GPIO_PRT3_PS
#define PhsANeg__0__SHIFT 1u
#define PhsANeg__DR CYREG_GPIO_PRT3_DR
#define PhsANeg__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PhsANeg__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PhsANeg__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PhsANeg__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PhsANeg__INTR CYREG_GPIO_PRT3_INTR
#define PhsANeg__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PhsANeg__INTSTAT CYREG_GPIO_PRT3_INTR
#define PhsANeg__MASK 0x02u
#define PhsANeg__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PhsANeg__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PhsANeg__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PhsANeg__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PhsANeg__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PhsANeg__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PhsANeg__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PhsANeg__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PhsANeg__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PhsANeg__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PhsANeg__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PhsANeg__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PhsANeg__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PhsANeg__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PhsANeg__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PhsANeg__PC CYREG_GPIO_PRT3_PC
#define PhsANeg__PC2 CYREG_GPIO_PRT3_PC2
#define PhsANeg__PORT 3u
#define PhsANeg__PS CYREG_GPIO_PRT3_PS
#define PhsANeg__SHIFT 1u

/* PhsAPos */
#define PhsAPos__0__DR CYREG_GPIO_PRT3_DR
#define PhsAPos__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PhsAPos__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PhsAPos__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PhsAPos__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PhsAPos__0__HSIOM_MASK 0x0000000Fu
#define PhsAPos__0__HSIOM_SHIFT 0u
#define PhsAPos__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PhsAPos__0__INTR CYREG_GPIO_PRT3_INTR
#define PhsAPos__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PhsAPos__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define PhsAPos__0__MASK 0x01u
#define PhsAPos__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PhsAPos__0__OUT_SEL_SHIFT 0u
#define PhsAPos__0__OUT_SEL_VAL 2u
#define PhsAPos__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PhsAPos__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PhsAPos__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PhsAPos__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PhsAPos__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PhsAPos__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PhsAPos__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PhsAPos__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PhsAPos__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PhsAPos__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PhsAPos__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PhsAPos__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PhsAPos__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PhsAPos__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PhsAPos__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PhsAPos__0__PC CYREG_GPIO_PRT3_PC
#define PhsAPos__0__PC2 CYREG_GPIO_PRT3_PC2
#define PhsAPos__0__PORT 3u
#define PhsAPos__0__PS CYREG_GPIO_PRT3_PS
#define PhsAPos__0__SHIFT 0u
#define PhsAPos__DR CYREG_GPIO_PRT3_DR
#define PhsAPos__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PhsAPos__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PhsAPos__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PhsAPos__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PhsAPos__INTR CYREG_GPIO_PRT3_INTR
#define PhsAPos__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PhsAPos__INTSTAT CYREG_GPIO_PRT3_INTR
#define PhsAPos__MASK 0x01u
#define PhsAPos__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PhsAPos__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PhsAPos__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PhsAPos__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PhsAPos__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PhsAPos__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PhsAPos__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PhsAPos__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PhsAPos__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PhsAPos__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PhsAPos__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PhsAPos__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PhsAPos__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PhsAPos__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PhsAPos__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PhsAPos__PC CYREG_GPIO_PRT3_PC
#define PhsAPos__PC2 CYREG_GPIO_PRT3_PC2
#define PhsAPos__PORT 3u
#define PhsAPos__PS CYREG_GPIO_PRT3_PS
#define PhsAPos__SHIFT 0u

/* PhsBNeg */
#define PhsBNeg__0__DR CYREG_GPIO_PRT0_DR
#define PhsBNeg__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PhsBNeg__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PhsBNeg__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PhsBNeg__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PhsBNeg__0__HSIOM_MASK 0x0000F000u
#define PhsBNeg__0__HSIOM_SHIFT 12u
#define PhsBNeg__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PhsBNeg__0__INTR CYREG_GPIO_PRT0_INTR
#define PhsBNeg__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PhsBNeg__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define PhsBNeg__0__MASK 0x08u
#define PhsBNeg__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define PhsBNeg__0__OUT_SEL_SHIFT 6u
#define PhsBNeg__0__OUT_SEL_VAL 2u
#define PhsBNeg__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PhsBNeg__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PhsBNeg__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PhsBNeg__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PhsBNeg__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PhsBNeg__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PhsBNeg__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PhsBNeg__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PhsBNeg__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PhsBNeg__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PhsBNeg__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PhsBNeg__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PhsBNeg__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PhsBNeg__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PhsBNeg__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PhsBNeg__0__PC CYREG_GPIO_PRT0_PC
#define PhsBNeg__0__PC2 CYREG_GPIO_PRT0_PC2
#define PhsBNeg__0__PORT 0u
#define PhsBNeg__0__PS CYREG_GPIO_PRT0_PS
#define PhsBNeg__0__SHIFT 3u
#define PhsBNeg__DR CYREG_GPIO_PRT0_DR
#define PhsBNeg__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PhsBNeg__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PhsBNeg__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PhsBNeg__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PhsBNeg__INTR CYREG_GPIO_PRT0_INTR
#define PhsBNeg__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PhsBNeg__INTSTAT CYREG_GPIO_PRT0_INTR
#define PhsBNeg__MASK 0x08u
#define PhsBNeg__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PhsBNeg__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PhsBNeg__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PhsBNeg__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PhsBNeg__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PhsBNeg__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PhsBNeg__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PhsBNeg__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PhsBNeg__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PhsBNeg__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PhsBNeg__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PhsBNeg__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PhsBNeg__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PhsBNeg__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PhsBNeg__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PhsBNeg__PC CYREG_GPIO_PRT0_PC
#define PhsBNeg__PC2 CYREG_GPIO_PRT0_PC2
#define PhsBNeg__PORT 0u
#define PhsBNeg__PS CYREG_GPIO_PRT0_PS
#define PhsBNeg__SHIFT 3u

/* PhsBPos */
#define PhsBPos__0__DR CYREG_GPIO_PRT0_DR
#define PhsBPos__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PhsBPos__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PhsBPos__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PhsBPos__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PhsBPos__0__HSIOM_MASK 0x00000F00u
#define PhsBPos__0__HSIOM_SHIFT 8u
#define PhsBPos__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PhsBPos__0__INTR CYREG_GPIO_PRT0_INTR
#define PhsBPos__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PhsBPos__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define PhsBPos__0__MASK 0x04u
#define PhsBPos__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define PhsBPos__0__OUT_SEL_SHIFT 4u
#define PhsBPos__0__OUT_SEL_VAL 3u
#define PhsBPos__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PhsBPos__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PhsBPos__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PhsBPos__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PhsBPos__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PhsBPos__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PhsBPos__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PhsBPos__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PhsBPos__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PhsBPos__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PhsBPos__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PhsBPos__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PhsBPos__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PhsBPos__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PhsBPos__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PhsBPos__0__PC CYREG_GPIO_PRT0_PC
#define PhsBPos__0__PC2 CYREG_GPIO_PRT0_PC2
#define PhsBPos__0__PORT 0u
#define PhsBPos__0__PS CYREG_GPIO_PRT0_PS
#define PhsBPos__0__SHIFT 2u
#define PhsBPos__DR CYREG_GPIO_PRT0_DR
#define PhsBPos__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PhsBPos__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PhsBPos__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PhsBPos__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PhsBPos__INTR CYREG_GPIO_PRT0_INTR
#define PhsBPos__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PhsBPos__INTSTAT CYREG_GPIO_PRT0_INTR
#define PhsBPos__MASK 0x04u
#define PhsBPos__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PhsBPos__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PhsBPos__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PhsBPos__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PhsBPos__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PhsBPos__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PhsBPos__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PhsBPos__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PhsBPos__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PhsBPos__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PhsBPos__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PhsBPos__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PhsBPos__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PhsBPos__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PhsBPos__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PhsBPos__PC CYREG_GPIO_PRT0_PC
#define PhsBPos__PC2 CYREG_GPIO_PRT0_PC2
#define PhsBPos__PORT 0u
#define PhsBPos__PS CYREG_GPIO_PRT0_PS
#define PhsBPos__SHIFT 2u

/* RTC_INT */
#define RTC_INT__0__DR CYREG_GPIO_PRT5_DR
#define RTC_INT__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define RTC_INT__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define RTC_INT__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define RTC_INT__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define RTC_INT__0__HSIOM_MASK 0x00F00000u
#define RTC_INT__0__HSIOM_SHIFT 20u
#define RTC_INT__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define RTC_INT__0__INTR CYREG_GPIO_PRT5_INTR
#define RTC_INT__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define RTC_INT__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define RTC_INT__0__MASK 0x20u
#define RTC_INT__0__PC CYREG_GPIO_PRT5_PC
#define RTC_INT__0__PC2 CYREG_GPIO_PRT5_PC2
#define RTC_INT__0__PORT 5u
#define RTC_INT__0__PS CYREG_GPIO_PRT5_PS
#define RTC_INT__0__SHIFT 5u
#define RTC_INT__DR CYREG_GPIO_PRT5_DR
#define RTC_INT__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define RTC_INT__DR_INV CYREG_GPIO_PRT5_DR_INV
#define RTC_INT__DR_SET CYREG_GPIO_PRT5_DR_SET
#define RTC_INT__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define RTC_INT__INTR CYREG_GPIO_PRT5_INTR
#define RTC_INT__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define RTC_INT__INTSTAT CYREG_GPIO_PRT5_INTR
#define RTC_INT__MASK 0x20u
#define RTC_INT__PC CYREG_GPIO_PRT5_PC
#define RTC_INT__PC2 CYREG_GPIO_PRT5_PC2
#define RTC_INT__PORT 5u
#define RTC_INT__PS CYREG_GPIO_PRT5_PS
#define RTC_INT__SHIFT 5u
#define RTC_INT__SNAP CYREG_GPIO_PRT5_INTR
#define RTC_INT_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define RTC_INT_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define RTC_INT_ISR__INTC_MASK 0x02u
#define RTC_INT_ISR__INTC_NUMBER 1u
#define RTC_INT_ISR__INTC_PRIOR_MASK 0xC000u
#define RTC_INT_ISR__INTC_PRIOR_NUM 3u
#define RTC_INT_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define RTC_INT_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define RTC_INT_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SPEAKER */
#define SPEAKER__0__DR CYREG_GPIO_PRT3_DR
#define SPEAKER__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SPEAKER__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SPEAKER__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SPEAKER__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SPEAKER__0__HSIOM_MASK 0x000F0000u
#define SPEAKER__0__HSIOM_SHIFT 16u
#define SPEAKER__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SPEAKER__0__INTR CYREG_GPIO_PRT3_INTR
#define SPEAKER__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SPEAKER__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define SPEAKER__0__MASK 0x10u
#define SPEAKER__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define SPEAKER__0__OUT_SEL_SHIFT 8u
#define SPEAKER__0__OUT_SEL_VAL -1u
#define SPEAKER__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPEAKER__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPEAKER__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPEAKER__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPEAKER__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPEAKER__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPEAKER__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPEAKER__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPEAKER__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPEAKER__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPEAKER__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPEAKER__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPEAKER__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPEAKER__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPEAKER__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPEAKER__0__PC CYREG_GPIO_PRT3_PC
#define SPEAKER__0__PC2 CYREG_GPIO_PRT3_PC2
#define SPEAKER__0__PORT 3u
#define SPEAKER__0__PS CYREG_GPIO_PRT3_PS
#define SPEAKER__0__SHIFT 4u
#define SPEAKER__DR CYREG_GPIO_PRT3_DR
#define SPEAKER__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SPEAKER__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SPEAKER__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SPEAKER__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SPEAKER__INTR CYREG_GPIO_PRT3_INTR
#define SPEAKER__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SPEAKER__INTSTAT CYREG_GPIO_PRT3_INTR
#define SPEAKER__MASK 0x10u
#define SPEAKER__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPEAKER__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPEAKER__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPEAKER__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPEAKER__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPEAKER__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPEAKER__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPEAKER__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPEAKER__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPEAKER__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPEAKER__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPEAKER__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPEAKER__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPEAKER__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPEAKER__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPEAKER__PC CYREG_GPIO_PRT3_PC
#define SPEAKER__PC2 CYREG_GPIO_PRT3_PC2
#define SPEAKER__PORT 3u
#define SPEAKER__PS CYREG_GPIO_PRT3_PS
#define SPEAKER__SHIFT 4u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* RTC_COT_IN */
#define RTC_COT_IN__0__DR CYREG_GPIO_PRT5_DR
#define RTC_COT_IN__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define RTC_COT_IN__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define RTC_COT_IN__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define RTC_COT_IN__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define RTC_COT_IN__0__HSIOM_MASK 0x0000F000u
#define RTC_COT_IN__0__HSIOM_SHIFT 12u
#define RTC_COT_IN__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define RTC_COT_IN__0__INTR CYREG_GPIO_PRT5_INTR
#define RTC_COT_IN__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define RTC_COT_IN__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define RTC_COT_IN__0__MASK 0x08u
#define RTC_COT_IN__0__PC CYREG_GPIO_PRT5_PC
#define RTC_COT_IN__0__PC2 CYREG_GPIO_PRT5_PC2
#define RTC_COT_IN__0__PORT 5u
#define RTC_COT_IN__0__PS CYREG_GPIO_PRT5_PS
#define RTC_COT_IN__0__SHIFT 3u
#define RTC_COT_IN__DR CYREG_GPIO_PRT5_DR
#define RTC_COT_IN__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define RTC_COT_IN__DR_INV CYREG_GPIO_PRT5_DR_INV
#define RTC_COT_IN__DR_SET CYREG_GPIO_PRT5_DR_SET
#define RTC_COT_IN__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define RTC_COT_IN__INTR CYREG_GPIO_PRT5_INTR
#define RTC_COT_IN__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define RTC_COT_IN__INTSTAT CYREG_GPIO_PRT5_INTR
#define RTC_COT_IN__MASK 0x08u
#define RTC_COT_IN__PC CYREG_GPIO_PRT5_PC
#define RTC_COT_IN__PC2 CYREG_GPIO_PRT5_PC2
#define RTC_COT_IN__PORT 5u
#define RTC_COT_IN__PS CYREG_GPIO_PRT5_PS
#define RTC_COT_IN__SHIFT 3u

/* Miscellaneous */
#define CY_PROJECT_NAME "AutomaticPetFeeder"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
