Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Oct 09 17:24:22 2023

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   J1<0>_IBUF
   J1<3>_IBUF
   J2<2>_IBUF
   J2<3>_IBUF


