Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Nov 14 15:03:24 2025
| Host         : laptop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hfrisc_soc_timing_summary_routed.rpt -pb hfrisc_soc_timing_summary_routed.pb -rpx hfrisc_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : hfrisc_soc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
HPDR-1     Warning           Port pin direction inconsistency                           1           
LUTAR-1    Warning           LUT drives async reset alert                               2           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 8           
TIMING-18  Warning           Missing input or output delay                              3           
TIMING-20  Warning           Non-clocked latch                                          1           
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5098)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44083)
5. checking no_input_delay (35)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5098)
---------------------------
 There are 5051 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: kb_axis_core1/ps2_keyboard/debounce_ps2_clk/result_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_axis_core1/tvalid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: vga_core/vga/freq_div/clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44083)
----------------------------------------------------
 There are 44083 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.688        0.000                      0                   44        0.187        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.688        0.000                      0                   44        0.187        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.856ns (22.253%)  route 2.991ns (77.747%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 f  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.877     6.742    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X20Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.866 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.300     7.165    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=19, routed)          1.123     8.413    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X20Y34         LUT2 (Prop_lut2_I1_O)        0.152     8.565 r  vga_core/vga/freq_div/count[9]_i_1__0/O
                         net (fo=10, routed)          0.691     9.255    vga_core/vga/hsync_gen/E[0]
    SLICE_X21Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.679    15.101    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[5]/C
                         clock pessimism              0.284    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X21Y31         FDCE (Setup_fdce_C_CE)      -0.407    14.943    vga_core/vga/hsync_gen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.994ns (25.907%)  route 2.843ns (74.093%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.807     5.410    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.419     5.829 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=4, routed)           0.465     6.294    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.593 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.574     7.167    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.291 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=19, routed)          1.123     8.414    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X20Y34         LUT2 (Prop_lut2_I1_O)        0.152     8.566 r  vga_core/vga/freq_div/count[9]_i_1__0/O
                         net (fo=10, routed)          0.681     9.246    vga_core/vga/hsync_gen/E[0]
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.681    15.103    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
                         clock pessimism              0.284    15.388    
                         clock uncertainty           -0.035    15.352    
    SLICE_X21Y32         FDCE (Setup_fdce_C_CE)      -0.407    14.945    vga_core/vga/hsync_gen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.994ns (25.907%)  route 2.843ns (74.093%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.807     5.410    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.419     5.829 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=4, routed)           0.465     6.294    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.593 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.574     7.167    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.291 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=19, routed)          1.123     8.414    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X20Y34         LUT2 (Prop_lut2_I1_O)        0.152     8.566 r  vga_core/vga/freq_div/count[9]_i_1__0/O
                         net (fo=10, routed)          0.681     9.246    vga_core/vga/hsync_gen/E[0]
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.681    15.103    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[1]/C
                         clock pessimism              0.284    15.388    
                         clock uncertainty           -0.035    15.352    
    SLICE_X21Y32         FDCE (Setup_fdce_C_CE)      -0.407    14.945    vga_core/vga/hsync_gen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.994ns (25.907%)  route 2.843ns (74.093%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.807     5.410    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.419     5.829 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=4, routed)           0.465     6.294    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.593 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.574     7.167    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.291 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=19, routed)          1.123     8.414    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X20Y34         LUT2 (Prop_lut2_I1_O)        0.152     8.566 r  vga_core/vga/freq_div/count[9]_i_1__0/O
                         net (fo=10, routed)          0.681     9.246    vga_core/vga/hsync_gen/E[0]
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.681    15.103    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[2]/C
                         clock pessimism              0.284    15.388    
                         clock uncertainty           -0.035    15.352    
    SLICE_X21Y32         FDCE (Setup_fdce_C_CE)      -0.407    14.945    vga_core/vga/hsync_gen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.994ns (25.907%)  route 2.843ns (74.093%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.807     5.410    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.419     5.829 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=4, routed)           0.465     6.294    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.593 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.574     7.167    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.291 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=19, routed)          1.123     8.414    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X20Y34         LUT2 (Prop_lut2_I1_O)        0.152     8.566 r  vga_core/vga/freq_div/count[9]_i_1__0/O
                         net (fo=10, routed)          0.681     9.246    vga_core/vga/hsync_gen/E[0]
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.681    15.103    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/C
                         clock pessimism              0.284    15.388    
                         clock uncertainty           -0.035    15.352    
    SLICE_X21Y32         FDCE (Setup_fdce_C_CE)      -0.407    14.945    vga_core/vga/hsync_gen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.994ns (26.176%)  route 2.803ns (73.824%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.807     5.410    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.419     5.829 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=4, routed)           0.465     6.294    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.593 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.574     7.167    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.291 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=19, routed)          1.123     8.414    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X20Y34         LUT2 (Prop_lut2_I1_O)        0.152     8.566 r  vga_core/vga/freq_div/count[9]_i_1__0/O
                         net (fo=10, routed)          0.641     9.207    vga_core/vga/hsync_gen/E[0]
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.678    15.100    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
                         clock pessimism              0.284    15.385    
                         clock uncertainty           -0.035    15.349    
    SLICE_X20Y30         FDCE (Setup_fdce_C_CE)      -0.407    14.942    vga_core/vga/hsync_gen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.994ns (26.176%)  route 2.803ns (73.824%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.807     5.410    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.419     5.829 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=4, routed)           0.465     6.294    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.593 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.574     7.167    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.291 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=19, routed)          1.123     8.414    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X20Y34         LUT2 (Prop_lut2_I1_O)        0.152     8.566 r  vga_core/vga/freq_div/count[9]_i_1__0/O
                         net (fo=10, routed)          0.641     9.207    vga_core/vga/hsync_gen/E[0]
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.678    15.100    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C
                         clock pessimism              0.284    15.385    
                         clock uncertainty           -0.035    15.349    
    SLICE_X20Y30         FDCE (Setup_fdce_C_CE)      -0.407    14.942    vga_core/vga/hsync_gen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.856ns (23.405%)  route 2.801ns (76.595%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 f  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.877     6.742    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X20Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.866 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.300     7.165    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=19, routed)          1.123     8.413    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X20Y34         LUT2 (Prop_lut2_I1_O)        0.152     8.565 r  vga_core/vga/freq_div/count[9]_i_1__0/O
                         net (fo=10, routed)          0.501     9.066    vga_core/vga/hsync_gen/E[0]
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.679    15.101    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[8]/C
                         clock pessimism              0.284    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X20Y31         FDCE (Setup_fdce_C_CE)      -0.407    14.943    vga_core/vga/hsync_gen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.856ns (23.405%)  route 2.801ns (76.595%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 f  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.877     6.742    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X20Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.866 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.300     7.165    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=19, routed)          1.123     8.413    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X20Y34         LUT2 (Prop_lut2_I1_O)        0.152     8.565 r  vga_core/vga/freq_div/count[9]_i_1__0/O
                         net (fo=10, routed)          0.501     9.066    vga_core/vga/hsync_gen/E[0]
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.679    15.101    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
                         clock pessimism              0.284    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X20Y31         FDCE (Setup_fdce_C_CE)      -0.407    14.943    vga_core/vga/hsync_gen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.994ns (27.252%)  route 2.653ns (72.748%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.807     5.410    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.419     5.829 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=4, routed)           0.465     6.294    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.299     6.593 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.574     7.167    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.291 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=19, routed)          1.123     8.414    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X20Y34         LUT2 (Prop_lut2_I1_O)        0.152     8.566 r  vga_core/vga/freq_div/count[9]_i_1__0/O
                         net (fo=10, routed)          0.491     9.057    vga_core/vga/hsync_gen/E[0]
    SLICE_X20Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.681    15.103    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/C
                         clock pessimism              0.284    15.388    
                         clock uncertainty           -0.035    15.352    
    SLICE_X20Y32         FDCE (Setup_fdce_C_CE)      -0.407    14.945    vga_core/vga/hsync_gen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_core/vga/hsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.943%)  route 0.105ns (36.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.554    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  vga_core/vga/hsync_gen/count_reg[3]/Q
                         net (fo=10, routed)          0.105     1.800    vga_core/vga/hsync_gen/count_reg[3]
    SLICE_X20Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  vga_core/vga/hsync_gen/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    vga_core/vga/hsync_gen/p_0_in[4]
    SLICE_X20Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.073    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/C
                         clock pessimism             -0.506     1.567    
    SLICE_X20Y32         FDCE (Hold_fdce_C_D)         0.091     1.658    vga_core/vga/hsync_gen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.046%)  route 0.158ns (45.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y36         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[4]/Q
                         net (fo=9, routed)           0.158     1.855    vga_core/vga/vsync_gen/count_reg[4]
    SLICE_X21Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  vga_core/vga/vsync_gen/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.900    vga_core/vga/vsync_gen/p_0_in__0[5]
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.076    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[5]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X21Y35         FDCE (Hold_fdce_C_D)         0.092     1.663    vga_core/vga/vsync_gen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_core/vga/freq_div/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/freq_div/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/freq_div/clk_i_IBUF_BUFG
    SLICE_X19Y34         FDCE                                         r  vga_core/vga/freq_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/freq_div/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.865    vga_core/vga/freq_div/count[0]
    SLICE_X19Y34         LUT2 (Prop_lut2_I0_O)        0.042     1.907 r  vga_core/vga/freq_div/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    vga_core/vga/freq_div/count[1]_i_1_n_0
    SLICE_X19Y34         FDCE                                         r  vga_core/vga/freq_div/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.910     2.075    vga_core/vga/freq_div/clk_i_IBUF_BUFG
    SLICE_X19Y34         FDCE                                         r  vga_core/vga/freq_div/count_reg[1]/C
                         clock pessimism             -0.519     1.556    
    SLICE_X19Y34         FDCE (Hold_fdce_C_D)         0.107     1.663    vga_core/vga/freq_div/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.366%)  route 0.183ns (49.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.637     1.557    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y37         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  vga_core/vga/vsync_gen/count_reg[2]/Q
                         net (fo=9, routed)           0.183     1.881    vga_core/vga/vsync_gen/count_reg[2]
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.926 r  vga_core/vga/vsync_gen/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.926    vga_core/vga/vsync_gen/p_0_in__0[4]
    SLICE_X20Y36         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.076    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y36         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X20Y36         FDCE (Hold_fdce_C_D)         0.092     1.663    vga_core/vga/vsync_gen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_core/vga/freq_div/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/freq_div/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/freq_div/clk_i_IBUF_BUFG
    SLICE_X19Y34         FDCE                                         r  vga_core/vga/freq_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141     1.697 f  vga_core/vga/freq_div/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.865    vga_core/vga/freq_div/count[0]
    SLICE_X19Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.910 r  vga_core/vga/freq_div/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    vga_core/vga/freq_div/count[0]_i_1_n_0
    SLICE_X19Y34         FDCE                                         r  vga_core/vga/freq_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.910     2.075    vga_core/vga/freq_div/clk_i_IBUF_BUFG
    SLICE_X19Y34         FDCE                                         r  vga_core/vga/freq_div/count_reg[0]/C
                         clock pessimism             -0.519     1.556    
    SLICE_X19Y34         FDCE (Hold_fdce_C_D)         0.091     1.647    vga_core/vga/freq_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.382%)  route 0.191ns (50.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.554    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          0.191     1.886    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.931 r  vga_core/vga/hsync_gen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.931    vga_core/vga/hsync_gen/p_0_in[5]
    SLICE_X21Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.072    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[5]/C
                         clock pessimism             -0.505     1.567    
    SLICE_X21Y31         FDCE (Hold_fdce_C_D)         0.091     1.658    vga_core/vga/hsync_gen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[8]/Q
                         net (fo=4, routed)           0.197     1.894    vga_core/vga/vsync_gen/count_reg[8]
    SLICE_X20Y35         LUT5 (Prop_lut5_I3_O)        0.042     1.936 r  vga_core/vga/vsync_gen/count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.936    vga_core/vga/vsync_gen/p_0_in__0[9]
    SLICE_X20Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.076    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[9]/C
                         clock pessimism             -0.520     1.556    
    SLICE_X20Y35         FDCE (Hold_fdce_C_D)         0.107     1.663    vga_core/vga/vsync_gen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.554    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          0.203     1.898    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.042     1.940 r  vga_core/vga/hsync_gen/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.940    vga_core/vga/hsync_gen/p_0_in[1]
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.073    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[1]/C
                         clock pessimism             -0.519     1.554    
    SLICE_X21Y32         FDCE (Hold_fdce_C_D)         0.107     1.661    vga_core/vga/hsync_gen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.483    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clock_reg/Q
                         net (fo=2, routed)           0.185     1.809    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  clock_i_1/O
                         net (fo=1, routed)           0.000     1.854    clock_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.382%)  route 0.191ns (50.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.554    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          0.191     1.886    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X21Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.931 r  vga_core/vga/hsync_gen/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.931    vga_core/vga/hsync_gen/p_0_in[3]
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.073    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/C
                         clock pessimism             -0.519     1.554    
    SLICE_X21Y32         FDCE (Hold_fdce_C_D)         0.092     1.646    vga_core/vga/hsync_gen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y34    vga_core/vga/freq_div/clk_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X19Y34    vga_core/vga/freq_div/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X19Y34    vga_core/vga/freq_div/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y32    vga_core/vga/hsync_gen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y32    vga_core/vga/hsync_gen/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y32    vga_core/vga/hsync_gen/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y32    vga_core/vga/hsync_gen/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y32    vga_core/vga/hsync_gen/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y34    vga_core/vga/freq_div/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y34    vga_core/vga/freq_div/clk_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y34    vga_core/vga/freq_div/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y34    vga_core/vga/freq_div/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y34    vga_core/vga/freq_div/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y34    vga_core/vga/freq_div/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y32    vga_core/vga/hsync_gen/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y32    vga_core/vga/hsync_gen/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y34    vga_core/vga/freq_div/clk_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y34    vga_core/vga/freq_div/clk_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y34    vga_core/vga/freq_div/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y34    vga_core/vga/freq_div/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y34    vga_core/vga/freq_div/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y34    vga_core/vga/freq_div/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y32    vga_core/vga/hsync_gen/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y32    vga_core/vga/hsync_gen/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         44127 Endpoints
Min Delay         44127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_30_31__0/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.914ns  (logic 4.018ns (14.929%)  route 22.896ns (85.071%))
  Logic Levels:           23  (CARRY4=8 FDCE=1 LUT3=1 LUT5=3 LUT6=9 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=54, routed)          2.865     3.321    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X56Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.445 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=5, routed)           1.393     4.839    processor/core/register_bank/read_data20[3]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.150     4.989 r  processor/core/register_bank/RAMB16_S9_inst0_i_160/O
                         net (fo=1, routed)           0.409     5.397    processor/core/register_bank/RAMB16_S9_inst0_i_160_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.326     5.723 r  processor/core/register_bank/RAMB16_S9_inst0_i_95/O
                         net (fo=80, routed)          2.699     8.422    processor/core/alu/registers_reg_r1_0_15_0_5_i_77_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  processor/core/alu/registers_reg_r1_0_15_0_5_i_99/O
                         net (fo=1, routed)           0.000     8.546    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_74_1[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.947 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.947    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  processor/core/register_bank/RAMB16_S9_inst0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.061    processor/core/register_bank/RAMB16_S9_inst0_i_89_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  processor/core/register_bank/RAMB16_S9_inst0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.175    processor/core/register_bank/RAMB16_S9_inst0_i_68_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.289    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.517    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  processor/core/register_bank/periph_data_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.631    processor/core/alu/CO[0]
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.965 r  processor/core/alu/periph_data_reg[31]_i_31/O[1]
                         net (fo=1, routed)           0.472    10.437    processor/core/register_bank/O[1]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.303    10.740 r  processor/core/register_bank/periph_data[31]_i_20/O
                         net (fo=1, routed)           0.917    11.658    processor/core/register_bank/periph_data[31]_i_20_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  processor/core/register_bank/periph_data[31]_i_5/O
                         net (fo=5, routed)           2.167    13.949    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  processor/core/register_bank/periph_dly_i_2/O
                         net (fo=2, routed)           1.097    15.170    processor/core/register_bank/periph_dly_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.294 f  processor/core/register_bank/imm_u_r[13]_i_7/O
                         net (fo=10, routed)          1.317    16.611    processor/core/register_bank/imm_u_r[13]_i_7_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.735 f  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=39, routed)          2.346    19.081    processor/core/register_bank/ext_periph_dly_axis_reg
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124    19.205 r  processor/core/register_bank/inst_reg[31]_i_5/O
                         net (fo=1, routed)           0.949    20.154    boot_ram/inst_reg_reg[31]_1
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124    20.278 r  boot_ram/inst_reg[31]_i_2/O
                         net (fo=4, routed)           1.815    22.094    processor/int_control/inst_reg_reg[31]_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.218 r  processor/int_control/registers_reg_r1_0_15_6_11_i_20/O
                         net (fo=2, routed)           1.120    23.337    processor/core/register_bank/data_in_cpu[31]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.461 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7/O
                         net (fo=25, routed)          1.961    25.422    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.546 r  processor/core/register_bank/registers_reg_r1_0_15_30_31__0_i_1/O
                         net (fo=4, routed)           1.368    26.914    processor/core/register_bank/registers_reg_r1_0_15_30_31__0/D
    SLICE_X50Y68         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_30_31__0/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.914ns  (logic 4.018ns (14.929%)  route 22.896ns (85.071%))
  Logic Levels:           23  (CARRY4=8 FDCE=1 LUT3=1 LUT5=3 LUT6=9 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=54, routed)          2.865     3.321    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X56Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.445 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=5, routed)           1.393     4.839    processor/core/register_bank/read_data20[3]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.150     4.989 r  processor/core/register_bank/RAMB16_S9_inst0_i_160/O
                         net (fo=1, routed)           0.409     5.397    processor/core/register_bank/RAMB16_S9_inst0_i_160_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.326     5.723 r  processor/core/register_bank/RAMB16_S9_inst0_i_95/O
                         net (fo=80, routed)          2.699     8.422    processor/core/alu/registers_reg_r1_0_15_0_5_i_77_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  processor/core/alu/registers_reg_r1_0_15_0_5_i_99/O
                         net (fo=1, routed)           0.000     8.546    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_74_1[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.947 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.947    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  processor/core/register_bank/RAMB16_S9_inst0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.061    processor/core/register_bank/RAMB16_S9_inst0_i_89_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  processor/core/register_bank/RAMB16_S9_inst0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.175    processor/core/register_bank/RAMB16_S9_inst0_i_68_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.289    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.517    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  processor/core/register_bank/periph_data_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.631    processor/core/alu/CO[0]
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.965 r  processor/core/alu/periph_data_reg[31]_i_31/O[1]
                         net (fo=1, routed)           0.472    10.437    processor/core/register_bank/O[1]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.303    10.740 r  processor/core/register_bank/periph_data[31]_i_20/O
                         net (fo=1, routed)           0.917    11.658    processor/core/register_bank/periph_data[31]_i_20_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  processor/core/register_bank/periph_data[31]_i_5/O
                         net (fo=5, routed)           2.167    13.949    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  processor/core/register_bank/periph_dly_i_2/O
                         net (fo=2, routed)           1.097    15.170    processor/core/register_bank/periph_dly_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.294 f  processor/core/register_bank/imm_u_r[13]_i_7/O
                         net (fo=10, routed)          1.317    16.611    processor/core/register_bank/imm_u_r[13]_i_7_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.735 f  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=39, routed)          2.346    19.081    processor/core/register_bank/ext_periph_dly_axis_reg
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124    19.205 r  processor/core/register_bank/inst_reg[31]_i_5/O
                         net (fo=1, routed)           0.949    20.154    boot_ram/inst_reg_reg[31]_1
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124    20.278 r  boot_ram/inst_reg[31]_i_2/O
                         net (fo=4, routed)           1.815    22.094    processor/int_control/inst_reg_reg[31]_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.218 r  processor/int_control/registers_reg_r1_0_15_6_11_i_20/O
                         net (fo=2, routed)           1.120    23.337    processor/core/register_bank/data_in_cpu[31]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.461 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7/O
                         net (fo=25, routed)          1.961    25.422    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.546 r  processor/core/register_bank/registers_reg_r1_0_15_30_31__0_i_1/O
                         net (fo=4, routed)           1.368    26.914    processor/core/register_bank/registers_reg_r1_0_15_30_31__0/D
    SLICE_X50Y68         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.659ns  (logic 4.254ns (15.957%)  route 22.405ns (84.043%))
  Logic Levels:           23  (CARRY4=8 FDCE=1 LUT3=1 LUT5=3 LUT6=9 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=54, routed)          2.865     3.321    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X56Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.445 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=5, routed)           1.393     4.839    processor/core/register_bank/read_data20[3]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.150     4.989 r  processor/core/register_bank/RAMB16_S9_inst0_i_160/O
                         net (fo=1, routed)           0.409     5.397    processor/core/register_bank/RAMB16_S9_inst0_i_160_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.326     5.723 r  processor/core/register_bank/RAMB16_S9_inst0_i_95/O
                         net (fo=80, routed)          2.699     8.422    processor/core/alu/registers_reg_r1_0_15_0_5_i_77_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  processor/core/alu/registers_reg_r1_0_15_0_5_i_99/O
                         net (fo=1, routed)           0.000     8.546    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_74_1[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.947 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.947    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  processor/core/register_bank/RAMB16_S9_inst0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.061    processor/core/register_bank/RAMB16_S9_inst0_i_89_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  processor/core/register_bank/RAMB16_S9_inst0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.175    processor/core/register_bank/RAMB16_S9_inst0_i_68_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.289    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.517    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  processor/core/register_bank/periph_data_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.631    processor/core/alu/CO[0]
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.965 r  processor/core/alu/periph_data_reg[31]_i_31/O[1]
                         net (fo=1, routed)           0.472    10.437    processor/core/register_bank/O[1]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.303    10.740 r  processor/core/register_bank/periph_data[31]_i_20/O
                         net (fo=1, routed)           0.917    11.658    processor/core/register_bank/periph_data[31]_i_20_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  processor/core/register_bank/periph_data[31]_i_5/O
                         net (fo=5, routed)           2.167    13.949    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  processor/core/register_bank/periph_dly_i_2/O
                         net (fo=2, routed)           1.097    15.170    processor/core/register_bank/periph_dly_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.294 f  processor/core/register_bank/imm_u_r[13]_i_7/O
                         net (fo=10, routed)          1.317    16.611    processor/core/register_bank/imm_u_r[13]_i_7_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.735 f  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=39, routed)          2.882    19.617    processor/core/register_bank/ext_periph_dly_axis_reg
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    19.741 r  processor/core/register_bank/inst_reg[26]_i_2/O
                         net (fo=1, routed)           1.088    20.829    processor/core/register_bank/inst_reg[26]_i_2_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124    20.953 r  processor/core/register_bank/inst_reg[26]_i_1/O
                         net (fo=6, routed)           1.936    22.888    processor/int_control/inst_reg_reg[26]_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.152    23.040 r  processor/int_control/registers_reg_r1_0_15_0_5_i_58/O
                         net (fo=2, routed)           0.724    23.765    processor/core/register_bank/data_in_cpu[26]
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.332    24.097 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_26/O
                         net (fo=1, routed)           0.797    24.894    processor/int_control/registers_reg_r2_0_15_0_5_1
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    25.018 r  processor/int_control/registers_reg_r1_0_15_0_5_i_5/O
                         net (fo=2, routed)           1.641    26.659    processor/core/register_bank/registers_reg_r2_0_15_0_5/DIB0
    SLICE_X56Y66         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_30_31__0/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.535ns  (logic 4.018ns (15.142%)  route 22.517ns (84.858%))
  Logic Levels:           23  (CARRY4=8 FDCE=1 LUT3=1 LUT5=3 LUT6=9 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=54, routed)          2.865     3.321    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X56Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.445 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=5, routed)           1.393     4.839    processor/core/register_bank/read_data20[3]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.150     4.989 r  processor/core/register_bank/RAMB16_S9_inst0_i_160/O
                         net (fo=1, routed)           0.409     5.397    processor/core/register_bank/RAMB16_S9_inst0_i_160_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.326     5.723 r  processor/core/register_bank/RAMB16_S9_inst0_i_95/O
                         net (fo=80, routed)          2.699     8.422    processor/core/alu/registers_reg_r1_0_15_0_5_i_77_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  processor/core/alu/registers_reg_r1_0_15_0_5_i_99/O
                         net (fo=1, routed)           0.000     8.546    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_74_1[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.947 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.947    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  processor/core/register_bank/RAMB16_S9_inst0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.061    processor/core/register_bank/RAMB16_S9_inst0_i_89_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  processor/core/register_bank/RAMB16_S9_inst0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.175    processor/core/register_bank/RAMB16_S9_inst0_i_68_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.289    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.517    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  processor/core/register_bank/periph_data_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.631    processor/core/alu/CO[0]
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.965 r  processor/core/alu/periph_data_reg[31]_i_31/O[1]
                         net (fo=1, routed)           0.472    10.437    processor/core/register_bank/O[1]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.303    10.740 r  processor/core/register_bank/periph_data[31]_i_20/O
                         net (fo=1, routed)           0.917    11.658    processor/core/register_bank/periph_data[31]_i_20_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  processor/core/register_bank/periph_data[31]_i_5/O
                         net (fo=5, routed)           2.167    13.949    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  processor/core/register_bank/periph_dly_i_2/O
                         net (fo=2, routed)           1.097    15.170    processor/core/register_bank/periph_dly_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.294 f  processor/core/register_bank/imm_u_r[13]_i_7/O
                         net (fo=10, routed)          1.317    16.611    processor/core/register_bank/imm_u_r[13]_i_7_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.735 f  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=39, routed)          2.346    19.081    processor/core/register_bank/ext_periph_dly_axis_reg
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124    19.205 r  processor/core/register_bank/inst_reg[31]_i_5/O
                         net (fo=1, routed)           0.949    20.154    boot_ram/inst_reg_reg[31]_1
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124    20.278 r  boot_ram/inst_reg[31]_i_2/O
                         net (fo=4, routed)           1.815    22.094    processor/int_control/inst_reg_reg[31]_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.218 r  processor/int_control/registers_reg_r1_0_15_6_11_i_20/O
                         net (fo=2, routed)           1.120    23.337    processor/core/register_bank/data_in_cpu[31]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.461 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7/O
                         net (fo=25, routed)          1.961    25.422    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.546 r  processor/core/register_bank/registers_reg_r1_0_15_30_31__0_i_1/O
                         net (fo=4, routed)           0.989    26.535    processor/core/register_bank/registers_reg_r2_0_15_30_31__0/D
    SLICE_X50Y68         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_24_29/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.529ns  (logic 4.018ns (15.146%)  route 22.511ns (84.854%))
  Logic Levels:           23  (CARRY4=8 FDCE=1 LUT3=1 LUT5=3 LUT6=9 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=54, routed)          2.865     3.321    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X56Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.445 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=5, routed)           1.393     4.839    processor/core/register_bank/read_data20[3]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.150     4.989 r  processor/core/register_bank/RAMB16_S9_inst0_i_160/O
                         net (fo=1, routed)           0.409     5.397    processor/core/register_bank/RAMB16_S9_inst0_i_160_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.326     5.723 r  processor/core/register_bank/RAMB16_S9_inst0_i_95/O
                         net (fo=80, routed)          2.699     8.422    processor/core/alu/registers_reg_r1_0_15_0_5_i_77_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  processor/core/alu/registers_reg_r1_0_15_0_5_i_99/O
                         net (fo=1, routed)           0.000     8.546    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_74_1[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.947 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.947    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  processor/core/register_bank/RAMB16_S9_inst0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.061    processor/core/register_bank/RAMB16_S9_inst0_i_89_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  processor/core/register_bank/RAMB16_S9_inst0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.175    processor/core/register_bank/RAMB16_S9_inst0_i_68_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.289    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.517    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  processor/core/register_bank/periph_data_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.631    processor/core/alu/CO[0]
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.965 r  processor/core/alu/periph_data_reg[31]_i_31/O[1]
                         net (fo=1, routed)           0.472    10.437    processor/core/register_bank/O[1]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.303    10.740 r  processor/core/register_bank/periph_data[31]_i_20/O
                         net (fo=1, routed)           0.917    11.658    processor/core/register_bank/periph_data[31]_i_20_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  processor/core/register_bank/periph_data[31]_i_5/O
                         net (fo=5, routed)           2.167    13.949    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  processor/core/register_bank/periph_dly_i_2/O
                         net (fo=2, routed)           1.097    15.170    processor/core/register_bank/periph_dly_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.294 f  processor/core/register_bank/imm_u_r[13]_i_7/O
                         net (fo=10, routed)          1.317    16.611    processor/core/register_bank/imm_u_r[13]_i_7_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.735 f  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=39, routed)          2.346    19.081    processor/core/register_bank/ext_periph_dly_axis_reg
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124    19.205 r  processor/core/register_bank/inst_reg[31]_i_5/O
                         net (fo=1, routed)           0.949    20.154    boot_ram/inst_reg_reg[31]_1
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124    20.278 r  boot_ram/inst_reg[31]_i_2/O
                         net (fo=4, routed)           1.815    22.094    processor/int_control/inst_reg_reg[31]_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.218 r  processor/int_control/registers_reg_r1_0_15_6_11_i_20/O
                         net (fo=2, routed)           1.120    23.337    processor/core/register_bank/data_in_cpu[31]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.461 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7/O
                         net (fo=25, routed)          2.162    25.624    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.748 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_1/O
                         net (fo=2, routed)           0.781    26.529    processor/core/register_bank/registers_reg_r1_0_15_24_29/DIA1
    SLICE_X56Y70         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.494ns  (logic 4.254ns (16.057%)  route 22.240ns (83.943%))
  Logic Levels:           23  (CARRY4=8 FDCE=1 LUT3=1 LUT5=3 LUT6=9 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=54, routed)          2.865     3.321    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X56Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.445 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=5, routed)           1.393     4.839    processor/core/register_bank/read_data20[3]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.150     4.989 r  processor/core/register_bank/RAMB16_S9_inst0_i_160/O
                         net (fo=1, routed)           0.409     5.397    processor/core/register_bank/RAMB16_S9_inst0_i_160_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.326     5.723 r  processor/core/register_bank/RAMB16_S9_inst0_i_95/O
                         net (fo=80, routed)          2.699     8.422    processor/core/alu/registers_reg_r1_0_15_0_5_i_77_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  processor/core/alu/registers_reg_r1_0_15_0_5_i_99/O
                         net (fo=1, routed)           0.000     8.546    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_74_1[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.947 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.947    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  processor/core/register_bank/RAMB16_S9_inst0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.061    processor/core/register_bank/RAMB16_S9_inst0_i_89_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  processor/core/register_bank/RAMB16_S9_inst0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.175    processor/core/register_bank/RAMB16_S9_inst0_i_68_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.289    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.517    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  processor/core/register_bank/periph_data_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.631    processor/core/alu/CO[0]
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.965 r  processor/core/alu/periph_data_reg[31]_i_31/O[1]
                         net (fo=1, routed)           0.472    10.437    processor/core/register_bank/O[1]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.303    10.740 r  processor/core/register_bank/periph_data[31]_i_20/O
                         net (fo=1, routed)           0.917    11.658    processor/core/register_bank/periph_data[31]_i_20_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  processor/core/register_bank/periph_data[31]_i_5/O
                         net (fo=5, routed)           2.167    13.949    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  processor/core/register_bank/periph_dly_i_2/O
                         net (fo=2, routed)           1.097    15.170    processor/core/register_bank/periph_dly_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.294 f  processor/core/register_bank/imm_u_r[13]_i_7/O
                         net (fo=10, routed)          1.317    16.611    processor/core/register_bank/imm_u_r[13]_i_7_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.735 f  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=39, routed)          3.255    19.990    processor/core/register_bank/ext_periph_dly_axis_reg
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    20.114 r  processor/core/register_bank/inst_reg[24]_i_2/O
                         net (fo=1, routed)           1.102    21.216    processor/core/register_bank/inst_reg[24]_i_2_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.340 r  processor/core/register_bank/inst_reg[24]_i_1/O
                         net (fo=4, routed)           1.497    22.837    processor/int_control/inst_reg_reg[24]_0
    SLICE_X53Y60         LUT3 (Prop_lut3_I2_O)        0.152    22.989 r  processor/int_control/registers_reg_r1_0_15_0_5_i_49/O
                         net (fo=1, routed)           1.348    24.336    processor/core/register_bank/data_in_cpu[24]
    SLICE_X55Y64         LUT6 (Prop_lut6_I4_O)        0.332    24.668 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_17/O
                         net (fo=1, routed)           1.139    25.807    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124    25.931 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_3/O
                         net (fo=2, routed)           0.562    26.494    processor/core/register_bank/registers_reg_r1_0_15_0_5/DIA0
    SLICE_X56Y65         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.482ns  (logic 4.018ns (15.172%)  route 22.464ns (84.828%))
  Logic Levels:           23  (CARRY4=8 FDCE=1 LUT3=1 LUT5=3 LUT6=9 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=54, routed)          2.865     3.321    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X56Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.445 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=5, routed)           1.393     4.839    processor/core/register_bank/read_data20[3]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.150     4.989 r  processor/core/register_bank/RAMB16_S9_inst0_i_160/O
                         net (fo=1, routed)           0.409     5.397    processor/core/register_bank/RAMB16_S9_inst0_i_160_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.326     5.723 r  processor/core/register_bank/RAMB16_S9_inst0_i_95/O
                         net (fo=80, routed)          2.699     8.422    processor/core/alu/registers_reg_r1_0_15_0_5_i_77_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  processor/core/alu/registers_reg_r1_0_15_0_5_i_99/O
                         net (fo=1, routed)           0.000     8.546    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_74_1[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.947 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.947    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  processor/core/register_bank/RAMB16_S9_inst0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.061    processor/core/register_bank/RAMB16_S9_inst0_i_89_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  processor/core/register_bank/RAMB16_S9_inst0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.175    processor/core/register_bank/RAMB16_S9_inst0_i_68_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.289    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.517    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  processor/core/register_bank/periph_data_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.631    processor/core/alu/CO[0]
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.965 r  processor/core/alu/periph_data_reg[31]_i_31/O[1]
                         net (fo=1, routed)           0.472    10.437    processor/core/register_bank/O[1]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.303    10.740 r  processor/core/register_bank/periph_data[31]_i_20/O
                         net (fo=1, routed)           0.917    11.658    processor/core/register_bank/periph_data[31]_i_20_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  processor/core/register_bank/periph_data[31]_i_5/O
                         net (fo=5, routed)           2.167    13.949    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  processor/core/register_bank/periph_dly_i_2/O
                         net (fo=2, routed)           1.097    15.170    processor/core/register_bank/periph_dly_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.294 f  processor/core/register_bank/imm_u_r[13]_i_7/O
                         net (fo=10, routed)          1.317    16.611    processor/core/register_bank/imm_u_r[13]_i_7_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.735 f  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=39, routed)          2.346    19.081    processor/core/register_bank/ext_periph_dly_axis_reg
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124    19.205 r  processor/core/register_bank/inst_reg[31]_i_5/O
                         net (fo=1, routed)           0.949    20.154    boot_ram/inst_reg_reg[31]_1
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124    20.278 r  boot_ram/inst_reg[31]_i_2/O
                         net (fo=4, routed)           1.815    22.094    processor/int_control/inst_reg_reg[31]_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.218 r  processor/int_control/registers_reg_r1_0_15_6_11_i_20/O
                         net (fo=2, routed)           1.120    23.337    processor/core/register_bank/data_in_cpu[31]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.461 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7/O
                         net (fo=25, routed)          2.014    25.475    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.599 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_6/O
                         net (fo=2, routed)           0.883    26.482    processor/core/register_bank/registers_reg_r2_0_15_24_29/DIC0
    SLICE_X54Y70         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.440ns  (logic 4.018ns (15.196%)  route 22.422ns (84.804%))
  Logic Levels:           23  (CARRY4=8 FDCE=1 LUT3=1 LUT5=3 LUT6=9 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=54, routed)          2.865     3.321    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X56Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.445 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=5, routed)           1.393     4.839    processor/core/register_bank/read_data20[3]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.150     4.989 r  processor/core/register_bank/RAMB16_S9_inst0_i_160/O
                         net (fo=1, routed)           0.409     5.397    processor/core/register_bank/RAMB16_S9_inst0_i_160_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.326     5.723 r  processor/core/register_bank/RAMB16_S9_inst0_i_95/O
                         net (fo=80, routed)          2.699     8.422    processor/core/alu/registers_reg_r1_0_15_0_5_i_77_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  processor/core/alu/registers_reg_r1_0_15_0_5_i_99/O
                         net (fo=1, routed)           0.000     8.546    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_74_1[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.947 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.947    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  processor/core/register_bank/RAMB16_S9_inst0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.061    processor/core/register_bank/RAMB16_S9_inst0_i_89_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  processor/core/register_bank/RAMB16_S9_inst0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.175    processor/core/register_bank/RAMB16_S9_inst0_i_68_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.289    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.517    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  processor/core/register_bank/periph_data_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.631    processor/core/alu/CO[0]
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.965 r  processor/core/alu/periph_data_reg[31]_i_31/O[1]
                         net (fo=1, routed)           0.472    10.437    processor/core/register_bank/O[1]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.303    10.740 r  processor/core/register_bank/periph_data[31]_i_20/O
                         net (fo=1, routed)           0.917    11.658    processor/core/register_bank/periph_data[31]_i_20_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  processor/core/register_bank/periph_data[31]_i_5/O
                         net (fo=5, routed)           2.167    13.949    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  processor/core/register_bank/periph_dly_i_2/O
                         net (fo=2, routed)           1.097    15.170    processor/core/register_bank/periph_dly_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.294 f  processor/core/register_bank/imm_u_r[13]_i_7/O
                         net (fo=10, routed)          1.317    16.611    processor/core/register_bank/imm_u_r[13]_i_7_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.735 f  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=39, routed)          2.346    19.081    processor/core/register_bank/ext_periph_dly_axis_reg
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124    19.205 r  processor/core/register_bank/inst_reg[31]_i_5/O
                         net (fo=1, routed)           0.949    20.154    boot_ram/inst_reg_reg[31]_1
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124    20.278 r  boot_ram/inst_reg[31]_i_2/O
                         net (fo=4, routed)           1.815    22.094    processor/int_control/inst_reg_reg[31]_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.218 r  processor/int_control/registers_reg_r1_0_15_6_11_i_20/O
                         net (fo=2, routed)           1.120    23.337    processor/core/register_bank/data_in_cpu[31]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.461 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7/O
                         net (fo=25, routed)          2.318    25.779    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.903 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_2/O
                         net (fo=2, routed)           0.537    26.440    processor/core/register_bank/registers_reg_r2_0_15_24_29/DIA0
    SLICE_X54Y70         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_18_23/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.438ns  (logic 4.018ns (15.198%)  route 22.420ns (84.802%))
  Logic Levels:           23  (CARRY4=8 FDCE=1 LUT3=1 LUT5=3 LUT6=9 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=54, routed)          2.865     3.321    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X56Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.445 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=5, routed)           1.393     4.839    processor/core/register_bank/read_data20[3]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.150     4.989 r  processor/core/register_bank/RAMB16_S9_inst0_i_160/O
                         net (fo=1, routed)           0.409     5.397    processor/core/register_bank/RAMB16_S9_inst0_i_160_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.326     5.723 r  processor/core/register_bank/RAMB16_S9_inst0_i_95/O
                         net (fo=80, routed)          2.699     8.422    processor/core/alu/registers_reg_r1_0_15_0_5_i_77_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  processor/core/alu/registers_reg_r1_0_15_0_5_i_99/O
                         net (fo=1, routed)           0.000     8.546    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_74_1[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.947 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.947    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  processor/core/register_bank/RAMB16_S9_inst0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.061    processor/core/register_bank/RAMB16_S9_inst0_i_89_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  processor/core/register_bank/RAMB16_S9_inst0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.175    processor/core/register_bank/RAMB16_S9_inst0_i_68_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.289    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.517    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  processor/core/register_bank/periph_data_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.631    processor/core/alu/CO[0]
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.965 r  processor/core/alu/periph_data_reg[31]_i_31/O[1]
                         net (fo=1, routed)           0.472    10.437    processor/core/register_bank/O[1]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.303    10.740 r  processor/core/register_bank/periph_data[31]_i_20/O
                         net (fo=1, routed)           0.917    11.658    processor/core/register_bank/periph_data[31]_i_20_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  processor/core/register_bank/periph_data[31]_i_5/O
                         net (fo=5, routed)           2.167    13.949    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  processor/core/register_bank/periph_dly_i_2/O
                         net (fo=2, routed)           1.097    15.170    processor/core/register_bank/periph_dly_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.294 f  processor/core/register_bank/imm_u_r[13]_i_7/O
                         net (fo=10, routed)          1.317    16.611    processor/core/register_bank/imm_u_r[13]_i_7_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.735 f  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=39, routed)          2.346    19.081    processor/core/register_bank/ext_periph_dly_axis_reg
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124    19.205 r  processor/core/register_bank/inst_reg[31]_i_5/O
                         net (fo=1, routed)           0.949    20.154    boot_ram/inst_reg_reg[31]_1
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124    20.278 r  boot_ram/inst_reg[31]_i_2/O
                         net (fo=4, routed)           1.815    22.094    processor/int_control/inst_reg_reg[31]_0
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.124    22.218 r  processor/int_control/registers_reg_r1_0_15_6_11_i_20/O
                         net (fo=2, routed)           1.120    23.337    processor/core/register_bank/data_in_cpu[31]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    23.461 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7/O
                         net (fo=25, routed)          2.224    25.685    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_7_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.809 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_2/O
                         net (fo=2, routed)           0.629    26.438    processor/core/register_bank/registers_reg_r1_0_15_18_23/DIA0
    SLICE_X54Y69         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.399ns  (logic 4.254ns (16.114%)  route 22.145ns (83.886%))
  Logic Levels:           23  (CARRY4=8 FDCE=1 LUT3=1 LUT5=3 LUT6=9 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=54, routed)          2.865     3.321    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X56Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     3.445 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=5, routed)           1.393     4.839    processor/core/register_bank/read_data20[3]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.150     4.989 r  processor/core/register_bank/RAMB16_S9_inst0_i_160/O
                         net (fo=1, routed)           0.409     5.397    processor/core/register_bank/RAMB16_S9_inst0_i_160_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.326     5.723 r  processor/core/register_bank/RAMB16_S9_inst0_i_95/O
                         net (fo=80, routed)          2.699     8.422    processor/core/alu/registers_reg_r1_0_15_0_5_i_77_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  processor/core/alu/registers_reg_r1_0_15_0_5_i_99/O
                         net (fo=1, routed)           0.000     8.546    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_74_1[3]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.947 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.947    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_77_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  processor/core/register_bank/RAMB16_S9_inst0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.061    processor/core/register_bank/RAMB16_S9_inst0_i_89_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 r  processor/core/register_bank/RAMB16_S9_inst0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.175    processor/core/register_bank/RAMB16_S9_inst0_i_68_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.289    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_37_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_42_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.517    processor/core/register_bank/registers_reg_r1_0_15_18_23_i_56_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  processor/core/register_bank/periph_data_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.631    processor/core/alu/CO[0]
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.965 r  processor/core/alu/periph_data_reg[31]_i_31/O[1]
                         net (fo=1, routed)           0.472    10.437    processor/core/register_bank/O[1]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.303    10.740 r  processor/core/register_bank/periph_data[31]_i_20/O
                         net (fo=1, routed)           0.917    11.658    processor/core/register_bank/periph_data[31]_i_20_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  processor/core/register_bank/periph_data[31]_i_5/O
                         net (fo=5, routed)           2.167    13.949    processor/core/register_bank/data_addr_cpu[29]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  processor/core/register_bank/periph_dly_i_2/O
                         net (fo=2, routed)           1.097    15.170    processor/core/register_bank/periph_dly_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.294 f  processor/core/register_bank/imm_u_r[13]_i_7/O
                         net (fo=10, routed)          1.317    16.611    processor/core/register_bank/imm_u_r[13]_i_7_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.735 f  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=39, routed)          3.255    19.990    processor/core/register_bank/ext_periph_dly_axis_reg
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    20.114 r  processor/core/register_bank/inst_reg[24]_i_2/O
                         net (fo=1, routed)           1.102    21.216    processor/core/register_bank/inst_reg[24]_i_2_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.340 r  processor/core/register_bank/inst_reg[24]_i_1/O
                         net (fo=4, routed)           1.497    22.837    processor/int_control/inst_reg_reg[24]_0
    SLICE_X53Y60         LUT3 (Prop_lut3_I2_O)        0.152    22.989 r  processor/int_control/registers_reg_r1_0_15_0_5_i_49/O
                         net (fo=1, routed)           1.348    24.336    processor/core/register_bank/data_in_cpu[24]
    SLICE_X55Y64         LUT6 (Prop_lut6_I4_O)        0.332    24.668 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_17/O
                         net (fo=1, routed)           1.139    25.807    processor/core/register_bank/registers_reg_r1_0_15_0_5_i_17_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124    25.931 r  processor/core/register_bank/registers_reg_r1_0_15_0_5_i_3/O
                         net (fo=2, routed)           0.468    26.399    processor/core/register_bank/registers_reg_r2_0_15_0_5/DIA0
    SLICE_X56Y66         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/int_control/FSM_sequential_pulse_next_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/FSM_sequential_pulse_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDCE                         0.000     0.000 r  processor/int_control/FSM_sequential_pulse_next_state_reg[0]/C
    SLICE_X35Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/FSM_sequential_pulse_next_state_reg[0]/Q
                         net (fo=2, routed)           0.067     0.208    processor/int_control/pulse_next_state__0[0]
    SLICE_X35Y62         FDCE                                         r  processor/int_control/FSM_sequential_pulse_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/FSM_sequential_pulse_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/FSM_sequential_pulse_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDCE                         0.000     0.000 r  processor/int_control/FSM_sequential_pulse_next_state_reg[1]/C
    SLICE_X35Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/FSM_sequential_pulse_next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     0.208    processor/int_control/pulse_next_state__0[1]
    SLICE_X35Y62         FDCE                                         r  processor/int_control/FSM_sequential_pulse_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/FSM_sequential_pulse_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/FSM_sequential_pulse_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDCE                         0.000     0.000 r  processor/int_control/FSM_sequential_pulse_next_state_reg[2]/C
    SLICE_X35Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/FSM_sequential_pulse_next_state_reg[2]/Q
                         net (fo=2, routed)           0.067     0.208    processor/int_control/pulse_next_state__0[2]
    SLICE_X35Y62         FDCE                                         r  processor/int_control/FSM_sequential_pulse_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.758%)  route 0.091ns (39.242%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDCE                         0.000     0.000 r  processor/core/pc_reg[29]/C
    SLICE_X44Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_reg[29]/Q
                         net (fo=6, routed)           0.091     0.232    processor/core/inst_addr_cpu[29]
    SLICE_X44Y70         FDCE                                         r  processor/core/pc_last_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.320%)  route 0.101ns (41.680%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE                         0.000     0.000 r  processor/core/pc_reg[14]/C
    SLICE_X44Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_reg[14]/Q
                         net (fo=5, routed)           0.101     0.242    processor/core/inst_addr_cpu[14]
    SLICE_X44Y67         FDCE                                         r  processor/core/pc_last_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/inst_reg_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/imm_s_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE                         0.000     0.000 r  processor/int_control/inst_reg_reg[31]/C
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/inst_reg_reg[31]/Q
                         net (fo=1, routed)           0.058     0.199    processor/core/register_bank/inst_reg[31]
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  processor/core/register_bank/imm_s_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.244    processor/core/rd[0]
    SLICE_X48Y61         FDCE                                         r  processor/core/imm_s_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_axis_core1/ps2_keyboard/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_axis_core1/m_axis_tdata_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE                         0.000     0.000 r  kb_axis_core1/ps2_keyboard/ps2_code_reg[7]/C
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  kb_axis_core1/ps2_keyboard/ps2_code_reg[7]/Q
                         net (fo=1, routed)           0.117     0.245    kb_axis_core1/ps2_code[7]
    SLICE_X27Y46         FDRE                                         r  kb_axis_core1/m_axis_tdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/irq_vector_reg_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDCE                         0.000     0.000 r  processor/int_control/irq_vector_reg_reg[30]/C
    SLICE_X40Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/irq_vector_reg_reg[30]/Q
                         net (fo=2, routed)           0.063     0.204    processor/core/register_bank/pc_reg[31][30]
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.249 r  processor/core/register_bank/pc[30]_i_1/O
                         net (fo=1, routed)           0.000     0.249    processor/core/pc_next[30]
    SLICE_X41Y67         FDCE                                         r  processor/core/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_axis_core1/ps2_keyboard/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_axis_core1/m_axis_tdata_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE                         0.000     0.000 r  kb_axis_core1/ps2_keyboard/ps2_code_reg[3]/C
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kb_axis_core1/ps2_keyboard/ps2_code_reg[3]/Q
                         net (fo=1, routed)           0.109     0.250    kb_axis_core1/ps2_code[3]
    SLICE_X27Y46         FDRE                                         r  kb_axis_core1/m_axis_tdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/irq_vector_reg_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.186ns (72.182%)  route 0.072ns (27.818%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDCE                         0.000     0.000 r  processor/int_control/irq_vector_reg_reg[23]/C
    SLICE_X45Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/irq_vector_reg_reg[23]/Q
                         net (fo=2, routed)           0.072     0.213    processor/core/register_bank/pc_reg[31][23]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.258 r  processor/core/register_bank/pc[23]_i_1/O
                         net (fo=1, routed)           0.000     0.258    processor/core/pc_next[23]
    SLICE_X44Y67         FDCE                                         r  processor/core/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.668ns  (logic 4.503ns (35.543%)  route 8.165ns (64.457%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.809     5.412    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.456     5.868 r  vga_core/vga/hsync_gen/count_reg[3]/Q
                         net (fo=10, routed)          0.868     6.735    vga_core/vga/hsync_gen/count_reg[3]
    SLICE_X21Y32         LUT5 (Prop_lut5_I4_O)        0.150     6.885 f  vga_core/vga/hsync_gen/hsync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.953     7.839    vga_core/vga/hsync_gen/hsync_OBUF_inst_i_2_n_0
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.332     8.171 r  vga_core/vga/hsync_gen/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.344    14.515    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    18.079 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    18.079    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.378ns  (logic 4.269ns (37.522%)  route 7.109ns (62.478%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.813     5.416    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  vga_core/vga/vsync_gen/count_reg[1]/Q
                         net (fo=8, routed)           0.988     6.859    vga_core/vga/vsync_gen/count_reg[1]
    SLICE_X21Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.983 r  vga_core/vga/vsync_gen/vsync_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.658     7.641    vga_core/vga/vsync_gen/vsync_OBUF_inst_i_4_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  vga_core/vga/vsync_gen/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.463    13.228    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    16.794 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    16.794    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_0/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 0.980ns (11.822%)  route 7.310ns (88.178%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.878     6.743    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X21Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.867 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_36/O
                         net (fo=1, routed)           0.667     7.534    vga_core/vga/hsync_gen/ram1_reg_0_0_i_36_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.658 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_22/O
                         net (fo=17, routed)          1.479     9.137    vga_core/vga/hsync_gen/ram1_reg_0_0_i_22_n_0
    SLICE_X25Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.261 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.650    10.911    vga_core/vga/hsync_gen/creset
    SLICE_X27Y37         LUT3 (Prop_lut3_I1_O)        0.152    11.063 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_2/O
                         net (fo=8, routed)           2.635    13.699    vga_core/vga/vram/ADDRARDADDR[13]
    RAMB36_X1Y4          RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_0/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 0.952ns (11.568%)  route 7.278ns (88.432%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.878     6.743    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X21Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.867 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_36/O
                         net (fo=1, routed)           0.667     7.534    vga_core/vga/hsync_gen/ram1_reg_0_0_i_36_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.658 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_22/O
                         net (fo=17, routed)          1.479     9.137    vga_core/vga/hsync_gen/ram1_reg_0_0_i_22_n_0
    SLICE_X25Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.261 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.650    10.911    vga_core/vga/hsync_gen/creset
    SLICE_X27Y37         LUT3 (Prop_lut3_I1_O)        0.124    11.035 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_9/O
                         net (fo=8, routed)           2.603    13.638    vga_core/vga/vram/ADDRARDADDR[6]
    RAMB36_X1Y4          RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_0/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 0.981ns (12.303%)  route 6.993ns (87.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.878     6.743    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X21Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.867 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_36/O
                         net (fo=1, routed)           0.667     7.534    vga_core/vga/hsync_gen/ram1_reg_0_0_i_36_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.658 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_22/O
                         net (fo=17, routed)          1.479     9.137    vga_core/vga/hsync_gen/ram1_reg_0_0_i_22_n_0
    SLICE_X25Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.261 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.223    10.484    vga_core/vga/hsync_gen/creset
    SLICE_X27Y37         LUT3 (Prop_lut3_I1_O)        0.153    10.637 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_6/O
                         net (fo=8, routed)           2.745    13.383    vga_core/vga/vram/ADDRARDADDR[9]
    RAMB36_X1Y4          RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_2/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.952ns  (logic 0.980ns (12.324%)  route 6.972ns (87.676%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.878     6.743    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X21Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.867 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_36/O
                         net (fo=1, routed)           0.667     7.534    vga_core/vga/hsync_gen/ram1_reg_0_0_i_36_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.658 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_22/O
                         net (fo=17, routed)          1.479     9.137    vga_core/vga/hsync_gen/ram1_reg_0_0_i_22_n_0
    SLICE_X25Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.261 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.650    10.911    vga_core/vga/hsync_gen/creset
    SLICE_X27Y37         LUT3 (Prop_lut3_I1_O)        0.152    11.063 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_2/O
                         net (fo=8, routed)           2.297    13.361    vga_core/vga/vram/ADDRARDADDR[13]
    RAMB36_X1Y5          RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_0/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 0.952ns (11.980%)  route 6.994ns (88.020%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.878     6.743    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X21Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.867 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_36/O
                         net (fo=1, routed)           0.667     7.534    vga_core/vga/hsync_gen/ram1_reg_0_0_i_36_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.658 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_22/O
                         net (fo=17, routed)          1.479     9.137    vga_core/vga/hsync_gen/ram1_reg_0_0_i_22_n_0
    SLICE_X25Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.261 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.223    10.484    vga_core/vga/hsync_gen/creset
    SLICE_X27Y37         LUT3 (Prop_lut3_I1_O)        0.124    10.608 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_5/O
                         net (fo=8, routed)           2.747    13.355    vga_core/vga/vram/ADDRARDADDR[10]
    RAMB36_X1Y4          RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_2/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 0.952ns (12.063%)  route 6.940ns (87.937%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.878     6.743    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X21Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.867 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_36/O
                         net (fo=1, routed)           0.667     7.534    vga_core/vga/hsync_gen/ram1_reg_0_0_i_36_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.658 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_22/O
                         net (fo=17, routed)          1.479     9.137    vga_core/vga/hsync_gen/ram1_reg_0_0_i_22_n_0
    SLICE_X25Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.261 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.650    10.911    vga_core/vga/hsync_gen/creset
    SLICE_X27Y37         LUT3 (Prop_lut3_I1_O)        0.124    11.035 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_9/O
                         net (fo=8, routed)           2.265    13.300    vga_core/vga/vram/ADDRARDADDR[6]
    RAMB36_X1Y5          RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_0/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 0.952ns (12.121%)  route 6.902ns (87.879%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.878     6.743    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X21Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.867 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_36/O
                         net (fo=1, routed)           0.667     7.534    vga_core/vga/hsync_gen/ram1_reg_0_0_i_36_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.658 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_22/O
                         net (fo=17, routed)          1.479     9.137    vga_core/vga/hsync_gen/ram1_reg_0_0_i_22_n_0
    SLICE_X25Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.261 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.259    10.520    vga_core/vga/hsync_gen/creset
    SLICE_X27Y37         LUT3 (Prop_lut3_I1_O)        0.124    10.644 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_8/O
                         net (fo=8, routed)           2.619    13.263    vga_core/vga/vram/ADDRARDADDR[7]
    RAMB36_X1Y4          RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 0.980ns (12.549%)  route 6.830ns (87.451%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.806     5.409    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  vga_core/vga/hsync_gen/count_reg[6]/Q
                         net (fo=7, routed)           0.878     6.743    vga_core/vga/hsync_gen/count_reg[6]
    SLICE_X21Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.867 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_36/O
                         net (fo=1, routed)           0.667     7.534    vga_core/vga/hsync_gen/ram1_reg_0_0_i_36_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.658 f  vga_core/vga/hsync_gen/ram1_reg_0_0_i_22/O
                         net (fo=17, routed)          1.479     9.137    vga_core/vga/hsync_gen/ram1_reg_0_0_i_22_n_0
    SLICE_X25Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.261 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.650    10.911    vga_core/vga/hsync_gen/creset
    SLICE_X27Y37         LUT3 (Prop_lut3_I1_O)        0.152    11.063 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_2/O
                         net (fo=8, routed)           2.155    13.218    vga_core/vga/vram/ADDRARDADDR[13]
    RAMB36_X0Y4          RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.296ns (44.012%)  route 0.377ns (55.988%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=5, routed)           0.155     1.852    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.221     2.118    vga_core/vga/vsync_gen/count_reg[6]_1
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.163 r  vga_core/vga/vsync_gen/pixel_line[8]_i_4/O
                         net (fo=1, routed)           0.000     2.163    vga_core/vga/vsync_gen/pixel_line[8]_i_4_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.228 r  vga_core/vga/vsync_gen/pixel_line_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.228    vga_core/vga/vsync_gen_n_9
    SLICE_X27Y35         FDCE                                         r  vga_core/vga/pixel_line_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.301ns (44.360%)  route 0.378ns (55.640%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=5, routed)           0.155     1.852    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.222     2.119    vga_core/vga/vsync_gen/count_reg[6]_1
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.164 r  vga_core/vga/vsync_gen/pixel_line[8]_i_5/O
                         net (fo=1, routed)           0.000     2.164    vga_core/vga/vsync_gen/pixel_line[8]_i_5_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.234 r  vga_core/vga/vsync_gen/pixel_line_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.234    vga_core/vga/vsync_gen_n_10
    SLICE_X27Y35         FDCE                                         r  vga_core/vga/pixel_line_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.296ns (39.697%)  route 0.450ns (60.303%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=5, routed)           0.155     1.852    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.294     2.192    vga_core/vga/vsync_gen/count_reg[6]_1
    SLICE_X27Y36         LUT2 (Prop_lut2_I1_O)        0.045     2.237 r  vga_core/vga/vsync_gen/pixel_line[12]_i_3/O
                         net (fo=1, routed)           0.000     2.237    vga_core/vga/vsync_gen/pixel_line[12]_i_3_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.302 r  vga_core/vga/vsync_gen/pixel_line_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.302    vga_core/vga/vsync_gen_n_12
    SLICE_X27Y36         FDCE                                         r  vga_core/vga/pixel_line_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.301ns (40.045%)  route 0.451ns (59.955%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=5, routed)           0.155     1.852    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.295     2.193    vga_core/vga/vsync_gen/count_reg[6]_1
    SLICE_X27Y36         LUT2 (Prop_lut2_I1_O)        0.045     2.238 r  vga_core/vga/vsync_gen/pixel_line[12]_i_4/O
                         net (fo=1, routed)           0.000     2.238    vga_core/vga/vsync_gen/pixel_line[12]_i_4_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.308 r  vga_core/vga/vsync_gen/pixel_line_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.308    vga_core/vga/vsync_gen_n_13
    SLICE_X27Y36         FDCE                                         r  vga_core/vga/pixel_line_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.296ns (39.282%)  route 0.458ns (60.718%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=5, routed)           0.155     1.852    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.302     2.199    vga_core/vga/vsync_gen/count_reg[6]_1
    SLICE_X27Y34         LUT2 (Prop_lut2_I1_O)        0.045     2.244 r  vga_core/vga/vsync_gen/pixel_line[4]_i_6/O
                         net (fo=1, routed)           0.000     2.244    vga_core/vga/vsync_gen/pixel_line[4]_i_6_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.309 r  vga_core/vga/vsync_gen/pixel_line_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.309    vga_core/vga/vsync_gen_n_5
    SLICE_X27Y34         FDCE                                         r  vga_core/vga/pixel_line_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.377ns (49.964%)  route 0.378ns (50.036%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=5, routed)           0.155     1.852    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.222     2.119    vga_core/vga/vsync_gen/count_reg[6]_1
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.164 r  vga_core/vga/vsync_gen/pixel_line[8]_i_5/O
                         net (fo=1, routed)           0.000     2.164    vga_core/vga/vsync_gen/pixel_line[8]_i_5_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.310 r  vga_core/vga/vsync_gen/pixel_line_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.310    vga_core/vga/vsync_gen_n_8
    SLICE_X27Y35         FDCE                                         r  vga_core/vga/pixel_line_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.397ns (51.256%)  route 0.378ns (48.744%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=5, routed)           0.155     1.852    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.222     2.119    vga_core/vga/vsync_gen/count_reg[6]_1
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.164 r  vga_core/vga/vsync_gen/pixel_line[8]_i_5/O
                         net (fo=1, routed)           0.000     2.164    vga_core/vga/vsync_gen/pixel_line[8]_i_5_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.330 r  vga_core/vga/vsync_gen/pixel_line_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.330    vga_core/vga/vsync_gen_n_7
    SLICE_X27Y35         FDCE                                         r  vga_core/vga/pixel_line_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.301ns (37.118%)  route 0.510ns (62.882%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=5, routed)           0.155     1.852    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.355     2.252    vga_core/vga/vsync_gen/count_reg[6]_1
    SLICE_X27Y34         LUT2 (Prop_lut2_I1_O)        0.045     2.297 r  vga_core/vga/vsync_gen/pixel_line[4]_i_7/O
                         net (fo=1, routed)           0.000     2.297    vga_core/vga/vsync_gen/pixel_line[4]_i_7_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.367 r  vga_core/vga/vsync_gen/pixel_line_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.367    vga_core/vga/vsync_gen_n_6
    SLICE_X27Y34         FDCE                                         r  vga_core/vga/pixel_line_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.230ns (28.358%)  route 0.581ns (71.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=5, routed)           0.155     1.852    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.897 f  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.301     2.199    vga_core/vga/vsync_gen/count_reg[6]_1
    SLICE_X25Y35         LUT3 (Prop_lut3_I0_O)        0.044     2.243 r  vga_core/vga/vsync_gen/pixel_line[1]_i_1/O
                         net (fo=14, routed)          0.124     2.367    vga_core/vga/vsync_gen_n_16
    SLICE_X27Y35         FDCE                                         r  vga_core/vga/pixel_line_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.230ns (28.358%)  route 0.581ns (71.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.556    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=5, routed)           0.155     1.852    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.897 f  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.301     2.199    vga_core/vga/vsync_gen/count_reg[6]_1
    SLICE_X25Y35         LUT3 (Prop_lut3_I0_O)        0.044     2.243 r  vga_core/vga/vsync_gen/pixel_line[1]_i_1/O
                         net (fo=14, routed)          0.124     2.367    vga_core/vga/vsync_gen_n_16
    SLICE_X27Y35         FDCE                                         r  vga_core/vga/pixel_line_reg[11]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/freq_div/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.435ns  (logic 0.580ns (4.664%)  route 11.855ns (95.336%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  reset_reg/Q
                         net (fo=827, routed)        11.855    12.311    vga_core/vga/freq_div/reset
    SLICE_X20Y34         LUT4 (Prop_lut4_I2_O)        0.124    12.435 r  vga_core/vga/freq_div/clk_o_i_1/O
                         net (fo=1, routed)           0.000    12.435    vga_core/vga/freq_div/clk_o_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.683     5.105    vga_core/vga/freq_div/clk_i_IBUF_BUFG
    SLICE_X20Y34         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/freq_div/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.391ns  (logic 0.456ns (3.680%)  route 11.935ns (96.320%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=827, routed)        11.935    12.391    vga_core/vga/freq_div/reset
    SLICE_X19Y34         FDCE                                         f  vga_core/vga/freq_div/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.683     5.105    vga_core/vga/freq_div/clk_i_IBUF_BUFG
    SLICE_X19Y34         FDCE                                         r  vga_core/vga/freq_div/count_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/freq_div/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.391ns  (logic 0.456ns (3.680%)  route 11.935ns (96.320%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=827, routed)        11.935    12.391    vga_core/vga/freq_div/reset
    SLICE_X19Y34         FDCE                                         f  vga_core/vga/freq_div/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.683     5.105    vga_core/vga/freq_div/clk_i_IBUF_BUFG
    SLICE_X19Y34         FDCE                                         r  vga_core/vga/freq_div/count_reg[1]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.044ns  (logic 0.456ns (3.786%)  route 11.588ns (96.214%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=827, routed)        11.588    12.044    vga_core/vga/vsync_gen/reset
    SLICE_X20Y35         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.684     5.106    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[8]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.044ns  (logic 0.456ns (3.786%)  route 11.588ns (96.214%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=827, routed)        11.588    12.044    vga_core/vga/vsync_gen/reset
    SLICE_X20Y35         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.684     5.106    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[9]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.039ns  (logic 0.456ns (3.788%)  route 11.583ns (96.212%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=827, routed)        11.583    12.039    vga_core/vga/vsync_gen/reset
    SLICE_X21Y35         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.684     5.106    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.039ns  (logic 0.456ns (3.788%)  route 11.583ns (96.212%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=827, routed)        11.583    12.039    vga_core/vga/vsync_gen/reset
    SLICE_X21Y35         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.684     5.106    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[5]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.039ns  (logic 0.456ns (3.788%)  route 11.583ns (96.212%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=827, routed)        11.583    12.039    vga_core/vga/vsync_gen/reset
    SLICE_X21Y35         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.684     5.106    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[6]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.039ns  (logic 0.456ns (3.788%)  route 11.583ns (96.212%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=827, routed)        11.583    12.039    vga_core/vga/vsync_gen/reset
    SLICE_X21Y35         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.684     5.106    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.012ns  (logic 0.456ns (3.796%)  route 11.556ns (96.204%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=827, routed)        11.556    12.012    vga_core/vga/hsync_gen/reset
    SLICE_X20Y31         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.679     5.101    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y31         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            clock_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.089ns  (logic 0.320ns (15.301%)  route 1.769ns (84.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_i_IBUF_inst/O
                         net (fo=1, routed)           1.480     1.755    rst_i_IBUF
    SLICE_X51Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  clock_i_2/O
                         net (fo=3, routed)           0.289     2.089    clock_i_2_n_0
    SLICE_X52Y96         FDCE                                         f  clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.008ns  (logic 0.141ns (2.816%)  route 4.867ns (97.184%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=827, routed)         4.867     5.008    vga_core/vga/vsync_gen/reset
    SLICE_X20Y37         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.912     2.077    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y37         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.008ns  (logic 0.141ns (2.816%)  route 4.867ns (97.184%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=827, routed)         4.867     5.008    vga_core/vga/vsync_gen/reset
    SLICE_X20Y37         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.912     2.077    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y37         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[2]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.008ns  (logic 0.141ns (2.816%)  route 4.867ns (97.184%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=827, routed)         4.867     5.008    vga_core/vga/vsync_gen/reset
    SLICE_X20Y37         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.912     2.077    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y37         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.045ns  (logic 0.141ns (2.795%)  route 4.904ns (97.205%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=827, routed)         4.904     5.045    vga_core/vga/hsync_gen/reset
    SLICE_X21Y32         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.073    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.045ns  (logic 0.141ns (2.795%)  route 4.904ns (97.205%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=827, routed)         4.904     5.045    vga_core/vga/hsync_gen/reset
    SLICE_X21Y32         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.073    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[1]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.045ns  (logic 0.141ns (2.795%)  route 4.904ns (97.205%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=827, routed)         4.904     5.045    vga_core/vga/hsync_gen/reset
    SLICE_X21Y32         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.073    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[2]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.045ns  (logic 0.141ns (2.795%)  route 4.904ns (97.205%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=827, routed)         4.904     5.045    vga_core/vga/hsync_gen/reset
    SLICE_X21Y32         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.073    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.049ns  (logic 0.141ns (2.793%)  route 4.908ns (97.207%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=827, routed)         4.908     5.049    vga_core/vga/hsync_gen/reset
    SLICE_X20Y32         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.073    vga_core/vga/hsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y32         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.062ns  (logic 0.141ns (2.785%)  route 4.921ns (97.215%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=827, routed)         4.921     5.062    vga_core/vga/vsync_gen/reset
    SLICE_X20Y36         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.076    vga_core/vga/vsync_gen/clk_i_IBUF_BUFG
    SLICE_X20Y36         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C





