##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CydwClock_1
		4.3::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (CydwClock_1:R vs. CydwClock_1:R)
		5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 0.13 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 0.13 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 71.40 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 8.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 48.00 MHz   | 
Clock: CyXTAL                                | N/A                   | Target: 8.00 MHz    | 
Clock: CydwClock_1                           | Frequency: 35.10 MHz  | Target: 24.00 MHz   | 
Clock: CydwClock_1(fixed-function)           | N/A                   | Target: 24.00 MHz   | 
Clock: UART_1_IntClock                       | Frequency: 50.54 MHz  | Target: 0.46 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        UART_1_IntClock  20833.3          6827        N/A              N/A         N/A              N/A         N/A              N/A         
CydwClock_1      CydwClock_1      41666.7          13173       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2146879     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
Pin_Hall_0(0)_PAD  28888         CydwClock_1:R     
Pin_Hall_1(0)_PAD  29365         CydwClock_1:R     
Pin_Hall_2(0)_PAD  29662         CydwClock_1:R     


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
PWM_A_L(0)_PAD  23669         CydwClock_1:R      
PWM_A_U(0)_PAD  23624         CydwClock_1:R      
PWM_B_L(0)_PAD  25270         CydwClock_1:R      
PWM_B_U(0)_PAD  24684         CydwClock_1:R      
PWM_C_L(0)_PAD  24315         CydwClock_1:R      
PWM_C_U(0)_PAD  26651         CydwClock_1:R      
Pin_TC(0)_PAD   26272         CydwClock_1:R      
Tx_1(0)_PAD     37035         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
Pin_SW(0)_PAD       Pin_LED(0)_PAD           38589  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 71.40 MHz | Target: 48.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6827p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   6827  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      3861   4881   6827  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   8231   6827  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2305  10536   6827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CydwClock_1
*****************************************
Clock: CydwClock_1
Frequency: 35.10 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 13173p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24264
-------------------------------------   ----- 
End-of-path arrival time (ps)           24264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     6838   8048  13173  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  11398  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell4   7736  19134  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell4   5130  24264  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell5      0  24264  13173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 50.54 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2146879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19288
-------------------------------------   ----- 
End-of-path arrival time (ps)           19288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2146879  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      6219   9799  2146879  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350  13149  2146879  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    6139  19288  2146879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6827p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   6827  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      3861   4881   6827  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   8231   6827  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2305  10536   6827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CydwClock_1:R vs. CydwClock_1:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 13173p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24264
-------------------------------------   ----- 
End-of-path arrival time (ps)           24264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     6838   8048  13173  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  11398  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell4   7736  19134  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell4   5130  24264  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell5      0  24264  13173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2146879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19288
-------------------------------------   ----- 
End-of-path arrival time (ps)           19288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2146879  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      6219   9799  2146879  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350  13149  2146879  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    6139  19288  2146879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6827p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   6827  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      3861   4881   6827  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   8231   6827  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2305  10536   6827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 10993p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   6827  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell32   5310   6330  10993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 10993p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                  synccell      1020   1020   6827  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell35   5310   6330  10993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 11882p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   6827  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell39   4422   5442  11882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 12443p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   6827  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell38   3861   4881  12443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 12443p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   6827  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell41   3861   4881  12443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 12443p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1020   1020   6827  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell42   3861   4881  12443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 13173p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24264
-------------------------------------   ----- 
End-of-path arrival time (ps)           24264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     6838   8048  13173  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  11398  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell4   7736  19134  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell4   5130  24264  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell5      0  24264  13173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 16341p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19136
-------------------------------------   ----- 
End-of-path arrival time (ps)           19136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     6838   8048  13173  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  11398  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell5   7738  19136  16341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 16343p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19134
-------------------------------------   ----- 
End-of-path arrival time (ps)           19134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     6838   8048  13173  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  11398  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell4   7736  19134  16343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 16398p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21038
-------------------------------------   ----- 
End-of-path arrival time (ps)           21038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                                  macrocell61      1250   1250  16398  RISE       1
\Counter_Hall:CounterUDB:reload\/main_0                macrocell18      8507   9757  16398  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      3350  13107  16398  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2801  15908  16398  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  21038  16398  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  21038  16398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 17303p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20134
-------------------------------------   ----- 
End-of-path arrival time (ps)           20134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13     7395   8605  17303  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  11955  17303  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3049  15004  17303  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell6   5130  20134  17303  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell7      0  20134  17303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 17728p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19709
-------------------------------------   ----- 
End-of-path arrival time (ps)           19709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q         macrocell63     1250   1250  17728  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_1         macrocell16     7208   8458  17728  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q              macrocell16     3350  11808  17728  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   2771  14579  17728  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  19709  17728  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  19709  17728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 18570p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19586
-------------------------------------   ----- 
End-of-path arrival time (ps)           19586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  18570  RISE       1
\PWM_A:PWMUDB:db_cnt_0_split\/main_8   macrocell40     8895  12645  18570  RISE       1
\PWM_A:PWMUDB:db_cnt_0_split\/q        macrocell40     3350  15995  18570  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_5         macrocell70     3591  19586  18570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : MODIN5_0/main_5
Capture Clock  : MODIN5_0/clock_0
Path slack     : 19012p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19145
-------------------------------------   ----- 
End-of-path arrival time (ps)           19145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  15560  RISE       1
MODIN5_0_split/main_0            macrocell1   12246  13496  19012  RISE       1
MODIN5_0_split/q                 macrocell1    3350  16846  19012  RISE       1
MODIN5_0/main_5                  macrocell50   2299  19145  19012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 19568p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15908
-------------------------------------   ----- 
End-of-path arrival time (ps)           15908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                                  macrocell61      1250   1250  16398  RISE       1
\Counter_Hall:CounterUDB:reload\/main_0                macrocell18      8507   9757  16398  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      3350  13107  16398  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2801  15908  19568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19571p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15905
-------------------------------------   ----- 
End-of-path arrival time (ps)           15905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                                  macrocell61      1250   1250  16398  RISE       1
\Counter_Hall:CounterUDB:reload\/main_0                macrocell18      8507   9757  16398  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      3350  13107  16398  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell11   2798  15905  19571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN7_0/main_5
Capture Clock  : MODIN7_0/clock_0
Path slack     : 19807p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18350
-------------------------------------   ----- 
End-of-path arrival time (ps)           18350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  19807  RISE       1
MODIN7_0_split/main_7                  macrocell74     7845  11355  19807  RISE       1
MODIN7_0_split/q                       macrocell74     3350  14705  19807  RISE       1
MODIN7_0/main_5                        macrocell59     3645  18350  19807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 20032p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                           synccell         1020   1020  16862  RISE       1
\Counter_Hall:CounterUDB:count_enable\/main_2          macrocell21      7974   8994  16862  RISE       1
\Counter_Hall:CounterUDB:count_enable\/q               macrocell21      3350  12344  16862  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   3101  15445  20032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20033p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15444
-------------------------------------   ----- 
End-of-path arrival time (ps)           15444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                           synccell         1020   1020  16862  RISE       1
\Counter_Hall:CounterUDB:count_enable\/main_2          macrocell21      7974   8994  16862  RISE       1
\Counter_Hall:CounterUDB:count_enable\/q               macrocell21      3350  12344  16862  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell11   3100  15444  20033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 20473p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15004
-------------------------------------   ----- 
End-of-path arrival time (ps)           15004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13     7395   8605  17303  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  11955  17303  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell7   3049  15004  20473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 20473p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15004
-------------------------------------   ----- 
End-of-path arrival time (ps)           15004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13     7395   8605  17303  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  11955  17303  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3049  15004  20473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 20879p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14598
-------------------------------------   ----- 
End-of-path arrival time (ps)           14598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q         macrocell63     1250   1250  17728  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_1         macrocell16     7208   8458  17728  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q              macrocell16     3350  11808  17728  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   2790  14598  20879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 20898p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14579
-------------------------------------   ----- 
End-of-path arrival time (ps)           14579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q         macrocell63     1250   1250  17728  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_1         macrocell16     7208   8458  17728  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q              macrocell16     3350  11808  17728  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   2771  14579  20898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 21291p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14185
-------------------------------------   ----- 
End-of-path arrival time (ps)           14185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  18669  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  18669  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  18669  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/main_0      macrocell10     2936   6436  18669  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/q           macrocell10     3350   9786  18669  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   4400  14185  21291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 21839p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13637
-------------------------------------   ----- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  18669  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  18669  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  18669  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/main_0      macrocell10     2936   6436  18669  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/q           macrocell10     3350   9786  18669  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3852  13637  21839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 21970p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13507
-------------------------------------   ----- 
End-of-path arrival time (ps)           13507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  18800  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  18800  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  18800  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/main_0      macrocell15     3400   6900  18800  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/q           macrocell15     3350  10250  18800  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3257  13507  21970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 21980p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13497
-------------------------------------   ----- 
End-of-path arrival time (ps)           13497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  18800  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  18800  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  18800  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/main_0      macrocell15     3400   6900  18800  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/q           macrocell15     3350  10250  18800  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   3247  13497  21980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22627p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15910
-------------------------------------   ----- 
End-of-path arrival time (ps)           15910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                                macrocell61      1250   1250  16398  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_0           macrocell17      8507   9757  22627  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q                macrocell17      3350  13107  22627  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell10   2803  15910  22627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22634p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15903
-------------------------------------   ----- 
End-of-path arrival time (ps)           15903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                                macrocell61      1250   1250  16398  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_0           macrocell17      8507   9757  22627  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q                macrocell17      3350  13107  22627  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell11   2796  15903  22634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 23129p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15027
-------------------------------------   ----- 
End-of-path arrival time (ps)           15027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  15560  RISE       1
MODIN5_1/main_0                  macrocell49  13777  15027  23129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 23129p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15027
-------------------------------------   ----- 
End-of-path arrival time (ps)           15027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  15560  RISE       1
MODIN5_0/main_0                  macrocell50  13777  15027  23129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 23382p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  20213  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  20213  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  20213  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/main_0      macrocell12     2538   6038  20213  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/q           macrocell12     3350   9388  20213  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2706  12094  23382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 23383p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  20213  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  20213  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  20213  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/main_0      macrocell12     2538   6038  20213  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/q           macrocell12     3350   9388  20213  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2706  12094  23383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4787/main_3
Capture Clock  : Net_4787/clock_0
Path slack     : 23625p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  19807  RISE       1
Net_4787/main_3                        macrocell55    11022  14532  23625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4788/main_3
Capture Clock  : Net_4788/clock_0
Path slack     : 24181p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13975
-------------------------------------   ----- 
End-of-path arrival time (ps)           13975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  19807  RISE       1
Net_4788/main_3                        macrocell54    10465  13975  24181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 24181p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13975
-------------------------------------   ----- 
End-of-path arrival time (ps)           13975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  19807  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_5  macrocell56    10465  13975  24181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24605p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16562
-------------------------------------   ----- 
End-of-path arrival time (ps)           16562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q         macrocell63    1250   1250  17728  RISE       1
\PWM_A:PWMUDB:status_2\/main_0          macrocell14    9704  10954  24605  RISE       1
\PWM_A:PWMUDB:status_2\/q               macrocell14    3350  14304  24605  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell3   2258  16562  24605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24921p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10556
-------------------------------------   ----- 
End-of-path arrival time (ps)           10556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell4   9346  10556  24921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24921p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10556
-------------------------------------   ----- 
End-of-path arrival time (ps)           10556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell5   9346  10556  24921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : Net_4775/main_0
Capture Clock  : Net_4775/clock_0
Path slack     : 25163p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12994
-------------------------------------   ----- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  15560  RISE       1
Net_4775/main_0                  macrocell46  11744  12994  25163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 25163p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12994
-------------------------------------   ----- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  15560  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_0  macrocell48  11744  12994  25163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25511p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell7   8756   9966  25511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25729p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15438
-------------------------------------   ----- 
End-of-path arrival time (ps)           15438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                              macrocell61    1250   1250  16398  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_0         macrocell17    8507   9757  22627  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q              macrocell17    3350  13107  22627  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_4  statusicell4   2331  15438  25729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4788/main_4
Capture Clock  : Net_4788/clock_0
Path slack     : 25750p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12406
-------------------------------------   ----- 
End-of-path arrival time (ps)           12406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  20594  RISE       1
Net_4788/main_4                        macrocell54     8656  12406  25750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 25750p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12406
-------------------------------------   ----- 
End-of-path arrival time (ps)           12406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  20594  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_6  macrocell56     8656  12406  25750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4787/main_4
Capture Clock  : Net_4787/clock_0
Path slack     : 25773p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12384
-------------------------------------   ----- 
End-of-path arrival time (ps)           12384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  20594  RISE       1
Net_4787/main_4                        macrocell55     8634  12384  25773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 25905p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9571
-------------------------------------   ---- 
End-of-path arrival time (ps)           9571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell6   8361   9571  25905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_4787/main_0
Capture Clock  : Net_4787/clock_0
Path slack     : 26365p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11791
-------------------------------------   ----- 
End-of-path arrival time (ps)           11791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  20140  RISE       1
Net_4787/main_0                  macrocell55  10541  11791  26365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : MODIN7_0/main_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 26365p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11791
-------------------------------------   ----- 
End-of-path arrival time (ps)           11791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  20140  RISE       1
MODIN7_0/main_0                  macrocell59  10541  11791  26365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26596p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14571
-------------------------------------   ----- 
End-of-path arrival time (ps)           14571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1600   1600  26596  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1600  26596  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   2270   3870  26596  RISE       1
\Counter_Hall:CounterUDB:status_0\/main_0             macrocell19      3668   7538  26596  RISE       1
\Counter_Hall:CounterUDB:status_0\/q                  macrocell19      3350  10888  26596  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4     3683  14571  26596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 26809p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11347
-------------------------------------   ----- 
End-of-path arrival time (ps)           11347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q   macrocell43   1250   1250  15560  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_0  macrocell44  10097  11347  26809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 26809p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11347
-------------------------------------   ----- 
End-of-path arrival time (ps)           11347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  15560  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_0  macrocell47  10097  11347  26809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_4788/main_0
Capture Clock  : Net_4788/clock_0
Path slack     : 26915p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11241
-------------------------------------   ----- 
End-of-path arrival time (ps)           11241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  20140  RISE       1
Net_4788/main_0                  macrocell54   9991  11241  26915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 26915p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11241
-------------------------------------   ----- 
End-of-path arrival time (ps)           11241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell52   1250   1250  20140  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_0  macrocell56   9991  11241  26915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_8
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 27144p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11013
-------------------------------------   ----- 
End-of-path arrival time (ps)           11013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  18570  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_8         macrocell69     7263  11013  27144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 27145p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11012
-------------------------------------   ----- 
End-of-path arrival time (ps)           11012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  18570  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_1     macrocell71     7262  11012  27145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 27194p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10963
-------------------------------------   ----- 
End-of-path arrival time (ps)           10963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q        macrocell63   1250   1250  17728  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_0  macrocell68   9713  10963  27194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4774/main_0
Capture Clock  : Net_4774/clock_0
Path slack     : 27198p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10959
-------------------------------------   ----- 
End-of-path arrival time (ps)           10959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  17728  RISE       1
Net_4774/main_0                  macrocell76   9709  10959  27198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4774/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4787/main_2
Capture Clock  : Net_4787/clock_0
Path slack     : 27327p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10830
-------------------------------------   ----- 
End-of-path arrival time (ps)           10830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell57   1250   1250  21825  RISE       1
Net_4787/main_2                   macrocell55   9580  10830  27327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 27327p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10830
-------------------------------------   ----- 
End-of-path arrival time (ps)           10830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell57   1250   1250  21825  RISE       1
MODIN7_0/main_3                   macrocell59   9580  10830  27327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4776/main_3
Capture Clock  : Net_4776/clock_0
Path slack     : 27413p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10743
-------------------------------------   ----- 
End-of-path arrival time (ps)           10743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  23214  RISE       1
Net_4776/main_3                        macrocell45     7233  10743  27413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4799/main_0
Capture Clock  : Net_4799/clock_0
Path slack     : 27474p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10682
-------------------------------------   ----- 
End-of-path arrival time (ps)           10682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  17728  RISE       1
Net_4799/main_0                  macrocell66   9432  10682  27474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4776/main_4
Capture Clock  : Net_4776/clock_0
Path slack     : 27490p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10667
-------------------------------------   ----- 
End-of-path arrival time (ps)           10667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23103  RISE       1
Net_4776/main_4                        macrocell45     6917  10667  27490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_7
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 27641p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10516
-------------------------------------   ----- 
End-of-path arrival time (ps)           10516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  19077  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_7         macrocell69     7006  10516  27641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 27646p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           10511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  19077  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_0     macrocell71     7001  10511  27646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 27835p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                         macrocell61   1250   1250  16398  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_0  macrocell78   9072  10322  27835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 27872p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell67   1250   1250  21715  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_2    macrocell69   9034  10284  27872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 27872p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell67   1250   1250  21715  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_2    macrocell70   9034  10284  27872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4800/main_0
Capture Clock  : Net_4800/clock_0
Path slack     : 28030p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10127
-------------------------------------   ----- 
End-of-path arrival time (ps)           10127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  17728  RISE       1
Net_4800/main_0                  macrocell65   8877  10127  28030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28224p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  19807  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_5  macrocell57     6422   9932  28224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : Net_4788/main_1
Capture Clock  : Net_4788/clock_0
Path slack     : 28334p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9823
-------------------------------------   ---- 
End-of-path arrival time (ps)           9823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  23177  RISE       1
Net_4788/main_1              macrocell54   8573   9823  28334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28334p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9823
-------------------------------------   ---- 
End-of-path arrival time (ps)           9823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q            macrocell53   1250   1250  23177  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_1  macrocell56   8573   9823  28334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : Net_4787/main_1
Capture Clock  : Net_4787/clock_0
Path slack     : 28347p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  23177  RISE       1
Net_4787/main_1              macrocell55   8560   9810  28347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 28347p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  23177  RISE       1
MODIN7_0/main_1              macrocell59   8560   9810  28347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_0/main_4
Capture Clock  : MODIN7_0/clock_0
Path slack     : 28394p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9763
-------------------------------------   ---- 
End-of-path arrival time (ps)           9763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell58   1250   1250  21392  RISE       1
MODIN7_0/main_4  macrocell59   8513   9763  28394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28414p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9743
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q                             macrocell58   1250   1250  21392  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_3  macrocell56   8493   9743  28414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28431p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q        macrocell63   1250   1250  17728  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_0  macrocell67   8476   9726  28431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28527p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9630
-------------------------------------   ---- 
End-of-path arrival time (ps)           9630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q                             macrocell59   1250   1250  24235  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_4  macrocell57   8380   9630  28527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28642p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  19077  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_5  macrocell68     6005   9515  28642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 28650p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  19077  RISE       1
\PWM_A:PWMUDB:status_0\/main_1         macrocell72     5997   9507  28650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28663p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q              macrocell69   1250   1250  25242  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_3  macrocell67   8243   9493  28663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28703p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9454
-------------------------------------   ---- 
End-of-path arrival time (ps)           9454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  18570  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_6  macrocell68     5704   9454  28703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 28715p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9442
-------------------------------------   ---- 
End-of-path arrival time (ps)           9442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  18570  RISE       1
\PWM_A:PWMUDB:status_0\/main_2         macrocell72     5692   9442  28715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4775/main_4
Capture Clock  : Net_4775/clock_0
Path slack     : 28767p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9390
-------------------------------------   ---- 
End-of-path arrival time (ps)           9390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23103  RISE       1
Net_4775/main_4                        macrocell46     5640   9390  28767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28767p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9390
-------------------------------------   ---- 
End-of-path arrival time (ps)           9390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23103  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_6  macrocell48     5640   9390  28767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN5_1/main_8
Capture Clock  : MODIN5_1/clock_0
Path slack     : 28770p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23103  RISE       1
MODIN5_1/main_8                        macrocell49     5637   9387  28770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 28778p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9379
-------------------------------------   ---- 
End-of-path arrival time (ps)           9379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell68   1250   1250  23277  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_3    macrocell69   8129   9379  28778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 28778p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9379
-------------------------------------   ---- 
End-of-path arrival time (ps)           9379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell68   1250   1250  23277  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_3    macrocell70   8129   9379  28778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28794p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q              macrocell70   1250   1250  24651  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_4  macrocell68   8113   9363  28794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4776/main_2
Capture Clock  : Net_4776/clock_0
Path slack     : 28838p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  26226  RISE       1
Net_4776/main_2                   macrocell45   8069   9319  28838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN5_1/main_7
Capture Clock  : MODIN5_1/clock_0
Path slack     : 28879p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9278
-------------------------------------   ---- 
End-of-path arrival time (ps)           9278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  23214  RISE       1
MODIN5_1/main_7                        macrocell49     5768   9278  28879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4775/main_3
Capture Clock  : Net_4775/clock_0
Path slack     : 28889p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9267
-------------------------------------   ---- 
End-of-path arrival time (ps)           9267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  23214  RISE       1
Net_4775/main_3                        macrocell46     5757   9267  28889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28889p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9267
-------------------------------------   ---- 
End-of-path arrival time (ps)           9267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  23214  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_5  macrocell48     5757   9267  28889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : Net_4776/main_1
Capture Clock  : Net_4776/clock_0
Path slack     : 28937p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9220
-------------------------------------   ---- 
End-of-path arrival time (ps)           9220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  24648  RISE       1
Net_4776/main_1              macrocell45   7970   9220  28937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_4774/main_1
Capture Clock  : Net_4774/clock_0
Path slack     : 28972p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  18800  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  18800  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  18800  RISE       1
Net_4774/main_1                       macrocell76     5685   9185  28972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4774/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN5_1/ar_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29062p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12605
-------------------------------------   ----- 
End-of-path arrival time (ps)           12605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
MODIN5_1/ar_0                                    macrocell49   11395  12605  29062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN5_0/ar_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29062p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12605
-------------------------------------   ----- 
End-of-path arrival time (ps)           12605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
MODIN5_0/ar_0                                    macrocell50   11395  12605  29062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29063p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12604
-------------------------------------   ----- 
End-of-path arrival time (ps)           12604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/ar_0              macrocell48   11394  12604  29063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_Hall:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:count_stored_i\/clock_0
Path slack     : 29163p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8994
-------------------------------------   ---- 
End-of-path arrival time (ps)           8994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                     synccell      1020   1020  16862  RISE       1
\Counter_Hall:CounterUDB:count_stored_i\/main_0  macrocell81   7974   8994  29163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:count_stored_i\/clock_0           macrocell81         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN7_1/main_8
Capture Clock  : MODIN7_1/clock_0
Path slack     : 29293p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8864
-------------------------------------   ---- 
End-of-path arrival time (ps)           8864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  20594  RISE       1
MODIN7_1/main_8                        macrocell58     5114   8864  29293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:prevCompare1\/q
Path End       : \PWM_A:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 29303p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8853
-------------------------------------   ---- 
End-of-path arrival time (ps)           8853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:prevCompare1\/q   macrocell71   1250   1250  29303  RISE       1
\PWM_A:PWMUDB:status_0\/main_0  macrocell72   7603   8853  29303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29305p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell8   4962   6172  29305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29308p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13173  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell9   4959   6169  29308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29365p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11801
-------------------------------------   ----- 
End-of-path arrival time (ps)           11801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  20016  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  20016  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  20016  RISE       1
\Counter_Hall:CounterUDB:status_2\/main_0             macrocell20      2629   6139  29365  RISE       1
\Counter_Hall:CounterUDB:status_2\/q                  macrocell20      3350   9489  29365  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_2     statusicell4     2313  11801  29365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN7_1/main_7
Capture Clock  : MODIN7_1/clock_0
Path slack     : 29484p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  19807  RISE       1
MODIN7_1/main_7                        macrocell58     5163   8673  29484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29512p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8645
-------------------------------------   ---- 
End-of-path arrival time (ps)           8645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q              macrocell69   1250   1250  25242  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_3  macrocell68   7395   8645  29512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29684p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8473
-------------------------------------   ---- 
End-of-path arrival time (ps)           8473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q              macrocell70   1250   1250  24651  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_4  macrocell67   7223   8473  29684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29704p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  19077  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_5  macrocell67     4943   8453  29704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 29719p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q   macrocell63   1250   1250  17728  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_0  macrocell64   7188   8438  29719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : Net_4775/main_1
Capture Clock  : Net_4775/clock_0
Path slack     : 29742p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  24648  RISE       1
Net_4775/main_1              macrocell46   7165   8415  29742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29742p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  24648  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_1  macrocell48   7165   8415  29742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29743p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  24648  RISE       1
MODIN5_1/main_1              macrocell49   7164   8414  29743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29743p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  24648  RISE       1
MODIN5_0/main_1              macrocell50   7164   8414  29743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8392
-------------------------------------   ---- 
End-of-path arrival time (ps)           8392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  18570  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_6  macrocell67     4642   8392  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 29861p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell56   1250   1250  24816  RISE       1
MODIN7_1/main_2                   macrocell58   7045   8295  29861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4799/main_4
Capture Clock  : Net_4799/clock_0
Path slack     : 29992p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  18570  RISE       1
Net_4799/main_4                        macrocell66     4414   8164  29992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 29996p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23103  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_2       macrocell44     4411   8161  29996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29996p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23103  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23103  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_6  macrocell47     4411   8161  29996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4800/main_4
Capture Clock  : Net_4800/clock_0
Path slack     : 30003p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  18570  RISE       1
Net_4800/main_4                        macrocell65     4404   8154  30003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4799/main_3
Capture Clock  : Net_4799/clock_0
Path slack     : 30116p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8041
-------------------------------------   ---- 
End-of-path arrival time (ps)           8041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  19077  RISE       1
Net_4799/main_3                        macrocell66     4531   8041  30116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4800/main_3
Capture Clock  : Net_4800/clock_0
Path slack     : 30121p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  19077  RISE       1
Net_4800/main_3                        macrocell65     4525   8035  30121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30171p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11496
-------------------------------------   ----- 
End-of-path arrival time (ps)           11496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/ar_0              macrocell47   10286  11496  30171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : Net_4776/main_0
Capture Clock  : Net_4776/clock_0
Path slack     : 30238p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  15560  RISE       1
Net_4776/main_0                  macrocell45   6669   7919  30238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_1/main_6
Capture Clock  : MODIN7_1/clock_0
Path slack     : 30256p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7900
-------------------------------------   ---- 
End-of-path arrival time (ps)           7900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q       macrocell59   1250   1250  24235  RISE       1
MODIN7_1/main_6  macrocell58   6650   7900  30256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 30360p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7796
-------------------------------------   ---- 
End-of-path arrival time (ps)           7796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell57   1250   1250  21825  RISE       1
MODIN7_1/main_3                   macrocell58   6546   7796  30360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 30379p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7778
-------------------------------------   ---- 
End-of-path arrival time (ps)           7778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  19807  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  19807  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_1       macrocell53     4268   7778  30379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 30456p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  20594  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_2       macrocell53     3951   7701  30456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 30465p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7692
-------------------------------------   ---- 
End-of-path arrival time (ps)           7692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  20594  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  20594  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_6  macrocell57     3942   7692  30465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 30612p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  23214  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_1       macrocell44     4035   7545  30612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30612p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  23214  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  23214  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_5  macrocell47     4035   7545  30612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_Hall:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:prevCompare\/clock_0
Path slack     : 30619p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7538
-------------------------------------   ---- 
End-of-path arrival time (ps)           7538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1600   1600  26596  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1600  26596  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   2270   3870  26596  RISE       1
\Counter_Hall:CounterUDB:prevCompare\/main_0          macrocell80      3668   7538  30619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCompare\/clock_0              macrocell80         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_A:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 30627p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1600   1600  30627  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1600  30627  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   2270   3870  30627  RISE       1
\PWM_A:PWMUDB:status_1\/main_0         macrocell73     3660   7530  30627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 30818p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell5   1210   1210  30818  RISE       1
MODIN7_1/main_4                             macrocell58    6129   7339  30818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 30833p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q     macrocell64   1250   1250  22275  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_1  macrocell69   6074   7324  30833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 30833p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q     macrocell64   1250   1250  22275  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_1  macrocell70   6074   7324  30833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 30841p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  30841  RISE       1
\PWM_B:PWMUDB:runmode_enable\/main_0      macrocell52    6106   7316  30841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_5
Capture Clock  : MODIN7_1/clock_0
Path slack     : 30961p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell58   1250   1250  21392  RISE       1
MODIN7_1/main_5  macrocell58   5946   7196  30961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : Net_4800/main_1
Capture Clock  : Net_4800/clock_0
Path slack     : 31065p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q  macrocell64   1250   1250  22275  RISE       1
Net_4800/main_1              macrocell65   5842   7092  31065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : MODIN7_1/main_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 31075p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  20140  RISE       1
MODIN7_1/main_0                  macrocell58   5832   7082  31075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 31090p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7066
-------------------------------------   ---- 
End-of-path arrival time (ps)           7066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  18570  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  18570  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_2       macrocell64     3316   7066  31090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31098p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/ar_0              macrocell56    9358  10568  31098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN7_0/ar_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 31098p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
MODIN7_0/ar_0                                    macrocell59    9358  10568  31098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31155p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7002
-------------------------------------   ---- 
End-of-path arrival time (ps)           7002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q            macrocell64   1250   1250  22275  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_1  macrocell68   5752   7002  31155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 31172p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/reset              statusicell3   9284  10494  31172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31172p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/ar_0              macrocell68    9284  10494  31172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 31172p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_A:PWMUDB:status_0\/ar_0                     macrocell72    9284  10494  31172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:status_1\/ar_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 31172p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_A:PWMUDB:status_1\/ar_0                     macrocell73    9284  10494  31172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 31215p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  19077  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  19077  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_1       macrocell64     3432   6942  31215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31269p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  20016  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  20016  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  20016  RISE       1
\Counter_Hall:CounterUDB:overflow_reg_i\/main_0       macrocell79      3378   6888  31269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:overflow_reg_i\/clock_0           macrocell79         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31551p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q                             macrocell58   1250   1250  21392  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_3  macrocell57   5356   6606  31551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_C:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 31582p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell4   1370   1370  31582  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell5      0   1370  31582  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell5   2260   3630  31582  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_2           macrocell51     2945   6575  31582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : Net_4799/main_1
Capture Clock  : Net_4799/clock_0
Path slack     : 31638p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q  macrocell64   1250   1250  22275  RISE       1
Net_4799/main_1              macrocell66   5269   6519  31638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 31721p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell4    760    760  18669  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell5      0    760  18669  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell5   2740   3500  18669  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_0          macrocell51     2936   6436  31721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 31894p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  26226  RISE       1
MODIN5_1/main_2                   macrocell49   5012   6262  31894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 31894p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  26226  RISE       1
MODIN5_0/main_2                   macrocell50   5012   6262  31894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 32022p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  18800  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  18800  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  18800  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_0          macrocell75     2634   6134  32022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32045p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q            macrocell64   1250   1250  22275  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_1  macrocell67   4862   6112  32045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 32050p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  23177  RISE       1
MODIN7_1/main_1              macrocell58   4856   6106  32050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_0:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_2
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 32075p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_0:last\/q                         macrocell62   1250   1250  20645  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_2  macrocell78   4832   6082  32075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 32131p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell6    760    760  20213  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell7      0    760  20213  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell7   2740   3500  20213  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_0          macrocell60     2526   6026  32131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_A:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 32235p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell8   1370   1370  32235  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell9      0   1370  32235  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell9   2260   3630  32235  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_2           macrocell75     2292   5922  32235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 32247p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  27997  RISE       1
MODIN5_1/main_3                   macrocell49   4659   5909  32247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 32247p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  27997  RISE       1
MODIN5_0/main_3                   macrocell50   4659   5909  32247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32269p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell52   1250   1250  20140  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_0  macrocell57   4637   5887  32269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_B:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 32285p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell6   1370   1370  32285  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell7      0   1370  32285  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell7   2260   3630  32285  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_2           macrocell60     2242   5872  32285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_C:PWMUDB:runmode_enable\/clock_0
Path slack     : 32346p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9321
-------------------------------------   ---- 
End-of-path arrival time (ps)           9321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_C:PWMUDB:runmode_enable\/ar_0               macrocell43    8111   9321  32346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32346p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9321
-------------------------------------   ---- 
End-of-path arrival time (ps)           9321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/ar_0              macrocell57    8111   9321  32346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 32347p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_B:PWMUDB:runmode_enable\/ar_0               macrocell52    8110   9320  32347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32347p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/ar_0              macrocell67    8110   9320  32347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 32371p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9296
-------------------------------------   ---- 
End-of-path arrival time (ps)           9296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/ar_0                     macrocell69    8086   9296  32371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_cnt_0\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 32371p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9296
-------------------------------------   ---- 
End-of-path arrival time (ps)           9296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/ar_0                     macrocell70    8086   9296  32371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 32371p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
\PWM_A:PWMUDB:runmode_enable\/ar_0               macrocell63    8085   9295  32371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32389p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q   macrocell52   1250   1250  20140  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_0  macrocell53   4518   5768  32389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4799/main_2
Capture Clock  : Net_4799/clock_0
Path slack     : 32518p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell68   1250   1250  23277  RISE       1
Net_4799/main_2                   macrocell66   4389   5639  32518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32717p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                             macrocell50   1250   1250  27986  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_4  macrocell47   4189   5439  32717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4775/main_2
Capture Clock  : Net_4775/clock_0
Path slack     : 32802p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  27997  RISE       1
Net_4775/main_2                   macrocell46   4105   5355  32802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32802p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q       macrocell48   1250   1250  27997  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_2  macrocell48   4105   5355  32802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32839p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q       macrocell67   1250   1250  21715  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_2  macrocell67   4068   5318  32839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32843p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                             macrocell49   1250   1250  27859  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_3  macrocell47   4064   5314  32843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4800/main_2
Capture Clock  : Net_4800/clock_0
Path slack     : 32850p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell67   1250   1250  21715  RISE       1
Net_4800/main_2                   macrocell65   4056   5306  32850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32978p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q       macrocell57   1250   1250  21825  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_2  macrocell57   3929   5179  32978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 33112p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  17728  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_0   macrocell69   3795   5045  33112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 33112p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  17728  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_0   macrocell70   3795   5045  33112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33120p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  24648  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_1  macrocell47   3786   5036  33120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_A:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 33247p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  33247  RISE       1
\PWM_A:PWMUDB:runmode_enable\/main_0      macrocell63    3699   4909  33247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33325p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell2   1210   1210  33325  RISE       1
MODIN5_1/main_4                             macrocell49    3621   4831  33325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 33377p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell7   1210   1210  33377  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_4              macrocell69    3570   4780  33377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33402p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  33402  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  33402  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  33402  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4     4265   7765  33402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33478p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q       macrocell47   1250   1250  26226  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_2  macrocell47   3428   4678  33478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33488p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q       macrocell68   1250   1250  23277  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_2  macrocell68   3418   4668  33488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33497p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q            macrocell53   1250   1250  23177  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_1  macrocell57   3409   4659  33497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33509p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                             macrocell49   1250   1250  27859  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_3  macrocell48   3397   4647  33509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_5
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33623p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell49   1250   1250  27859  RISE       1
MODIN5_1/main_5  macrocell49   3284   4534  33623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_0/main_4
Capture Clock  : MODIN5_0/clock_0
Path slack     : 33623p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell49   1250   1250  27859  RISE       1
MODIN5_0/main_4  macrocell50   3284   4534  33623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33630p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                             macrocell50   1250   1250  27986  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_4  macrocell48   3277   4527  33630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 33631p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q       macrocell70   1250   1250  24651  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_6  macrocell69   3276   4526  33631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_6
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33633p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell50   1250   1250  27986  RISE       1
MODIN5_1/main_6  macrocell49   3274   4524  33633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_4
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 33718p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell77         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                         macrocell77   1250   1250  21431  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_4  macrocell78   3188   4438  33718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 34095p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell56   1250   1250  24816  RISE       1
MODIN7_0/main_2                   macrocell59   2812   4062  34095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4788/main_2
Capture Clock  : Net_4788/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell56   1250   1250  24816  RISE       1
Net_4788/main_2                   macrocell54   2802   4052  34105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q       macrocell56   1250   1250  24816  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_2  macrocell56   2802   4052  34105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:up_cnt\/q
Path End       : \PWM_B:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 34391p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3766
-------------------------------------   ---- 
End-of-path arrival time (ps)           3766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:up_cnt\/q       macrocell60   1250   1250  22485  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_1  macrocell60   2516   3766  34391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:up_cnt\/q
Path End       : \PWM_A:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 34604p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:up_cnt\/q       macrocell75   1250   1250  21235  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_1  macrocell75   2303   3553  34604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:up_cnt\/q
Path End       : \PWM_C:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:up_cnt\/q       macrocell51   1250   1250  21563  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_1  macrocell51   2292   3542  34614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q       macrocell69   1250   1250  25242  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_5  macrocell69   2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q       macrocell69   1250   1250  25242  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_4  macrocell70   2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q                             macrocell59   1250   1250  24235  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_4  macrocell56   2285   3535  34621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_C:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_C:PWMUDB:runmode_enable\/clock_0
Path slack     : 34641p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  34641  RISE       1
\PWM_C:PWMUDB:runmode_enable\/main_0      macrocell43    2305   3515  34641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN7_1/ar_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 36526p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13173  RISE       1
MODIN7_1/ar_0                                    macrocell58    3931   5141  36526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_0\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37654p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:status_0\/q               macrocell72    1250   1250  37654  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2263   3513  37654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_1\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37663p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:status_1\/q               macrocell73    1250   1250  37663  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2254   3504  37663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2146879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19288
-------------------------------------   ----- 
End-of-path arrival time (ps)           19288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2146879  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      6219   9799  2146879  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350  13149  2146879  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    6139  19288  2146879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147276p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13201
-------------------------------------   ----- 
End-of-path arrival time (ps)           13201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell28     1250   1250  2147276  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      6309   7559  2147276  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  10909  2147276  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  13201  2147276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2147979p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18188
-------------------------------------   ----- 
End-of-path arrival time (ps)           18188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2147979  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      4431   8011  2147979  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  11361  2147979  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    6827  18188  2147979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  2149234  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    5222   6472  2149234  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350   9822  2149234  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2250  12072  2149234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149647  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6194   6384  2154273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154532p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell28     1250   1250  2147276  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4875   6125  2154532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell32     1250   1250  2151779  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4557   5807  2154850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2155146p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2147979  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell28     4431   8011  2155146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155226p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2149234  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell32   6680   7930  2155226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155226p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2149234  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell33   6680   7930  2155226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2155226p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2149234  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell35   6680   7930  2155226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155480p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell27     1250   1250  2148216  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3927   5177  2155480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155524p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell30   1250   1250  2155524  RISE       1
\UART_1:BUART:txn\/main_6   macrocell26   6383   7633  2155524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2155524p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell30   1250   1250  2155524  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell27   6383   7633  2155524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2155553p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell30   1250   1250  2155524  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell28   6354   7604  2155553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2155598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7559
-------------------------------------   ---- 
End-of-path arrival time (ps)           7559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell28   1250   1250  2147276  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell29   6309   7559  2155598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2155598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7559
-------------------------------------   ---- 
End-of-path arrival time (ps)           7559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell28   1250   1250  2147276  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell30   6309   7559  2155598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155762p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  2155762  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3644   4894  2155762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell29   1250   1250  2149107  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell28   5632   6882  2156275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156323p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell31     1250   1250  2149234  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3084   4334  2156323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2156430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2156430  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell39   4787   6727  2156430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2156466p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2156466  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell38   4751   6691  2156466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156497  RISE       1
\UART_1:BUART:txn\/main_3                macrocell26     2290   6660  2156497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell27   1250   1250  2148216  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell29   5369   6619  2156538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell27   1250   1250  2148216  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell30   5369   6619  2156538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156684p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2149234  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell34   5222   6472  2156684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156684p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell31   1250   1250  2149234  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell37   5222   6472  2156684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156801p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell32   1250   1250  2151779  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell41   5106   6356  2156801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156814p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149647  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell28     6153   6343  2156814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2156984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2156430  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell38   4233   6173  2156984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2157026p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2156466  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell39   4191   6131  2157026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell29   1250   1250  2149107  RISE       1
\UART_1:BUART:txn\/main_4    macrocell26   4701   5951  2157205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell29   1250   1250  2149107  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell27   4701   5951  2157205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157337p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149647  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell27     5630   5820  2157337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell38   1250   1250  2153118  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell32   4489   5739  2157417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell27   1250   1250  2148216  RISE       1
\UART_1:BUART:txn\/main_1    macrocell26   4487   5737  2157419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell27   1250   1250  2148216  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell27   4487   5737  2157419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2157422p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell39   1250   1250  2152385  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell39   4485   5735  2157422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell27   1250   1250  2148216  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell28   4418   5668  2157489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157596p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell28   1250   1250  2147276  RISE       1
\UART_1:BUART:txn\/main_2    macrocell26   4311   5561  2157596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157596p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell28   1250   1250  2147276  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell27   4311   5561  2157596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell42   1250   1250  2157630  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell35   4277   5527  2157630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157640p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell35   1250   1250  2150715  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell32   4267   5517  2157640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157640p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell35   1250   1250  2150715  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell33   4267   5517  2157640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157640p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell35   1250   1250  2150715  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell35   4267   5517  2157640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5156
-------------------------------------   ---- 
End-of-path arrival time (ps)           5156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell39   1250   1250  2152385  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell38   3906   5156  2158000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5156
-------------------------------------   ---- 
End-of-path arrival time (ps)           5156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell39   1250   1250  2152385  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell41   3906   5156  2158000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158064p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           5093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q      macrocell39   1250   1250  2152385  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell32   3843   5093  2158064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell35   1250   1250  2150715  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell41   3767   5017  2158140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell35   1250   1250  2150715  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell34   3742   4992  2158164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell35   1250   1250  2150715  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell37   3742   4992  2158164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158245p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2158245  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell26     4722   4912  2158245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158245p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2158245  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell27     4722   4912  2158245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158265p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2155762  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell41   3642   4892  2158265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell26   1250   1250  2158429  RISE       1
\UART_1:BUART:txn\/main_0  macrocell26   3477   4727  2158429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158436p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell34   1250   1250  2151646  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell41   3471   4721  2158436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158493  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell32   2723   4663  2158493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158493  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell33   2723   4663  2158493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158493  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell35   2723   4663  2158493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158498p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell33     1250   1250  2148612  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3789   5039  2158498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158508p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158493  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell34   2709   4649  2158508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell32   2705   4645  2158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell33   2705   4645  2158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell35   2705   4645  2158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell34   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158648  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell32   2569   4509  2158648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158648  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell33   2569   4509  2158648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158648  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell35   2569   4509  2158648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158648  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell34   2556   4496  2158661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158684p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2156430  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell36   2533   4473  2158684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2156466  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell36   2531   4471  2158686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell38   1250   1250  2153118  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell38   3173   4423  2158733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell38   1250   1250  2153118  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell41   3173   4423  2158733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2149234  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell41   3086   4336  2158820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158973  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell36   2244   4184  2158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell34   1250   1250  2151646  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell34   2811   4061  2159096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell34   1250   1250  2151646  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell37   2811   4061  2159096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2155762  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell32   2809   4059  2159097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  2155762  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell33   2809   4059  2159097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2155762  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell35   2809   4059  2159097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell34   1250   1250  2151646  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell32   2809   4059  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell34   1250   1250  2151646  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell33   2809   4059  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell34   1250   1250  2151646  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell35   2809   4059  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159101p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2155762  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell34   2805   4055  2159101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell32   1250   1250  2151779  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell32   2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell32   1250   1250  2151779  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell33   2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell32   1250   1250  2151779  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell35   2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell32   1250   1250  2151779  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell34   2678   3928  2159229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell32   1250   1250  2151779  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell37   2678   3928  2159229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell28   1250   1250  2147276  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell28   2636   3886  2159270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159290p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell30   1250   1250  2155524  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell29   2617   3867  2159290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell29   1250   1250  2149107  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell29   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell29   1250   1250  2149107  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell30   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2160656p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2501
-------------------------------------   ---- 
End-of-path arrival time (ps)           2501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2158245  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell29     2311   2501  2160656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2160674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2483
-------------------------------------   ---- 
End-of-path arrival time (ps)           2483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149647  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell29     2293   2483  2160674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2160674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2483
-------------------------------------   ---- 
End-of-path arrival time (ps)           2483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2149647  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell30     2293   2483  2160674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2162582p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell41    1250   1250  2162582  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   2335   3585  2162582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

