# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 10:49:15 on Feb 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "PCIE_UP_ARBIT(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "PCIE_DN_ARBIT(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "PCIE_DN_CPLD_DPK(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "PCIE_TX(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "PCIE_UP_DMA(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "PCIE_UP_DMA(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "PCIE_UP_LBUF(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "PCIE_DN_IF(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "PCIE_DN_DMA(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "PCIE_DN_DMA(fast__1)".
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'REG_WR_ACK'. The port definition is at: ../rtl/04_bist/bist_reg.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'REG_WR_DATA'. The port definition is at: ../rtl/04_bist/bist_reg.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by us
# ---- Wait           1 us of   8 us
# ---- Wait           2 us of   8 us
# ---- Wait           3 us of   8 us
# ---- Wait           4 us of   8 us
# ---- Wait           5 us of   8 us
# ---- Wait           6 us of   8 us
# ---- Wait           7 us of   8 us
# ---- Wait           8 us of   8 us
# ---- reset2    8 us end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/compile_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:25 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/lib/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:53:25 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:25 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V 
# -- Compiling module sram_i64o64_d256
# -- Compiling module glbl
# 
# Top level modules:
# 	sram_i64o64_d256
# 	glbl
# End time: 10:53:26 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:26 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i72o72_d2048/afifo_i72o72_d2048_sim_netlist.V 
# -- Compiling module afifo_i72o72_d2048
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst__1
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray__2
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i72o72_d2048
# 	glbl
# End time: 10:53:26 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:26 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i90o90_d512/afifo_i90o90_d512_sim_netlist.V 
# -- Compiling module afifo_i90o90_d512
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst__1
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray__2
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i90o90_d512
# 	glbl
# End time: 10:53:27 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:27 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V 
# -- Compiling module sfifo_i72o72_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i72o72_d512
# 	glbl
# End time: 10:53:27 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:27 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i180_o180_d512/sfifo_i180_o180_d512_sim_netlist.V 
# -- Compiling module sfifo_i180_o180_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i180_o180_d512
# 	glbl
# End time: 10:53:27 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:28 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i108o108_d512/sfifo_i108o108_d512_sim_netlist.V 
# -- Compiling module sfifo_i108o108_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i108o108_d512
# 	glbl
# End time: 10:53:28 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:28 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/01_user_ip/pulse_gen.v 
# -- Compiling module PULSE_GEN
# 
# Top level modules:
# 	PULSE_GEN
# End time: 10:53:28 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:28 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/03_pcie_if_gx/pcie_dn_arbit.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_if.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_uek.v ../rtl/03_pcie_if_gx/pcie_dn_dek.v ../rtl/03_pcie_if_gx/pcie_dn_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_dma.v ../rtl/03_pcie_if_gx/pcie_dn_fbuf.v ../rtl/03_pcie_if_gx/pcie_dn_if.v ../rtl/03_pcie_if_gx/pcie_dn_lbuf.v ../rtl/03_pcie_if_gx/pcie_dn_reg.v ../rtl/03_pcie_if_gx/pcie_if_gx_x1.v ../rtl/03_pcie_if_gx/pcie_int.v ../rtl/03_pcie_if_gx/pcie_reg_ack.v ../rtl/03_pcie_if_gx/pcie_reg_if.v ../rtl/03_pcie_if_gx/pcie_reg_int.v ../rtl/03_pcie_if_gx/pcie_rx.v ../rtl/03_pcie_if_gx/pcie_tx.v ../rtl/03_pcie_if_gx/pcie_up_arbit.v ../rtl/03_pcie_if_gx/pcie_up_dma.v ../rtl/03_pcie_if_gx/pcie_up_ebuf.v ../rtl/03_pcie_if_gx/pcie_up_if.v ../rtl/03_pcie_if_gx/pcie_up_lbuf.v ../rtl/03_pcie_if_gx/pcie_up_reg.v ../rtl/03_pcie_if_gx/pcie_up_uek.v ../rtl/03_pcie_if_gx/pcie_up_ufk.v 
# -- Compiling module PCIE_DN_ARBIT
# -- Compiling module PCIE_DN_CPLD_DFK
# -- Compiling module PCIE_DN_CPLD_DPK
# -- Compiling module PCIE_DN_CPLD_IF
# -- Compiling module PCIE_DN_CPLD_UEK
# -- Compiling module PCIE_DN_DEK
# -- Compiling module PCIE_DN_DFK
# -- Compiling module PCIE_DN_DMA
# -- Compiling module PCIE_DN_FBUF
# -- Compiling module PCIE_DN_IF
# -- Compiling module PCIE_DN_LBUF
# -- Compiling module PCIE_DN_REG
# -- Compiling module PCIE_IF_GX
# -- Compiling module PCIE_INT
# -- Compiling module PCIE_REG_ACK
# -- Compiling module PCIE_REG_IF
# -- Compiling module PCIE_REG_INT
# -- Compiling module PCIE_RX
# -- Compiling module PCIE_TX
# -- Compiling module PCIE_UP_ARBIT
# -- Compiling module PCIE_UP_DMA
# -- Compiling module PCIE_UP_EBUF
# -- Compiling module PCIE_UP_IF
# -- Compiling module PCIE_UP_LBUF
# -- Compiling module PCIE_UP_REG
# -- Compiling module PCIE_UP_UEK
# -- Compiling module PCIE_UP_UFK
# 
# Top level modules:
# 	PCIE_IF_GX
# 	PCIE_INT
# End time: 10:53:28 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:29 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/04_bist/bist_reg.v ../rtl/04_bist/ram_bist.v 
# -- Compiling module BIST_REG
# -- Compiling module RAM_BIST
# 
# Top level modules:
# 	BIST_REG
# 	RAM_BIST
# End time: 10:53:29 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:29 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/05_pc_sim/pc_sim.v 
# -- Compiling module PC_SIM
# 
# Top level modules:
# 	PC_SIM
# End time: 10:53:29 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:29 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/fpga_top_sim.V 
# -- Compiling module FPGA_TOP_SIM
# 
# Top level modules:
# 	FPGA_TOP_SIM
# End time: 10:53:29 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:29 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/define/define.v 
# End time: 10:53:29 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:29 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/sim_model.v 
# -- Compiling module SIM_MODEL
# 
# Top level modules:
# 	SIM_MODEL
# End time: 10:53:29 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:30 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 10:53:30 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:32 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 10:53:32 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:53:32 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 10:53:32 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:53:34 on Feb 07,2025, Elapsed time: 0:04:19
# Errors: 0, Warnings: 11
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 10:53:35 on Feb 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'REG_WR_ACK'. The port definition is at: ../rtl/04_bist/bist_reg.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'REG_WR_DATA'. The port definition is at: ../rtl/04_bist/bist_reg.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by us
# ---- Wait           1 us of   8 us
# ---- Wait           2 us of   8 us
# ---- Wait           3 us of   8 us
# ---- Wait           4 us of   8 us
# ---- Wait           5 us of   8 us
# ---- Wait           6 us of   8 us
# ---- Wait           7 us of   8 us
# ---- Wait           8 us of   8 us
# ---- reset2    8 us end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/compile_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:08 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/lib/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:58:08 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:08 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V 
# -- Compiling module sram_i64o64_d256
# -- Compiling module glbl
# 
# Top level modules:
# 	sram_i64o64_d256
# 	glbl
# End time: 10:58:08 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:08 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i72o72_d2048/afifo_i72o72_d2048_sim_netlist.V 
# -- Compiling module afifo_i72o72_d2048
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst__1
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray__2
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i72o72_d2048
# 	glbl
# End time: 10:58:09 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:09 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i90o90_d512/afifo_i90o90_d512_sim_netlist.V 
# -- Compiling module afifo_i90o90_d512
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst__1
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray__2
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i90o90_d512
# 	glbl
# End time: 10:58:09 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:09 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V 
# -- Compiling module sfifo_i72o72_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i72o72_d512
# 	glbl
# End time: 10:58:10 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:10 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i180_o180_d512/sfifo_i180_o180_d512_sim_netlist.V 
# -- Compiling module sfifo_i180_o180_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i180_o180_d512
# 	glbl
# End time: 10:58:10 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:10 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i108o108_d512/sfifo_i108o108_d512_sim_netlist.V 
# -- Compiling module sfifo_i108o108_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i108o108_d512
# 	glbl
# End time: 10:58:10 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:10 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/01_user_ip/pulse_gen.v 
# -- Compiling module PULSE_GEN
# 
# Top level modules:
# 	PULSE_GEN
# End time: 10:58:11 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:11 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/03_pcie_if_gx/pcie_dn_arbit.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_if.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_uek.v ../rtl/03_pcie_if_gx/pcie_dn_dek.v ../rtl/03_pcie_if_gx/pcie_dn_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_dma.v ../rtl/03_pcie_if_gx/pcie_dn_fbuf.v ../rtl/03_pcie_if_gx/pcie_dn_if.v ../rtl/03_pcie_if_gx/pcie_dn_lbuf.v ../rtl/03_pcie_if_gx/pcie_dn_reg.v ../rtl/03_pcie_if_gx/pcie_if_gx_x1.v ../rtl/03_pcie_if_gx/pcie_int.v ../rtl/03_pcie_if_gx/pcie_reg_ack.v ../rtl/03_pcie_if_gx/pcie_reg_if.v ../rtl/03_pcie_if_gx/pcie_reg_int.v ../rtl/03_pcie_if_gx/pcie_rx.v ../rtl/03_pcie_if_gx/pcie_tx.v ../rtl/03_pcie_if_gx/pcie_up_arbit.v ../rtl/03_pcie_if_gx/pcie_up_dma.v ../rtl/03_pcie_if_gx/pcie_up_ebuf.v ../rtl/03_pcie_if_gx/pcie_up_if.v ../rtl/03_pcie_if_gx/pcie_up_lbuf.v ../rtl/03_pcie_if_gx/pcie_up_reg.v ../rtl/03_pcie_if_gx/pcie_up_uek.v ../rtl/03_pcie_if_gx/pcie_up_ufk.v 
# -- Compiling module PCIE_DN_ARBIT
# -- Compiling module PCIE_DN_CPLD_DFK
# -- Compiling module PCIE_DN_CPLD_DPK
# -- Compiling module PCIE_DN_CPLD_IF
# -- Compiling module PCIE_DN_CPLD_UEK
# -- Compiling module PCIE_DN_DEK
# -- Compiling module PCIE_DN_DFK
# -- Compiling module PCIE_DN_DMA
# -- Compiling module PCIE_DN_FBUF
# -- Compiling module PCIE_DN_IF
# -- Compiling module PCIE_DN_LBUF
# -- Compiling module PCIE_DN_REG
# -- Compiling module PCIE_IF_GX
# -- Compiling module PCIE_INT
# -- Compiling module PCIE_REG_ACK
# -- Compiling module PCIE_REG_IF
# -- Compiling module PCIE_REG_INT
# -- Compiling module PCIE_RX
# -- Compiling module PCIE_TX
# -- Compiling module PCIE_UP_ARBIT
# -- Compiling module PCIE_UP_DMA
# -- Compiling module PCIE_UP_EBUF
# -- Compiling module PCIE_UP_IF
# -- Compiling module PCIE_UP_LBUF
# -- Compiling module PCIE_UP_REG
# -- Compiling module PCIE_UP_UEK
# -- Compiling module PCIE_UP_UFK
# 
# Top level modules:
# 	PCIE_IF_GX
# 	PCIE_INT
# End time: 10:58:11 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:11 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/04_bist/bist_reg.v ../rtl/04_bist/ram_bist.v 
# -- Compiling module BIST_REG
# -- Compiling module RAM_BIST
# 
# Top level modules:
# 	BIST_REG
# 	RAM_BIST
# End time: 10:58:11 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:11 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/05_pc_sim/pc_sim.v 
# -- Compiling module PC_SIM
# 
# Top level modules:
# 	PC_SIM
# End time: 10:58:11 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:12 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/fpga_top_sim.V 
# -- Compiling module FPGA_TOP_SIM
# 
# Top level modules:
# 	FPGA_TOP_SIM
# End time: 10:58:12 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:12 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/define/define.v 
# End time: 10:58:12 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:12 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/sim_model.v 
# -- Compiling module SIM_MODEL
# 
# Top level modules:
# 	SIM_MODEL
# End time: 10:58:12 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:12 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 10:58:12 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:14 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 10:58:14 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:58:14 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 10:58:15 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:58:17 on Feb 07,2025, Elapsed time: 0:04:42
# Errors: 0, Warnings: 11
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 10:58:17 on Feb 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'REG_WR_ACK'. The port definition is at: ../rtl/04_bist/bist_reg.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'REG_WR_DATA'. The port definition is at: ../rtl/04_bist/bist_reg.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by us
# ---- Wait           1 us of   8 us
# ---- Wait           2 us of   8 us
# ---- Wait           3 us of   8 us
# ---- Wait           4 us of   8 us
# ---- Wait           5 us of   8 us
# ---- Wait           6 us of   8 us
# ---- Wait           7 us of   8 us
# ---- Wait           8 us of   8 us
# ---- reset2    8 us end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/compile_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:09 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/lib/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:02:09 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:10 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V 
# -- Compiling module sram_i64o64_d256
# -- Compiling module glbl
# 
# Top level modules:
# 	sram_i64o64_d256
# 	glbl
# End time: 11:02:10 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:10 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i72o72_d2048/afifo_i72o72_d2048_sim_netlist.V 
# -- Compiling module afifo_i72o72_d2048
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst__1
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray__2
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i72o72_d2048
# 	glbl
# End time: 11:02:11 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:11 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i90o90_d512/afifo_i90o90_d512_sim_netlist.V 
# -- Compiling module afifo_i90o90_d512
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst__1
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray__2
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i90o90_d512
# 	glbl
# End time: 11:02:11 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:11 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V 
# -- Compiling module sfifo_i72o72_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i72o72_d512
# 	glbl
# End time: 11:02:11 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:11 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i180_o180_d512/sfifo_i180_o180_d512_sim_netlist.V 
# -- Compiling module sfifo_i180_o180_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i180_o180_d512
# 	glbl
# End time: 11:02:12 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:12 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i108o108_d512/sfifo_i108o108_d512_sim_netlist.V 
# -- Compiling module sfifo_i108o108_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i108o108_d512
# 	glbl
# End time: 11:02:12 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:12 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/01_user_ip/pulse_gen.v 
# -- Compiling module PULSE_GEN
# 
# Top level modules:
# 	PULSE_GEN
# End time: 11:02:12 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:12 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/03_pcie_if_gx/pcie_dn_arbit.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_if.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_uek.v ../rtl/03_pcie_if_gx/pcie_dn_dek.v ../rtl/03_pcie_if_gx/pcie_dn_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_dma.v ../rtl/03_pcie_if_gx/pcie_dn_fbuf.v ../rtl/03_pcie_if_gx/pcie_dn_if.v ../rtl/03_pcie_if_gx/pcie_dn_lbuf.v ../rtl/03_pcie_if_gx/pcie_dn_reg.v ../rtl/03_pcie_if_gx/pcie_if_gx_x1.v ../rtl/03_pcie_if_gx/pcie_int.v ../rtl/03_pcie_if_gx/pcie_reg_ack.v ../rtl/03_pcie_if_gx/pcie_reg_if.v ../rtl/03_pcie_if_gx/pcie_reg_int.v ../rtl/03_pcie_if_gx/pcie_rx.v ../rtl/03_pcie_if_gx/pcie_tx.v ../rtl/03_pcie_if_gx/pcie_up_arbit.v ../rtl/03_pcie_if_gx/pcie_up_dma.v ../rtl/03_pcie_if_gx/pcie_up_ebuf.v ../rtl/03_pcie_if_gx/pcie_up_if.v ../rtl/03_pcie_if_gx/pcie_up_lbuf.v ../rtl/03_pcie_if_gx/pcie_up_reg.v ../rtl/03_pcie_if_gx/pcie_up_uek.v ../rtl/03_pcie_if_gx/pcie_up_ufk.v 
# -- Compiling module PCIE_DN_ARBIT
# -- Compiling module PCIE_DN_CPLD_DFK
# -- Compiling module PCIE_DN_CPLD_DPK
# -- Compiling module PCIE_DN_CPLD_IF
# -- Compiling module PCIE_DN_CPLD_UEK
# -- Compiling module PCIE_DN_DEK
# -- Compiling module PCIE_DN_DFK
# -- Compiling module PCIE_DN_DMA
# -- Compiling module PCIE_DN_FBUF
# -- Compiling module PCIE_DN_IF
# -- Compiling module PCIE_DN_LBUF
# -- Compiling module PCIE_DN_REG
# -- Compiling module PCIE_IF_GX
# -- Compiling module PCIE_INT
# -- Compiling module PCIE_REG_ACK
# -- Compiling module PCIE_REG_IF
# -- Compiling module PCIE_REG_INT
# -- Compiling module PCIE_RX
# -- Compiling module PCIE_TX
# -- Compiling module PCIE_UP_ARBIT
# -- Compiling module PCIE_UP_DMA
# -- Compiling module PCIE_UP_EBUF
# -- Compiling module PCIE_UP_IF
# -- Compiling module PCIE_UP_LBUF
# -- Compiling module PCIE_UP_REG
# -- Compiling module PCIE_UP_UEK
# -- Compiling module PCIE_UP_UFK
# 
# Top level modules:
# 	PCIE_IF_GX
# 	PCIE_INT
# End time: 11:02:13 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:13 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/04_bist/bist_reg.v ../rtl/04_bist/ram_bist.v 
# -- Compiling module BIST_REG
# -- Compiling module RAM_BIST
# 
# Top level modules:
# 	BIST_REG
# 	RAM_BIST
# End time: 11:02:13 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:13 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/05_pc_sim/pc_sim.v 
# -- Compiling module PC_SIM
# 
# Top level modules:
# 	PC_SIM
# End time: 11:02:13 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:13 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/fpga_top_sim.V 
# -- Compiling module FPGA_TOP_SIM
# 
# Top level modules:
# 	FPGA_TOP_SIM
# End time: 11:02:13 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:14 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/define/define.v 
# End time: 11:02:14 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:14 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/sim_model.v 
# -- Compiling module SIM_MODEL
# 
# Top level modules:
# 	SIM_MODEL
# End time: 11:02:14 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:14 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:02:14 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:16 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 11:02:16 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:02:16 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:02:16 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:02:18 on Feb 07,2025, Elapsed time: 0:04:01
# Errors: 0, Warnings: 11
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 11:02:19 on Feb 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'REG_WR_ACK'. The port definition is at: ../rtl/04_bist/bist_reg.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'REG_WR_DATA'. The port definition is at: ../rtl/04_bist/bist_reg.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by us
# ---- Wait           1 us of   8 us
# ---- Wait           2 us of   8 us
# ---- Wait           3 us of   8 us
# ---- Wait           4 us of   8 us
# ---- Wait           5 us of   8 us
# ---- Wait           6 us of   8 us
# ---- Wait           7 us of   8 us
# ---- Wait           8 us of   8 us
# ---- reset2    8 us end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/compile_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:32 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/lib/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:04:32 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:32 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V 
# -- Compiling module sram_i64o64_d256
# -- Compiling module glbl
# 
# Top level modules:
# 	sram_i64o64_d256
# 	glbl
# End time: 11:04:32 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:32 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i72o72_d2048/afifo_i72o72_d2048_sim_netlist.V 
# -- Compiling module afifo_i72o72_d2048
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst__1
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray__2
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i72o72_d2048
# 	glbl
# End time: 11:04:33 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:33 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i90o90_d512/afifo_i90o90_d512_sim_netlist.V 
# -- Compiling module afifo_i90o90_d512
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst__1
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray__2
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i90o90_d512
# 	glbl
# End time: 11:04:33 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:33 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V 
# -- Compiling module sfifo_i72o72_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i72o72_d512
# 	glbl
# End time: 11:04:34 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:34 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i180_o180_d512/sfifo_i180_o180_d512_sim_netlist.V 
# -- Compiling module sfifo_i180_o180_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i180_o180_d512
# 	glbl
# End time: 11:04:34 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:34 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i108o108_d512/sfifo_i108o108_d512_sim_netlist.V 
# -- Compiling module sfifo_i108o108_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i108o108_d512
# 	glbl
# End time: 11:04:34 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:34 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/01_user_ip/pulse_gen.v 
# -- Compiling module PULSE_GEN
# 
# Top level modules:
# 	PULSE_GEN
# End time: 11:04:35 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:35 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/03_pcie_if_gx/pcie_dn_arbit.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_if.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_uek.v ../rtl/03_pcie_if_gx/pcie_dn_dek.v ../rtl/03_pcie_if_gx/pcie_dn_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_dma.v ../rtl/03_pcie_if_gx/pcie_dn_fbuf.v ../rtl/03_pcie_if_gx/pcie_dn_if.v ../rtl/03_pcie_if_gx/pcie_dn_lbuf.v ../rtl/03_pcie_if_gx/pcie_dn_reg.v ../rtl/03_pcie_if_gx/pcie_if_gx_x1.v ../rtl/03_pcie_if_gx/pcie_int.v ../rtl/03_pcie_if_gx/pcie_reg_ack.v ../rtl/03_pcie_if_gx/pcie_reg_if.v ../rtl/03_pcie_if_gx/pcie_reg_int.v ../rtl/03_pcie_if_gx/pcie_rx.v ../rtl/03_pcie_if_gx/pcie_tx.v ../rtl/03_pcie_if_gx/pcie_up_arbit.v ../rtl/03_pcie_if_gx/pcie_up_dma.v ../rtl/03_pcie_if_gx/pcie_up_ebuf.v ../rtl/03_pcie_if_gx/pcie_up_if.v ../rtl/03_pcie_if_gx/pcie_up_lbuf.v ../rtl/03_pcie_if_gx/pcie_up_reg.v ../rtl/03_pcie_if_gx/pcie_up_uek.v ../rtl/03_pcie_if_gx/pcie_up_ufk.v 
# -- Compiling module PCIE_DN_ARBIT
# -- Compiling module PCIE_DN_CPLD_DFK
# -- Compiling module PCIE_DN_CPLD_DPK
# -- Compiling module PCIE_DN_CPLD_IF
# -- Compiling module PCIE_DN_CPLD_UEK
# -- Compiling module PCIE_DN_DEK
# -- Compiling module PCIE_DN_DFK
# -- Compiling module PCIE_DN_DMA
# -- Compiling module PCIE_DN_FBUF
# -- Compiling module PCIE_DN_IF
# -- Compiling module PCIE_DN_LBUF
# -- Compiling module PCIE_DN_REG
# -- Compiling module PCIE_IF_GX
# -- Compiling module PCIE_INT
# -- Compiling module PCIE_REG_ACK
# -- Compiling module PCIE_REG_IF
# -- Compiling module PCIE_REG_INT
# -- Compiling module PCIE_RX
# -- Compiling module PCIE_TX
# -- Compiling module PCIE_UP_ARBIT
# -- Compiling module PCIE_UP_DMA
# -- Compiling module PCIE_UP_EBUF
# -- Compiling module PCIE_UP_IF
# -- Compiling module PCIE_UP_LBUF
# -- Compiling module PCIE_UP_REG
# -- Compiling module PCIE_UP_UEK
# -- Compiling module PCIE_UP_UFK
# 
# Top level modules:
# 	PCIE_IF_GX
# 	PCIE_INT
# End time: 11:04:35 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:35 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/04_bist/bist_reg.v ../rtl/04_bist/ram_bist.v 
# -- Compiling module BIST_REG
# -- Compiling module RAM_BIST
# 
# Top level modules:
# 	BIST_REG
# 	RAM_BIST
# End time: 11:04:35 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:35 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/05_pc_sim/pc_sim.v 
# -- Compiling module PC_SIM
# 
# Top level modules:
# 	PC_SIM
# End time: 11:04:36 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:36 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/fpga_top_sim.V 
# -- Compiling module FPGA_TOP_SIM
# 
# Top level modules:
# 	FPGA_TOP_SIM
# End time: 11:04:36 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:36 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/define/define.v 
# End time: 11:04:36 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:36 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/sim_model.v 
# -- Compiling module SIM_MODEL
# 
# Top level modules:
# 	SIM_MODEL
# End time: 11:04:36 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:36 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:04:36 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:38 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 11:04:38 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:04:38 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:04:39 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:04:41 on Feb 07,2025, Elapsed time: 0:02:22
# Errors: 0, Warnings: 11
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 11:04:41 on Feb 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'REG_WR_ACK'. The port definition is at: ../rtl/04_bist/bist_reg.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'REG_WR_DATA'. The port definition is at: ../rtl/04_bist/bist_reg.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by us
# ---- Wait           1 us of   8 us
# ---- Wait           2 us of   8 us
# ---- Wait           3 us of   8 us
# ---- Wait           4 us of   8 us
# ---- Wait           5 us of   8 us
# ---- Wait           6 us of   8 us
# ---- Wait           7 us of   8 us
# ---- Wait           8 us of   8 us
# ---- reset2    8 us end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:13:32 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 11:13:32 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:13:32 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:13:32 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:13:34 on Feb 07,2025, Elapsed time: 0:08:53
# Errors: 0, Warnings: 11
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 11:13:34 on Feb 07,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'REG_WR_ACK'. The port definition is at: ../rtl/04_bist/bist_reg.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'REG_WR_DATA'. The port definition is at: ../rtl/04_bist/bist_reg.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by us
# ---- Wait           1 us of   8 us
# ---- Wait           2 us of   8 us
# ---- Wait           3 us of   8 us
# ---- Wait           4 us of   8 us
# ---- Wait           5 us of   8 us
# ---- Wait           6 us of   8 us
# ---- Wait           7 us of   8 us
# ---- Wait           8 us of   8 us
# ---- reset2    8 us end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/compile_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:00 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/lib/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:30:00 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:00 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V 
# -- Compiling module sram_i64o64_d256
# -- Compiling module glbl
# 
# Top level modules:
# 	sram_i64o64_d256
# 	glbl
# End time: 11:30:01 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:01 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i72o72_d2048/afifo_i72o72_d2048_sim_netlist.V 
# -- Compiling module afifo_i72o72_d2048
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst__1
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray__2
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i72o72_d2048
# 	glbl
# End time: 11:30:01 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:01 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i90o90_d512/afifo_i90o90_d512_sim_netlist.V 
# -- Compiling module afifo_i90o90_d512
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst__1
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray__2
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i90o90_d512
# 	glbl
# End time: 11:30:02 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:02 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V 
# -- Compiling module sfifo_i72o72_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i72o72_d512
# 	glbl
# End time: 11:30:02 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:02 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i180_o180_d512/sfifo_i180_o180_d512_sim_netlist.V 
# -- Compiling module sfifo_i180_o180_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i180_o180_d512
# 	glbl
# End time: 11:30:02 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:02 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i108o108_d512/sfifo_i108o108_d512_sim_netlist.V 
# -- Compiling module sfifo_i108o108_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i108o108_d512
# 	glbl
# End time: 11:30:03 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:03 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/01_user_ip/pulse_gen.v 
# -- Compiling module PULSE_GEN
# 
# Top level modules:
# 	PULSE_GEN
# End time: 11:30:03 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:03 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/03_pcie_if_gx/pcie_dn_arbit.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_if.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_uek.v ../rtl/03_pcie_if_gx/pcie_dn_dek.v ../rtl/03_pcie_if_gx/pcie_dn_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_dma.v ../rtl/03_pcie_if_gx/pcie_dn_fbuf.v ../rtl/03_pcie_if_gx/pcie_dn_if.v ../rtl/03_pcie_if_gx/pcie_dn_lbuf.v ../rtl/03_pcie_if_gx/pcie_dn_reg.v ../rtl/03_pcie_if_gx/pcie_if_gx_x1.v ../rtl/03_pcie_if_gx/pcie_int.v ../rtl/03_pcie_if_gx/pcie_reg_ack.v ../rtl/03_pcie_if_gx/pcie_reg_if.v ../rtl/03_pcie_if_gx/pcie_reg_int.v ../rtl/03_pcie_if_gx/pcie_rx.v ../rtl/03_pcie_if_gx/pcie_tx.v ../rtl/03_pcie_if_gx/pcie_up_arbit.v ../rtl/03_pcie_if_gx/pcie_up_dma.v ../rtl/03_pcie_if_gx/pcie_up_ebuf.v ../rtl/03_pcie_if_gx/pcie_up_if.v ../rtl/03_pcie_if_gx/pcie_up_lbuf.v ../rtl/03_pcie_if_gx/pcie_up_reg.v ../rtl/03_pcie_if_gx/pcie_up_uek.v ../rtl/03_pcie_if_gx/pcie_up_ufk.v 
# -- Compiling module PCIE_DN_ARBIT
# -- Compiling module PCIE_DN_CPLD_DFK
# -- Compiling module PCIE_DN_CPLD_DPK
# -- Compiling module PCIE_DN_CPLD_IF
# -- Compiling module PCIE_DN_CPLD_UEK
# -- Compiling module PCIE_DN_DEK
# -- Compiling module PCIE_DN_DFK
# -- Compiling module PCIE_DN_DMA
# -- Compiling module PCIE_DN_FBUF
# -- Compiling module PCIE_DN_IF
# -- Compiling module PCIE_DN_LBUF
# -- Compiling module PCIE_DN_REG
# -- Compiling module PCIE_IF_GX
# -- Compiling module PCIE_INT
# -- Compiling module PCIE_REG_ACK
# -- Compiling module PCIE_REG_IF
# -- Compiling module PCIE_REG_INT
# -- Compiling module PCIE_RX
# -- Compiling module PCIE_TX
# -- Compiling module PCIE_UP_ARBIT
# -- Compiling module PCIE_UP_DMA
# -- Compiling module PCIE_UP_EBUF
# -- Compiling module PCIE_UP_IF
# -- Compiling module PCIE_UP_LBUF
# -- Compiling module PCIE_UP_REG
# -- Compiling module PCIE_UP_UEK
# -- Compiling module PCIE_UP_UFK
# 
# Top level modules:
# 	PCIE_IF_GX
# 	PCIE_INT
# End time: 11:30:03 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:04 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/04_bist/bist_reg.v ../rtl/04_bist/ram_bist.v 
# -- Compiling module BIST_REG
# -- Compiling module RAM_BIST
# 
# Top level modules:
# 	BIST_REG
# 	RAM_BIST
# End time: 11:30:04 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:04 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/05_pc_sim/pc_sim.v 
# -- Compiling module PC_SIM
# 
# Top level modules:
# 	PC_SIM
# End time: 11:30:04 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:04 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/fpga_top_sim.V 
# -- Compiling module FPGA_TOP_SIM
# 
# Top level modules:
# 	FPGA_TOP_SIM
# End time: 11:30:04 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:04 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/define/define.v 
# End time: 11:30:04 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:04 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/sim_model.v 
# -- Compiling module SIM_MODEL
# 
# Top level modules:
# 	SIM_MODEL
# End time: 11:30:04 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:04 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:30:04 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:07 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 11:30:07 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:30:07 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:30:07 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:09 on Feb 07,2025, Elapsed time: 0:16:35
# Errors: 0, Warnings: 11
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 11:30:09 on Feb 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'REG_WR_ACK'. The port definition is at: ../rtl/04_bist/bist_reg.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'REG_WR_DATA'. The port definition is at: ../rtl/04_bist/bist_reg.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_BIST_REG File: sim_model/tb_top.v Line: 865
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by us
# ---- Wait           1 us of   8 us
# ---- Wait           2 us of   8 us
# ---- Wait           3 us of   8 us
# ---- Wait           4 us of   8 us
# ---- Wait           5 us of   8 us
# ---- Wait           6 us of   8 us
# ---- Wait           7 us of   8 us
# ---- Wait           8 us of   8 us
# ---- reset2    8 us end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/compile_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:21 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/lib/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:21:21 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:21 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V 
# -- Compiling module sram_i64o64_d256
# -- Compiling module glbl
# 
# Top level modules:
# 	sram_i64o64_d256
# 	glbl
# End time: 13:21:21 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:21 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i72o72_d2048/afifo_i72o72_d2048_sim_netlist.V 
# -- Compiling module afifo_i72o72_d2048
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst__1
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray__2
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i72o72_d2048
# 	glbl
# End time: 13:21:22 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:22 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i90o90_d512/afifo_i90o90_d512_sim_netlist.V 
# -- Compiling module afifo_i90o90_d512
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst__1
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray__2
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i90o90_d512
# 	glbl
# End time: 13:21:22 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:23 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V 
# -- Compiling module sfifo_i72o72_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i72o72_d512
# 	glbl
# End time: 13:21:23 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:23 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i180_o180_d512/sfifo_i180_o180_d512_sim_netlist.V 
# -- Compiling module sfifo_i180_o180_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i180_o180_d512
# 	glbl
# End time: 13:21:23 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:23 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i108o108_d512/sfifo_i108o108_d512_sim_netlist.V 
# -- Compiling module sfifo_i108o108_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i108o108_d512
# 	glbl
# End time: 13:21:23 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:24 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/01_user_ip/pulse_gen.v 
# -- Compiling module PULSE_GEN
# 
# Top level modules:
# 	PULSE_GEN
# End time: 13:21:24 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:24 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/03_pcie_if_gx/pcie_dn_arbit.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_if.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_uek.v ../rtl/03_pcie_if_gx/pcie_dn_dek.v ../rtl/03_pcie_if_gx/pcie_dn_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_dma.v ../rtl/03_pcie_if_gx/pcie_dn_fbuf.v ../rtl/03_pcie_if_gx/pcie_dn_if.v ../rtl/03_pcie_if_gx/pcie_dn_lbuf.v ../rtl/03_pcie_if_gx/pcie_dn_reg.v ../rtl/03_pcie_if_gx/pcie_if_gx_x1.v ../rtl/03_pcie_if_gx/pcie_int.v ../rtl/03_pcie_if_gx/pcie_reg_ack.v ../rtl/03_pcie_if_gx/pcie_reg_if.v ../rtl/03_pcie_if_gx/pcie_reg_int.v ../rtl/03_pcie_if_gx/pcie_rx.v ../rtl/03_pcie_if_gx/pcie_tx.v ../rtl/03_pcie_if_gx/pcie_up_arbit.v ../rtl/03_pcie_if_gx/pcie_up_dma.v ../rtl/03_pcie_if_gx/pcie_up_ebuf.v ../rtl/03_pcie_if_gx/pcie_up_if.v ../rtl/03_pcie_if_gx/pcie_up_lbuf.v ../rtl/03_pcie_if_gx/pcie_up_reg.v ../rtl/03_pcie_if_gx/pcie_up_uek.v ../rtl/03_pcie_if_gx/pcie_up_ufk.v 
# -- Compiling module PCIE_DN_ARBIT
# -- Compiling module PCIE_DN_CPLD_DFK
# -- Compiling module PCIE_DN_CPLD_DPK
# -- Compiling module PCIE_DN_CPLD_IF
# -- Compiling module PCIE_DN_CPLD_UEK
# -- Compiling module PCIE_DN_DEK
# -- Compiling module PCIE_DN_DFK
# -- Compiling module PCIE_DN_DMA
# -- Compiling module PCIE_DN_FBUF
# -- Compiling module PCIE_DN_IF
# -- Compiling module PCIE_DN_LBUF
# -- Compiling module PCIE_DN_REG
# -- Compiling module PCIE_IF_GX
# -- Compiling module PCIE_INT
# -- Compiling module PCIE_REG_ACK
# -- Compiling module PCIE_REG_IF
# -- Compiling module PCIE_REG_INT
# -- Compiling module PCIE_RX
# -- Compiling module PCIE_TX
# -- Compiling module PCIE_UP_ARBIT
# -- Compiling module PCIE_UP_DMA
# -- Compiling module PCIE_UP_EBUF
# -- Compiling module PCIE_UP_IF
# -- Compiling module PCIE_UP_LBUF
# -- Compiling module PCIE_UP_REG
# -- Compiling module PCIE_UP_UEK
# -- Compiling module PCIE_UP_UFK
# 
# Top level modules:
# 	PCIE_IF_GX
# 	PCIE_INT
# End time: 13:21:24 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:24 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/04_bist/bist_reg.v ../rtl/04_bist/ram_bist.v 
# -- Compiling module BIST_REG
# -- Compiling module RAM_BIST
# 
# Top level modules:
# 	BIST_REG
# 	RAM_BIST
# End time: 13:21:25 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:25 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/05_pc_sim/pc_sim.v 
# -- Compiling module PC_SIM
# 
# Top level modules:
# 	PC_SIM
# End time: 13:21:25 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:25 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/fpga_top_sim.V 
# -- Compiling module FPGA_TOP_SIM
# 
# Top level modules:
# 	FPGA_TOP_SIM
# End time: 13:21:25 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:25 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/define/define.v 
# End time: 13:21:25 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:25 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/sim_model.v 
# -- Compiling module SIM_MODEL
# 
# Top level modules:
# 	SIM_MODEL
# End time: 13:21:25 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:25 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:21:25 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:29 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 13:21:29 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:29 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:21:29 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:21:31 on Feb 07,2025, Elapsed time: 1:51:22
# Errors: 0, Warnings: 11
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 13:21:31 on Feb 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- Wait for  64 cycles
# ---- Wait for  64 cycles end
# ---- reseting by us
# ---- Wait           1 us of   8 us
# ---- Wait           2 us of   8 us
# ---- Wait           3 us of   8 us
# ---- Wait           4 us of   8 us
# ---- Wait           5 us of   8 us
# ---- Wait           6 us of   8 us
# ---- Wait           7 us of   8 us
# ---- Wait           8 us of   8 us
# ---- reset2    8 us end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/compile_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:49 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/lib/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:27:50 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:50 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V 
# -- Compiling module sram_i64o64_d256
# -- Compiling module glbl
# 
# Top level modules:
# 	sram_i64o64_d256
# 	glbl
# End time: 13:27:50 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:50 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i72o72_d2048/afifo_i72o72_d2048_sim_netlist.V 
# -- Compiling module afifo_i72o72_d2048
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst__1
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray__2
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i72o72_d2048
# 	glbl
# End time: 13:27:51 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:51 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i90o90_d512/afifo_i90o90_d512_sim_netlist.V 
# -- Compiling module afifo_i90o90_d512
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst__1
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray__2
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i90o90_d512
# 	glbl
# End time: 13:27:51 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:51 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V 
# -- Compiling module sfifo_i72o72_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i72o72_d512
# 	glbl
# End time: 13:27:51 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:51 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i180_o180_d512/sfifo_i180_o180_d512_sim_netlist.V 
# -- Compiling module sfifo_i180_o180_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i180_o180_d512
# 	glbl
# End time: 13:27:52 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:52 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i108o108_d512/sfifo_i108o108_d512_sim_netlist.V 
# -- Compiling module sfifo_i108o108_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i108o108_d512
# 	glbl
# End time: 13:27:52 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:52 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/01_user_ip/pulse_gen.v 
# -- Compiling module PULSE_GEN
# 
# Top level modules:
# 	PULSE_GEN
# End time: 13:27:52 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:52 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/03_pcie_if_gx/pcie_dn_arbit.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_if.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_uek.v ../rtl/03_pcie_if_gx/pcie_dn_dek.v ../rtl/03_pcie_if_gx/pcie_dn_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_dma.v ../rtl/03_pcie_if_gx/pcie_dn_fbuf.v ../rtl/03_pcie_if_gx/pcie_dn_if.v ../rtl/03_pcie_if_gx/pcie_dn_lbuf.v ../rtl/03_pcie_if_gx/pcie_dn_reg.v ../rtl/03_pcie_if_gx/pcie_if_gx_x1.v ../rtl/03_pcie_if_gx/pcie_int.v ../rtl/03_pcie_if_gx/pcie_reg_ack.v ../rtl/03_pcie_if_gx/pcie_reg_if.v ../rtl/03_pcie_if_gx/pcie_reg_int.v ../rtl/03_pcie_if_gx/pcie_rx.v ../rtl/03_pcie_if_gx/pcie_tx.v ../rtl/03_pcie_if_gx/pcie_up_arbit.v ../rtl/03_pcie_if_gx/pcie_up_dma.v ../rtl/03_pcie_if_gx/pcie_up_ebuf.v ../rtl/03_pcie_if_gx/pcie_up_if.v ../rtl/03_pcie_if_gx/pcie_up_lbuf.v ../rtl/03_pcie_if_gx/pcie_up_reg.v ../rtl/03_pcie_if_gx/pcie_up_uek.v ../rtl/03_pcie_if_gx/pcie_up_ufk.v 
# -- Compiling module PCIE_DN_ARBIT
# -- Compiling module PCIE_DN_CPLD_DFK
# -- Compiling module PCIE_DN_CPLD_DPK
# -- Compiling module PCIE_DN_CPLD_IF
# -- Compiling module PCIE_DN_CPLD_UEK
# -- Compiling module PCIE_DN_DEK
# -- Compiling module PCIE_DN_DFK
# -- Compiling module PCIE_DN_DMA
# -- Compiling module PCIE_DN_FBUF
# -- Compiling module PCIE_DN_IF
# -- Compiling module PCIE_DN_LBUF
# -- Compiling module PCIE_DN_REG
# -- Compiling module PCIE_IF_GX
# -- Compiling module PCIE_INT
# -- Compiling module PCIE_REG_ACK
# -- Compiling module PCIE_REG_IF
# -- Compiling module PCIE_REG_INT
# -- Compiling module PCIE_RX
# -- Compiling module PCIE_TX
# -- Compiling module PCIE_UP_ARBIT
# -- Compiling module PCIE_UP_DMA
# -- Compiling module PCIE_UP_EBUF
# -- Compiling module PCIE_UP_IF
# -- Compiling module PCIE_UP_LBUF
# -- Compiling module PCIE_UP_REG
# -- Compiling module PCIE_UP_UEK
# -- Compiling module PCIE_UP_UFK
# 
# Top level modules:
# 	PCIE_IF_GX
# 	PCIE_INT
# End time: 13:27:52 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:53 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/04_bist/bist_reg.v ../rtl/04_bist/ram_bist.v 
# -- Compiling module BIST_REG
# -- Compiling module RAM_BIST
# 
# Top level modules:
# 	BIST_REG
# 	RAM_BIST
# End time: 13:27:53 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:53 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/05_pc_sim/pc_sim.v 
# -- Compiling module PC_SIM
# 
# Top level modules:
# 	PC_SIM
# End time: 13:27:53 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:53 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/fpga_top_sim.V 
# -- Compiling module FPGA_TOP_SIM
# 
# Top level modules:
# 	FPGA_TOP_SIM
# End time: 13:27:53 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:54 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/define/define.v 
# End time: 13:27:54 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:54 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/sim_model.v 
# -- Compiling module SIM_MODEL
# 
# Top level modules:
# 	SIM_MODEL
# End time: 13:27:54 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:54 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:27:54 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:56 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 13:27:56 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:27:56 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:27:56 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:27:59 on Feb 07,2025, Elapsed time: 0:06:28
# Errors: 0, Warnings: 9
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 13:27:59 on Feb 07,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/compile_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:42 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/lib/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:10:42 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:43 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V 
# -- Compiling module sram_i64o64_d256
# -- Compiling module glbl
# 
# Top level modules:
# 	sram_i64o64_d256
# 	glbl
# End time: 14:10:43 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:43 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i72o72_d2048/afifo_i72o72_d2048_sim_netlist.V 
# -- Compiling module afifo_i72o72_d2048
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst__1
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray__2
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i72o72_d2048
# 	glbl
# End time: 14:10:43 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:44 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i90o90_d512/afifo_i90o90_d512_sim_netlist.V 
# -- Compiling module afifo_i90o90_d512
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst__1
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray__2
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i90o90_d512
# 	glbl
# End time: 14:10:44 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:44 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V 
# -- Compiling module sfifo_i72o72_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i72o72_d512
# 	glbl
# End time: 14:10:44 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:45 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i180_o180_d512/sfifo_i180_o180_d512_sim_netlist.V 
# -- Compiling module sfifo_i180_o180_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i180_o180_d512
# 	glbl
# End time: 14:10:45 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:45 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i108o108_d512/sfifo_i108o108_d512_sim_netlist.V 
# -- Compiling module sfifo_i108o108_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i108o108_d512
# 	glbl
# End time: 14:10:45 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:45 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/01_user_ip/pulse_gen.v 
# -- Compiling module PULSE_GEN
# 
# Top level modules:
# 	PULSE_GEN
# End time: 14:10:45 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:45 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/03_pcie_if_gx/pcie_dn_arbit.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_if.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_uek.v ../rtl/03_pcie_if_gx/pcie_dn_dek.v ../rtl/03_pcie_if_gx/pcie_dn_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_dma.v ../rtl/03_pcie_if_gx/pcie_dn_fbuf.v ../rtl/03_pcie_if_gx/pcie_dn_if.v ../rtl/03_pcie_if_gx/pcie_dn_lbuf.v ../rtl/03_pcie_if_gx/pcie_dn_reg.v ../rtl/03_pcie_if_gx/pcie_if_gx_x1.v ../rtl/03_pcie_if_gx/pcie_int.v ../rtl/03_pcie_if_gx/pcie_reg_ack.v ../rtl/03_pcie_if_gx/pcie_reg_if.v ../rtl/03_pcie_if_gx/pcie_reg_int.v ../rtl/03_pcie_if_gx/pcie_rx.v ../rtl/03_pcie_if_gx/pcie_tx.v ../rtl/03_pcie_if_gx/pcie_up_arbit.v ../rtl/03_pcie_if_gx/pcie_up_dma.v ../rtl/03_pcie_if_gx/pcie_up_ebuf.v ../rtl/03_pcie_if_gx/pcie_up_if.v ../rtl/03_pcie_if_gx/pcie_up_lbuf.v ../rtl/03_pcie_if_gx/pcie_up_reg.v ../rtl/03_pcie_if_gx/pcie_up_uek.v ../rtl/03_pcie_if_gx/pcie_up_ufk.v 
# -- Compiling module PCIE_DN_ARBIT
# -- Compiling module PCIE_DN_CPLD_DFK
# -- Compiling module PCIE_DN_CPLD_DPK
# -- Compiling module PCIE_DN_CPLD_IF
# -- Compiling module PCIE_DN_CPLD_UEK
# -- Compiling module PCIE_DN_DEK
# -- Compiling module PCIE_DN_DFK
# -- Compiling module PCIE_DN_DMA
# -- Compiling module PCIE_DN_FBUF
# -- Compiling module PCIE_DN_IF
# -- Compiling module PCIE_DN_LBUF
# -- Compiling module PCIE_DN_REG
# -- Compiling module PCIE_IF_GX
# -- Compiling module PCIE_INT
# -- Compiling module PCIE_REG_ACK
# -- Compiling module PCIE_REG_IF
# -- Compiling module PCIE_REG_INT
# -- Compiling module PCIE_RX
# -- Compiling module PCIE_TX
# -- Compiling module PCIE_UP_ARBIT
# -- Compiling module PCIE_UP_DMA
# -- Compiling module PCIE_UP_EBUF
# -- Compiling module PCIE_UP_IF
# -- Compiling module PCIE_UP_LBUF
# -- Compiling module PCIE_UP_REG
# -- Compiling module PCIE_UP_UEK
# -- Compiling module PCIE_UP_UFK
# 
# Top level modules:
# 	PCIE_IF_GX
# 	PCIE_INT
# End time: 14:10:46 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:46 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/04_bist/bist_reg.v ../rtl/04_bist/ram_bist.v 
# -- Compiling module BIST_REG
# -- Compiling module RAM_BIST
# 
# Top level modules:
# 	BIST_REG
# 	RAM_BIST
# End time: 14:10:46 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:46 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/05_pc_sim/pc_sim.v 
# -- Compiling module PC_SIM
# 
# Top level modules:
# 	PC_SIM
# End time: 14:10:46 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:46 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/fpga_top_sim.V 
# -- Compiling module FPGA_TOP_SIM
# 
# Top level modules:
# 	FPGA_TOP_SIM
# End time: 14:10:46 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:47 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/define/define.v 
# End time: 14:10:47 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:47 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/sim_model.v 
# -- Compiling module SIM_MODEL
# 
# Top level modules:
# 	SIM_MODEL
# End time: 14:10:47 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:47 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:10:47 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:49 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 14:10:49 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:10:49 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:10:49 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:10:52 on Feb 07,2025, Elapsed time: 0:42:53
# Errors: 0, Warnings: 9
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 14:10:52 on Feb 07,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/compile_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:02 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/lib/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:14:02 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:03 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V 
# -- Compiling module sram_i64o64_d256
# -- Compiling module glbl
# 
# Top level modules:
# 	sram_i64o64_d256
# 	glbl
# End time: 14:14:03 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:03 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i72o72_d2048/afifo_i72o72_d2048_sim_netlist.V 
# -- Compiling module afifo_i72o72_d2048
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst__1
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray__2
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i72o72_d2048
# 	glbl
# End time: 14:14:04 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:04 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i90o90_d512/afifo_i90o90_d512_sim_netlist.V 
# -- Compiling module afifo_i90o90_d512
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst__1
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray__2
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i90o90_d512
# 	glbl
# End time: 14:14:04 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:04 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V 
# -- Compiling module sfifo_i72o72_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i72o72_d512
# 	glbl
# End time: 14:14:05 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:05 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i180_o180_d512/sfifo_i180_o180_d512_sim_netlist.V 
# -- Compiling module sfifo_i180_o180_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i180_o180_d512
# 	glbl
# End time: 14:14:05 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:05 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i108o108_d512/sfifo_i108o108_d512_sim_netlist.V 
# -- Compiling module sfifo_i108o108_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i108o108_d512
# 	glbl
# End time: 14:14:05 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:05 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/01_user_ip/pulse_gen.v 
# -- Compiling module PULSE_GEN
# 
# Top level modules:
# 	PULSE_GEN
# End time: 14:14:05 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:06 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/03_pcie_if_gx/pcie_dn_arbit.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_if.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_uek.v ../rtl/03_pcie_if_gx/pcie_dn_dek.v ../rtl/03_pcie_if_gx/pcie_dn_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_dma.v ../rtl/03_pcie_if_gx/pcie_dn_fbuf.v ../rtl/03_pcie_if_gx/pcie_dn_if.v ../rtl/03_pcie_if_gx/pcie_dn_lbuf.v ../rtl/03_pcie_if_gx/pcie_dn_reg.v ../rtl/03_pcie_if_gx/pcie_if_gx_x1.v ../rtl/03_pcie_if_gx/pcie_int.v ../rtl/03_pcie_if_gx/pcie_reg_ack.v ../rtl/03_pcie_if_gx/pcie_reg_if.v ../rtl/03_pcie_if_gx/pcie_reg_int.v ../rtl/03_pcie_if_gx/pcie_rx.v ../rtl/03_pcie_if_gx/pcie_tx.v ../rtl/03_pcie_if_gx/pcie_up_arbit.v ../rtl/03_pcie_if_gx/pcie_up_dma.v ../rtl/03_pcie_if_gx/pcie_up_ebuf.v ../rtl/03_pcie_if_gx/pcie_up_if.v ../rtl/03_pcie_if_gx/pcie_up_lbuf.v ../rtl/03_pcie_if_gx/pcie_up_reg.v ../rtl/03_pcie_if_gx/pcie_up_uek.v ../rtl/03_pcie_if_gx/pcie_up_ufk.v 
# -- Compiling module PCIE_DN_ARBIT
# -- Compiling module PCIE_DN_CPLD_DFK
# -- Compiling module PCIE_DN_CPLD_DPK
# -- Compiling module PCIE_DN_CPLD_IF
# -- Compiling module PCIE_DN_CPLD_UEK
# -- Compiling module PCIE_DN_DEK
# -- Compiling module PCIE_DN_DFK
# -- Compiling module PCIE_DN_DMA
# -- Compiling module PCIE_DN_FBUF
# -- Compiling module PCIE_DN_IF
# -- Compiling module PCIE_DN_LBUF
# -- Compiling module PCIE_DN_REG
# -- Compiling module PCIE_IF_GX
# -- Compiling module PCIE_INT
# -- Compiling module PCIE_REG_ACK
# -- Compiling module PCIE_REG_IF
# -- Compiling module PCIE_REG_INT
# -- Compiling module PCIE_RX
# -- Compiling module PCIE_TX
# -- Compiling module PCIE_UP_ARBIT
# -- Compiling module PCIE_UP_DMA
# -- Compiling module PCIE_UP_EBUF
# -- Compiling module PCIE_UP_IF
# -- Compiling module PCIE_UP_LBUF
# -- Compiling module PCIE_UP_REG
# -- Compiling module PCIE_UP_UEK
# -- Compiling module PCIE_UP_UFK
# 
# Top level modules:
# 	PCIE_IF_GX
# 	PCIE_INT
# End time: 14:14:06 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:06 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/04_bist/bist_reg.v ../rtl/04_bist/ram_bist.v 
# -- Compiling module BIST_REG
# -- Compiling module RAM_BIST
# 
# Top level modules:
# 	BIST_REG
# 	RAM_BIST
# End time: 14:14:06 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:06 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/05_pc_sim/pc_sim.v 
# -- Compiling module PC_SIM
# 
# Top level modules:
# 	PC_SIM
# End time: 14:14:06 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:07 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/fpga_top_sim.V 
# -- Compiling module FPGA_TOP_SIM
# 
# Top level modules:
# 	FPGA_TOP_SIM
# End time: 14:14:07 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:07 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/define/define.v 
# End time: 14:14:07 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:07 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/sim_model.v 
# -- Compiling module SIM_MODEL
# 
# Top level modules:
# 	SIM_MODEL
# End time: 14:14:07 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:07 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:14:07 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:09 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 14:14:10 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:14:10 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:14:10 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:14:12 on Feb 07,2025, Elapsed time: 0:03:20
# Errors: 0, Warnings: 9
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 14:14:12 on Feb 07,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:15:42 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 14:15:42 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:15:42 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:15:43 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:15:45 on Feb 07,2025, Elapsed time: 0:01:33
# Errors: 0, Warnings: 9
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 14:15:45 on Feb 07,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:17:31 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 14:17:31 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:17:31 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:17:31 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:17:34 on Feb 07,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 9
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 14:17:34 on Feb 07,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x040
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:23:27 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 14:23:27 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:23:27 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:23:27 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:23:29 on Feb 07,2025, Elapsed time: 0:05:55
# Errors: 0, Warnings: 9
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 14:23:30 on Feb 07,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (12) for port 'data_count'. The port definition is at: ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/U_PCIE_TX/U_TX_BUF File: ../rtl/03_pcie_if_gx/pcie_tx.v Line: 423
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
# ---- DRAM write end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
do do/compile_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:03 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/lib/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:41:05 on Feb 07,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:05 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V 
# -- Compiling module sram_i64o64_d256
# -- Compiling module glbl
# 
# Top level modules:
# 	sram_i64o64_d256
# 	glbl
# End time: 14:41:05 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:05 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i72o72_d2048/afifo_i72o72_d2048_sim_netlist.V 
# -- Compiling module afifo_i72o72_d2048
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_async_rst__1
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_gray__2
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single
# -- Compiling module afifo_i72o72_d2048_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i72o72_d2048
# 	glbl
# End time: 14:41:06 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:06 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/1_afifo/afifo_i90o90_d512/afifo_i90o90_d512_sim_netlist.V 
# -- Compiling module afifo_i90o90_d512
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst
# -- Compiling module afifo_i90o90_d512_xpm_cdc_async_rst__1
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray
# -- Compiling module afifo_i90o90_d512_xpm_cdc_gray__2
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single
# -- Compiling module afifo_i90o90_d512_xpm_cdc_single__2
# -- Compiling module glbl
# 
# Top level modules:
# 	afifo_i90o90_d512
# 	glbl
# End time: 14:41:06 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:06 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sfifo_i72o72_d512_sim_netlist.V 
# -- Compiling module sfifo_i72o72_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i72o72_d512
# 	glbl
# End time: 14:41:06 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:06 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i180_o180_d512/sfifo_i180_o180_d512_sim_netlist.V 
# -- Compiling module sfifo_i180_o180_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i180_o180_d512
# 	glbl
# End time: 14:41:07 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:07 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/00_xilinx_ip/2_sfifo/sfifo_i108o108_d512/sfifo_i108o108_d512_sim_netlist.V 
# -- Compiling module sfifo_i108o108_d512
# -- Compiling module glbl
# 
# Top level modules:
# 	sfifo_i108o108_d512
# 	glbl
# End time: 14:41:07 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:07 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/01_user_ip/pulse_gen.v 
# -- Compiling module PULSE_GEN
# 
# Top level modules:
# 	PULSE_GEN
# End time: 14:41:07 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:07 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/03_pcie_if_gx/pcie_dn_arbit.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_if.v ../rtl/03_pcie_if_gx/pcie_dn_cpld_uek.v ../rtl/03_pcie_if_gx/pcie_dn_dek.v ../rtl/03_pcie_if_gx/pcie_dn_dfk.v ../rtl/03_pcie_if_gx/pcie_dn_dma.v ../rtl/03_pcie_if_gx/pcie_dn_fbuf.v ../rtl/03_pcie_if_gx/pcie_dn_if.v ../rtl/03_pcie_if_gx/pcie_dn_lbuf.v ../rtl/03_pcie_if_gx/pcie_dn_reg.v ../rtl/03_pcie_if_gx/pcie_if_gx_x1.v ../rtl/03_pcie_if_gx/pcie_int.v ../rtl/03_pcie_if_gx/pcie_reg_ack.v ../rtl/03_pcie_if_gx/pcie_reg_if.v ../rtl/03_pcie_if_gx/pcie_reg_int.v ../rtl/03_pcie_if_gx/pcie_rx.v ../rtl/03_pcie_if_gx/pcie_tx.v ../rtl/03_pcie_if_gx/pcie_up_arbit.v ../rtl/03_pcie_if_gx/pcie_up_dma.v ../rtl/03_pcie_if_gx/pcie_up_ebuf.v ../rtl/03_pcie_if_gx/pcie_up_if.v ../rtl/03_pcie_if_gx/pcie_up_lbuf.v ../rtl/03_pcie_if_gx/pcie_up_reg.v ../rtl/03_pcie_if_gx/pcie_up_uek.v ../rtl/03_pcie_if_gx/pcie_up_ufk.v 
# -- Compiling module PCIE_DN_ARBIT
# -- Compiling module PCIE_DN_CPLD_DFK
# -- Compiling module PCIE_DN_CPLD_DPK
# -- Compiling module PCIE_DN_CPLD_IF
# -- Compiling module PCIE_DN_CPLD_UEK
# -- Compiling module PCIE_DN_DEK
# -- Compiling module PCIE_DN_DFK
# -- Compiling module PCIE_DN_DMA
# -- Compiling module PCIE_DN_FBUF
# -- Compiling module PCIE_DN_IF
# -- Compiling module PCIE_DN_LBUF
# -- Compiling module PCIE_DN_REG
# -- Compiling module PCIE_IF_GX
# -- Compiling module PCIE_INT
# -- Compiling module PCIE_REG_ACK
# -- Compiling module PCIE_REG_IF
# -- Compiling module PCIE_REG_INT
# -- Compiling module PCIE_RX
# -- Compiling module PCIE_TX
# -- Compiling module PCIE_UP_ARBIT
# -- Compiling module PCIE_UP_DMA
# -- Compiling module PCIE_UP_EBUF
# -- Compiling module PCIE_UP_IF
# -- Compiling module PCIE_UP_LBUF
# -- Compiling module PCIE_UP_REG
# -- Compiling module PCIE_UP_UEK
# -- Compiling module PCIE_UP_UFK
# 
# Top level modules:
# 	PCIE_IF_GX
# 	PCIE_INT
# End time: 14:41:08 on Feb 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:08 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/04_bist/bist_reg.v ../rtl/04_bist/ram_bist.v 
# -- Compiling module BIST_REG
# -- Compiling module RAM_BIST
# 
# Top level modules:
# 	BIST_REG
# 	RAM_BIST
# End time: 14:41:08 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:08 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/05_pc_sim/pc_sim.v 
# -- Compiling module PC_SIM
# 
# Top level modules:
# 	PC_SIM
# End time: 14:41:08 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:08 on Feb 07,2025
# vlog -reportprogress 300 -work work ../rtl/fpga_top_sim.V 
# -- Compiling module FPGA_TOP_SIM
# 
# Top level modules:
# 	FPGA_TOP_SIM
# End time: 14:41:08 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work 
# Reading C:/modeltech64_2020.4/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:09 on Feb 07,2025
# vlog -reportprogress 300 -work work sim_model/define/define.v 
# End time: 14:41:09 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:09 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/sim_model.v 
# -- Compiling module SIM_MODEL
# 
# Top level modules:
# 	SIM_MODEL
# End time: 14:41:09 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:41:09 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_model/define}" sim_model/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:41:09 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do do/tb_00.do
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:43:47 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work sim_model\define\define.v 
# End time: 14:43:47 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:43:47 on Feb 07,2025
# vlog -reportprogress 300 "+define+tb_00=1" -work work "+incdir+{sim_modeldefine}" sim_model\tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:43:47 on Feb 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:43:49 on Feb 07,2025, Elapsed time: 0:20:19
# Errors: 0, Warnings: 9
# vsim -t 1ps -c -l ./log/vsim_tb_00_report.log work.tb_top -L UNISIMS_VER -L SECUREIP -L SIMPRIMS_VER -L work -voptargs="+acc" work.glbl -wav ./wave/tb_00.wlf 
# Start time: 14:43:49 on Feb 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.SIM_MODEL(fast)
# Loading work.PC_SIM(fast)
# Loading work.PCIE_IF_GX(fast)
# Loading work.PCIE_RX(fast)
# Loading work.sfifo_i180_o180_d512(fast)
# Loading UNISIMS_VER.GND(fast)
# Loading UNISIMS_VER.LUT1(fast)
# Loading UNISIMS_VER.LUT2(fast)
# Loading UNISIMS_VER.LUT3(fast)
# Loading UNISIMS_VER.FDRE(fast)
# Loading UNISIMS_VER.CARRY4(fast)
# Loading UNISIMS_VER.LUT5(fast)
# Loading UNISIMS_VER.LUT5(fast__1)
# Loading UNISIMS_VER.FDSE(fast)
# Loading UNISIMS_VER.LUT4(fast)
# Loading UNISIMS_VER.LUT4(fast__1)
# Loading UNISIMS_VER.LUT3(fast__1)
# Loading UNISIMS_VER.LUT3(fast__2)
# Loading UNISIMS_VER.LUT4(fast__2)
# Loading UNISIMS_VER.LUT6(fast)
# Loading UNISIMS_VER.LUT2(fast__1)
# Loading UNISIMS_VER.LUT3(fast__3)
# Loading UNISIMS_VER.LUT4(fast__3)
# Loading UNISIMS_VER.LUT5(fast__2)
# Loading UNISIMS_VER.LUT6(fast__1)
# Loading UNISIMS_VER.LUT6(fast__2)
# Loading UNISIMS_VER.LUT4(fast__4)
# Loading UNISIMS_VER.LUT2(fast__2)
# Loading UNISIMS_VER.LUT5(fast__3)
# Loading UNISIMS_VER.LUT4(fast__5)
# Loading UNISIMS_VER.LUT6(fast__3)
# Loading UNISIMS_VER.LUT1(fast__1)
# Loading UNISIMS_VER.RAMB18E1(fast)
# Loading UNISIMS_VER.RB18_INTERNAL_VLOG(fast)
# Loading UNISIMS_VER.RAMB36E1(fast)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast)
# Loading work.PCIE_TX(fast)
# Loading work.sfifo_i72o72_d512(fast)
# Loading UNISIMS_VER.LUT2(fast__3)
# Loading UNISIMS_VER.RAMB36E1(fast__1)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__1)
# Loading work.PCIE_REG_IF(fast)
# Loading work.PCIE_REG_ACK(fast)
# Loading work.PCIE_REG_INT(fast)
# Loading work.PCIE_DN_REG(fast)
# Loading work.PCIE_UP_REG(fast)
# Loading work.PCIE_DN_CPLD_IF(fast)
# Loading work.PCIE_DN_IF(fast)
# Loading work.afifo_i90o90_d512(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray(fast)
# Loading UNISIMS_VER.LUT4(fast__6)
# Loading UNISIMS_VER.LUT3(fast__4)
# Loading UNISIMS_VER.LUT6(fast__4)
# Loading UNISIMS_VER.LUT5(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.FDPE(fast)
# Loading UNISIMS_VER.LUT4(fast__7)
# Loading UNISIMS_VER.FDCE(fast)
# Loading UNISIMS_VER.LUT4(fast__8)
# Loading UNISIMS_VER.LUT6(fast__5)
# Loading UNISIMS_VER.LUT5(fast__5)
# Loading UNISIMS_VER.LUT6(fast__6)
# Loading UNISIMS_VER.LUT5(fast__6)
# Loading UNISIMS_VER.LUT5(fast__7)
# Loading UNISIMS_VER.LUT5(fast__8)
# Loading UNISIMS_VER.LUT5(fast__9)
# Loading UNISIMS_VER.RAM64M(fast)
# Loading UNISIMS_VER.LUT6(fast__7)
# Loading UNISIMS_VER.MUXF7(fast)
# Loading UNISIMS_VER.LUT2(fast__4)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst(fast)
# Loading UNISIMS_VER.FDPE(fast__1)
# Loading UNISIMS_VER.LUT3(fast__5)
# Loading UNISIMS_VER.LUT5(fast__10)
# Loading work.afifo_i90o90_d512_xpm_cdc_single(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_single__2(fast)
# Loading work.afifo_i90o90_d512_xpm_cdc_async_rst__1(fast)
# Loading work.PCIE_DN_LBUF(fast)
# Loading work.afifo_i72o72_d2048(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_gray__2(fast)
# Loading UNISIMS_VER.LUT6(fast__8)
# Loading UNISIMS_VER.LUT6(fast__9)
# Loading UNISIMS_VER.LUT6(fast__10)
# Loading UNISIMS_VER.LUT6(fast__11)
# Loading UNISIMS_VER.LUT6(fast__12)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_single__2(fast)
# Loading work.afifo_i72o72_d2048_xpm_cdc_async_rst__1(fast)
# Loading work.PULSE_GEN(fast)
# Loading work.PCIE_DN_DFK(fast)
# Loading work.PCIE_DN_DEK(fast)
# Loading work.PCIE_DN_FBUF(fast)
# Loading work.sfifo_i108o108_d512(fast)
# Loading work.PCIE_DN_DMA(fast)
# Loading work.PCIE_DN_CPLD_UEK(fast)
# Loading work.PCIE_DN_CPLD_DFK(fast)
# Loading work.PCIE_DN_CPLD_DPK(fast)
# Loading work.sram_i64o64_d256(fast)
# Loading UNISIMS_VER.SRL16E(fast)
# Loading UNISIMS_VER.RAMB36E1(fast__2)
# Loading UNISIMS_VER.RB36_INTERNAL_VLOG(fast__2)
# Loading UNISIMS_VER.LUT3(fast__6)
# Loading UNISIMS_VER.LUT4(fast__9)
# Loading work.PCIE_DN_DFK(fast__1)
# Loading work.PCIE_DN_DEK(fast__1)
# Loading work.PCIE_DN_DMA(fast__1)
# Loading work.PCIE_DN_ARBIT(fast)
# Loading work.PCIE_UP_IF(fast)
# Loading work.PCIE_UP_LBUF(fast)
# Loading work.PCIE_UP_EBUF(fast)
# Loading work.PCIE_UP_UFK(fast)
# Loading work.PCIE_UP_UEK(fast)
# Loading work.PCIE_UP_DMA(fast)
# Loading work.PCIE_UP_UFK(fast__1)
# Loading work.PCIE_UP_UEK(fast__1)
# Loading work.PCIE_UP_DMA(fast__1)
# Loading work.PCIE_UP_ARBIT(fast)
# Loading work.BIST_REG(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[0]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addra'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'addrb'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rsta_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'rstb_busy'. The port definition is at: ../rtl/00_xilinx_ip/0_sbram/sram_i64o64_d256/sram_i64o64_d256_sim_netlist.V(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/U_PCIE_IF_GX/GROUP_DN[1]/U_PCIE_DN_CPLD_DPK/U_DBUF File: ../rtl/03_pcie_if_gx/pcie_dn_cpld_dpk.v Line: 158
#  
# ******<<<<<<<<<<<<<<<<<<<<<<Simulation tb_00 start>>>>>>>>>>>>>>>>>>>>>>> ******
#  
# ---- Initial simulation
# ---- clock ---- 1111 ---- enable
# ---- Wait for  64 cycles
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 118.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 122.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 126.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[1].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# Memory Collision Error on RAMB36E1 : tb_top.U_PCIE_IF_GX.GROUP_DN[0].U_PCIE_DN_CPLD_DPK.U_DBUF.U0.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.gen_sdp.gen_wide.INT_RAMB_SDP.chk_for_col_msg at simulation time 130.000 ns.
# A read was performed on address 803f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
# ---- Wait for  64 cycles end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by cycle
# ---- reset0   64 cycle end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- reseting by ns
# ---- reset1  255 ns end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
# ---- DRAM write end
# ---- Wait for  16 cycles
# ---- Wait for  16 cycles end
# ---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
# ---- DRAM write end
# ---- Wait for 255 cycles
# ---- Wait for 255 cycles end
# ---- tb_00 test completed !
#  
# ******<<<<<<<<<<<<<<<<<<<<Simulation tb_00 Successful End>>>>>>>>>>>>>>>>>>> ******
#  
# End time: 16:24:07 on Feb 07,2025, Elapsed time: 1:40:18
# Errors: 0, Warnings: 8
