

================================================================
== Vitis HLS Report for 'load_Pipeline_VITIS_LOOP_54_1'
================================================================
* Date:           Mon Feb 10 13:35:38 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  2.212 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       80|        ?|  0.242 us|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_54_1  |       78|        ?|        79|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 79


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 1
  Pipeline-0 : II = 1, D = 79, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.69>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%e = alloca i32 1" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 82 'alloca' 'e' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %gmem0, void @empty_0, i32 0, i32 0, void @empty_24, i32 64, i32 2, void @empty_23, void @empty_22, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numStream, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%inputNumList_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputNumList" [../src/harness.cpp:47->../src/harness.cpp:149]   --->   Operation 85 'read' 'inputNumList_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty" [../src/harness.cpp:47->../src/harness.cpp:149]   --->   Operation 86 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln54 = store i31 0, i31 %e" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 87 'store' 'store_ln54' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%e_2 = load i31 %e" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 89 'load' 'e_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.85ns)   --->   "%add_ln54 = add i31 %e_2, i31 1" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 90 'add' 'add_ln54' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.71ns)   --->   "%icmp_ln54 = icmp_eq  i31 %e_2, i31 %tmp" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 91 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc.split.i, void %VITIS_LOOP_61_2.i.exitStub" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 93 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %e_2, i2 0" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 94 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i33 %shl_ln" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 95 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.01ns)   --->   "%add_ln56 = add i64 %zext_ln56, i64 %inputNumList_read" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 96 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i57 @_ssdm_op_PartSelect.i57.i64.i32.i32, i64 %add_ln56, i32 7, i32 63" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 97 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i64 %add_ln56" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 98 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln54 = store i31 %add_ln54, i31 %e" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 99 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i57 %trunc_ln5" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 100 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i1024 %gmem0, i64 %sext_ln56" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 101 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicAXIMAddr_to_gmem0_load_req = muxlogic i1024 %gmem0_addr"   --->   Operation 102 'muxlogic' 'muxLogicAXIMAddr_to_gmem0_load_req' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 103 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicAXIMBurst_to_gmem0_load_req = muxlogic i64 1"   --->   Operation 103 'muxlogic' 'muxLogicAXIMBurst_to_gmem0_load_req' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 104 [74/74] (1.32ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 104 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 1.32> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 105 [73/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 105 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 106 [72/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 106 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 107 [71/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 107 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 108 [70/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 108 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.21>
ST_7 : Operation 109 [69/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 109 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.21>
ST_8 : Operation 110 [68/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 110 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.21>
ST_9 : Operation 111 [67/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 111 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.21>
ST_10 : Operation 112 [66/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 112 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.21>
ST_11 : Operation 113 [65/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 113 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.21>
ST_12 : Operation 114 [64/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 114 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.21>
ST_13 : Operation 115 [63/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 115 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.21>
ST_14 : Operation 116 [62/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 116 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.21>
ST_15 : Operation 117 [61/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 117 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.21>
ST_16 : Operation 118 [60/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 118 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.21>
ST_17 : Operation 119 [59/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 119 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.21>
ST_18 : Operation 120 [58/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 120 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.21>
ST_19 : Operation 121 [57/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 121 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.21>
ST_20 : Operation 122 [56/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 122 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.21>
ST_21 : Operation 123 [55/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 123 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.21>
ST_22 : Operation 124 [54/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 124 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.21>
ST_23 : Operation 125 [53/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 125 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.21>
ST_24 : Operation 126 [52/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 126 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.21>
ST_25 : Operation 127 [51/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 127 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.21>
ST_26 : Operation 128 [50/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 128 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.21>
ST_27 : Operation 129 [49/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 129 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.21>
ST_28 : Operation 130 [48/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 130 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.21>
ST_29 : Operation 131 [47/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 131 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.21>
ST_30 : Operation 132 [46/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 132 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.21>
ST_31 : Operation 133 [45/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 133 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.21>
ST_32 : Operation 134 [44/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 134 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.21>
ST_33 : Operation 135 [43/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 135 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.21>
ST_34 : Operation 136 [42/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 136 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.21>
ST_35 : Operation 137 [41/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 137 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.21>
ST_36 : Operation 138 [40/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 138 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.21>
ST_37 : Operation 139 [39/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 139 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.21>
ST_38 : Operation 140 [38/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 140 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.21>
ST_39 : Operation 141 [37/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 141 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.21>
ST_40 : Operation 142 [36/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 142 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.21>
ST_41 : Operation 143 [35/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 143 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.21>
ST_42 : Operation 144 [34/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 144 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.21>
ST_43 : Operation 145 [33/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 145 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.21>
ST_44 : Operation 146 [32/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 146 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.21>
ST_45 : Operation 147 [31/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 147 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.21>
ST_46 : Operation 148 [30/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 148 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.21>
ST_47 : Operation 149 [29/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 149 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.21>
ST_48 : Operation 150 [28/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 150 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.21>
ST_49 : Operation 151 [27/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 151 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.21>
ST_50 : Operation 152 [26/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 152 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.21>
ST_51 : Operation 153 [25/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 153 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.21>
ST_52 : Operation 154 [24/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 154 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.21>
ST_53 : Operation 155 [23/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 155 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.21>
ST_54 : Operation 156 [22/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 156 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.21>
ST_55 : Operation 157 [21/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 157 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.21>
ST_56 : Operation 158 [20/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 158 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.21>
ST_57 : Operation 159 [19/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 159 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.21>
ST_58 : Operation 160 [18/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 160 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.21>
ST_59 : Operation 161 [17/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 161 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.21>
ST_60 : Operation 162 [16/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 162 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.21>
ST_61 : Operation 163 [15/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 163 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.21>
ST_62 : Operation 164 [14/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 164 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.21>
ST_63 : Operation 165 [13/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 165 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.21>
ST_64 : Operation 166 [12/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 166 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.21>
ST_65 : Operation 167 [11/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 167 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.21>
ST_66 : Operation 168 [10/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 168 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.21>
ST_67 : Operation 169 [9/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 169 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.21>
ST_68 : Operation 170 [8/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 170 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.21>
ST_69 : Operation 171 [7/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 171 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.21>
ST_70 : Operation 172 [6/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 172 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.21>
ST_71 : Operation 173 [5/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 173 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.21>
ST_72 : Operation 174 [4/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 174 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.21>
ST_73 : Operation 175 [3/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 175 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.21>
ST_74 : Operation 176 [2/74] (2.21ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 176 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.21> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 1.32>
ST_75 : Operation 177 [1/74] (1.32ns) (share mux size 2)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %gmem0_addr, i64 1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 177 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 1.32> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 1.66>
ST_76 : Operation 178 [1/1] (0.34ns) (share mux size 4)   --->   "%muxLogicAXIMCE_to_gmem0_addr_read = muxlogic"   --->   Operation 178 'muxlogic' 'muxLogicAXIMCE_to_gmem0_addr_read' <Predicate = true> <Delay = 0.34>
ST_76 : Operation 179 [1/1] (1.32ns) (share mux size 4)   --->   "%gmem0_addr_read = read i1024 @_ssdm_op_Read.m_axi.i1024P1A, i1024 %gmem0_addr" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 179 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 1.32> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 1.38>
ST_77 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln56, i3 0" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 180 'bitconcatenate' 'shl_ln56_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i10 %shl_ln56_1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 181 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 182 [2/2] (1.38ns)   --->   "%lshr_ln56 = lshr i1024 %gmem0_addr_read, i1024 %zext_ln56_1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 182 'lshr' 'lshr_ln56' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 1> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.36>
ST_78 : Operation 183 [1/2] (1.36ns)   --->   "%lshr_ln56 = lshr i1024 %gmem0_addr_read, i1024 %zext_ln56_1" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 183 'lshr' 'lshr_ln56' <Predicate = true> <Delay = 1.36> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 1> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 184 [1/1] (0.00ns)   --->   "%n = trunc i1024 %lshr_ln56" [../src/harness.cpp:56->../src/harness.cpp:149]   --->   Operation 184 'trunc' 'n' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 195 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 195 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.28>

State 79 <SV = 78> <Delay = 1.32>
ST_79 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i31 %e_2" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 185 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../src/harness.cpp:55->../src/harness.cpp:149]   --->   Operation 186 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 187 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 188 [1/1] (0.00ns)   --->   "%nums_1_addr = getelementptr i32 %nums_1, i64 0, i64 %zext_ln54" [../src/harness.cpp:57->../src/harness.cpp:149]   --->   Operation 188 'getelementptr' 'nums_1_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 189 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln57 = muxlogic i32 %n"   --->   Operation 189 'muxlogic' 'muxLogicRAMData_to_store_ln57' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 190 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln57 = muxlogic i13 %nums_1_addr"   --->   Operation 190 'muxlogic' 'muxLogicRAMAddr_to_store_ln57' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 191 [1/1] ( I:1.32ns O:1.32ns ) (share mux size 2)   --->   "%store_ln57 = store i32 %n, i13 %nums_1_addr" [../src/harness.cpp:57->../src/harness.cpp:149]   --->   Operation 191 'store' 'store_ln57' <Predicate = true> <Delay = 1.32> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_79 : Operation 192 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln58 = muxlogic i32 %n"   --->   Operation 192 'muxlogic' 'muxLogicFIFOData_to_write_ln58' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 193 [1/1] ( I:1.12ns O:1.12ns )   --->   "%write_ln58 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %numStream, i32 %n" [../src/harness.cpp:58->../src/harness.cpp:149]   --->   Operation 193 'write' 'write_ln58' <Predicate = true> <Delay = 1.12> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8192> <FIFO>
ST_79 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc.i" [../src/harness.cpp:54->../src/harness.cpp:149]   --->   Operation 194 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.030ns, clock uncertainty: 0.818ns.

 <State 1>: 1.693ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln54', ../src/harness.cpp:54->../src/harness.cpp:149) of constant 0 on local variable 'e', ../src/harness.cpp:54->../src/harness.cpp:149 [11]  (0.421 ns)
	'load' operation 31 bit ('e', ../src/harness.cpp:54->../src/harness.cpp:149) on local variable 'e', ../src/harness.cpp:54->../src/harness.cpp:149 [14]  (0.000 ns)
	'add' operation 31 bit ('add_ln54', ../src/harness.cpp:54->../src/harness.cpp:149) [15]  (0.851 ns)
	'store' operation 0 bit ('store_ln54', ../src/harness.cpp:54->../src/harness.cpp:149) of variable 'add_ln54', ../src/harness.cpp:54->../src/harness.cpp:149 on local variable 'e', ../src/harness.cpp:54->../src/harness.cpp:149 [45]  (0.421 ns)

 <State 2>: 1.787ns
The critical path consists of the following:
	'getelementptr' operation 1024 bit ('gmem0_addr', ../src/harness.cpp:56->../src/harness.cpp:149) [28]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_gmem0_load_req') [29]  (0.467 ns)
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (1.320 ns)

 <State 3>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 4>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 5>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 6>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 7>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 8>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 9>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 10>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 11>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 12>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 13>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 14>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 15>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 16>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 17>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 18>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 19>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 20>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 21>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 22>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 23>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 24>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 25>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 26>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 27>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 28>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 29>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 30>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 31>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 32>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 33>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 34>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 35>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 36>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 37>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 38>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 39>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 40>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 41>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 42>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 43>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 44>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 45>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 46>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 47>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 48>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 49>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 50>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 51>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 52>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 53>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 54>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 55>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 56>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 57>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 58>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 59>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 60>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 61>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 62>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 63>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 64>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 65>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 66>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 67>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 68>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 69>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 70>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 71>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 72>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 73>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 74>: 2.212ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (2.212 ns)

 <State 75>: 1.320ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [31]  (1.320 ns)

 <State 76>: 1.667ns
The critical path consists of the following:
	'muxlogic' operation 1024 bit ('muxLogicAXIMCE_to_gmem0_addr_read') [32]  (0.347 ns)
	bus read operation ('gmem0_addr_read', ../src/harness.cpp:56->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:56->../src/harness.cpp:149) [33]  (1.320 ns)

 <State 77>: 1.383ns
The critical path consists of the following:
	'lshr' operation 1024 bit ('lshr_ln56', ../src/harness.cpp:56->../src/harness.cpp:149) [37]  (1.383 ns)

 <State 78>: 1.362ns
The critical path consists of the following:
	'lshr' operation 1024 bit ('lshr_ln56', ../src/harness.cpp:56->../src/harness.cpp:149) [37]  (1.362 ns)

 <State 79>: 1.322ns
The critical path consists of the following:
	'getelementptr' operation 13 bit ('nums_1_addr', ../src/harness.cpp:57->../src/harness.cpp:149) [39]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMAddr_to_store_ln57') [41]  (0.000 ns)
	'store' operation 0 bit ('store_ln57', ../src/harness.cpp:57->../src/harness.cpp:149) of variable 'n', ../src/harness.cpp:56->../src/harness.cpp:149 on array 'nums_1' [42]  (1.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
