#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Mon Nov 11 15:07:12 2019
# Process ID: 2787
# Current directory: /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos
# Command line: vivado
# Log file: /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/vivado.log
# Journal file: /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.xpr
update_compile_order -fileset sources_1
import_files -norecurse /afs/athena.mit.edu/user/t/r/trautman/6.111/lab3/lab3.srcs/sources_1/imports/Downloads/clk_wiz_lab3.v
update_compile_order -fileset sources_1
open_project /afs/athena.mit.edu/user/t/r/trautman/6.111/lab3/lab3.xpr
update_compile_order -fileset sources_1
current_project sos
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {76800} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project lab3
current_project sos
current_project lab3
current_project sos
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 8 ila_0_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/ila_0/ila_0.xci] -directory /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project lab3
current_project sos
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/ila_0/ila_0.xci
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project lab3
current_project sos
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_project lab3
close_project
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/t/r/trautman/6.111/6111project/sos/sos.runs/impl_1/top_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
