{:input (genetic.crossover/dumb-crossover 677394079 (genetic.mutation/change-constant-value 105391676 (genetic.mutation/change-constant-value 178466902 (genetic.representation/genetic-representation "examples/58407.DE129A50.blif"))) (genetic.mutation/change-constant-value 178466902 (genetic.representation/genetic-representation "examples/58407.DE129A50.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire1_4, \\wire5_:missing , wire6_4);\n  wire \\:missing_edge ;\n  input wire1_4;\n  wire wire1_4;\n  wire wire3;\n  wire \\wire4_:missing ;\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  output wire6_4;\n  wire wire6_4;\n  wire wire7;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire4_:missing  = 4'h8 >> { wire1_4, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire3 = 1'h1;\n  assign wire7 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/36017097.v:3.1-21.10\" *)\nmodule postsynth(\\wire:missing_edge , wire1_4, \\wire5_:missing , wire6_4);\n  (* src = \"/tmp/fuzzmount731121EF/36017097.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/36017097.v:5.9-5.16\" *)\n  input wire1_4;\n  wire wire1_4;\n  (* src = \"/tmp/fuzzmount731121EF/36017097.v:7.8-7.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount731121EF/36017097.v:9.9-9.24\" *)\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/36017097.v:11.10-11.17\" *)\n  output wire6_4;\n  wire wire6_4;\n  (* src = \"/tmp/fuzzmount731121EF/36017097.v:13.8-13.13\" *)\n  wire wire7;\n  (* src = \"/tmp/fuzzmount731121EF/36017097.v:14.9-14.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3 = 1'h1;\n  assign wire6_4 = 1'hx;\n  assign wire7 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:42:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_/src/top.v'.\nSBY 15:42:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] Copy '/tmp/fuzzmount731121EF/36017097.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_/src/36017097.v'.\nSBY 15:42:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] Copy '/tmp/fuzzmount731121EF/36017097.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_/src/36017097.post.v'.\nSBY 15:42:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] engine_0: abc pdr\nSBY 15:42:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:42:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] base: Warning: Wire presynth.\\wire6_4 is used but has no driver.\nSBY 15:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] base: finished (returncode=0)\nSBY 15:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:42:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] aig: Warning: Wire presynth.\\wire6_4 is used but has no driver.\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] aig: finished (returncode=0)\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] engine_0: Warning: The network has no constraints.\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] engine_0: finished (returncode=0)\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] engine_0: Status returned by engine: FAIL\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_'.\nSBY 15:42:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe3k_ybz_] DONE (FAIL, rc=2)\n", :err ""}}}