Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sun Dec 16 15:04:44 2018
| Host             : DESKTOP-ECK2RKS running 64-bit major release  (build 9200)
| Command          : report_power -file convolve_power_routed.rpt -pb convolve_power_summary_routed.pb -rpx convolve_power_routed.rpx
| Design           : convolve
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.156  |
| Dynamic (W)              | 0.055  |
| Device Static (W)        | 0.101  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.2   |
| Junction Temperature (C) | 26.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        3 |       --- |             --- |
| Slice Logic             |     0.007 |     2200 |       --- |             --- |
|   LUT as Logic          |     0.006 |      787 |     17600 |            4.47 |
|   Register              |    <0.001 |     1035 |     35200 |            2.94 |
|   CARRY4                |    <0.001 |       52 |      4400 |            1.18 |
|   F7/F8 Muxes           |    <0.001 |       35 |     17600 |            0.20 |
|   LUT as Shift Register |    <0.001 |        4 |      6000 |            0.07 |
|   Others                |     0.000 |      155 |       --- |             --- |
| Signals                 |     0.011 |     1917 |       --- |             --- |
| Block RAM               |     0.022 |        5 |        60 |            8.33 |
| DSPs                    |     0.006 |        6 |        80 |            7.50 |
| Static Power            |     0.101 |          |           |                 |
| Total                   |     0.156 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.058 |       0.054 |      0.004 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.002 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             8.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| convolve                                                 |     0.055 |
|   convolve_ama_addmfYi_U4                                |     0.001 |
|     convolve_ama_addmfYi_DSP48_0_U                       |     0.001 |
|   convolve_conv_s_axi_U                                  |     0.025 |
|     int_in_r                                             |     0.011 |
|     int_krnl                                             |     0.006 |
|     int_out_r                                            |     0.006 |
|   convolve_fadd_32nbkb_U0                                |     0.011 |
|     convolve_ap_fadd_5_full_dsp_32_u                     |     0.009 |
|       U0                                                 |     0.009 |
|         i_synth                                          |     0.009 |
|           ADDSUB_OP.ADDSUB                               |     0.009 |
|             SPEED_OP.DSP.OP                              |     0.009 |
|               A_IP_DELAY                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               B_IP_DELAY                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               DSP48E1_BODY.ALIGN_ADD                     |     0.003 |
|                 CIN_DELAY                                |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 DSP2                                     |    <0.001 |
|                 LEAD16_DELAY                             |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 LRG_DELAY                                |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 SUB_ADD_IP_DELAY                         |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 SUM_DELAY                                |     0.001 |
|                   i_pipe                                 |     0.001 |
|                 SUM_LSBS_DELAY                           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 VALID_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 VALID_LRG_DELAY                          |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                 ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|                 Z_14_LZD_DELAY                           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|               DSP48E1_BODY.EXP                           |     0.003 |
|                 A_EXP_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 A_SIGN_DELAY                             |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 BMA_EXP_DELAY                            |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 B_EXP_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 B_SIGN_DELAY                             |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 CANCELLATION_DELAY                       |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 COND_DET_A                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                     CARRY_ZERO_DET                       |    <0.001 |
|                 COND_DET_B                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                     CARRY_ZERO_DET                       |    <0.001 |
|                 DET_SIGN_DELAY                           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 NUMB_CMP                                 |    <0.001 |
|                   NOT_FAST.CMP                           |    <0.001 |
|                     C_CHAIN                              |    <0.001 |
|                 STATE_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 SUB_DELAY                                |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 merged_sub_mux.STRUCT_ADD                |    <0.001 |
|               DSP48E1_BODY.NORM_RND                      |     0.002 |
|                 FULL_USAGE_DSP.LOD                       |    <0.001 |
|                 FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|               OP                                         |    <0.001 |
|   convolve_fmul_32ncud_U1                                |     0.006 |
|     convolve_ap_fmul_2_max_dsp_32_u                      |     0.005 |
|       U0                                                 |     0.005 |
|         i_synth                                          |     0.005 |
|           MULT.OP                                        |     0.005 |
|             EXP                                          |    <0.001 |
|               COND_DET_A                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               COND_DET_B                                 |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                   CARRY_ZERO_DET                         |    <0.001 |
|               EXP_ADD.C_CHAIN                            |    <0.001 |
|               EXP_PRE_RND_DEL                            |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               IP_SIGN_DELAY                              |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               SIG_DELAY                                  |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               STATE_DELAY                                |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             MULT                                         |     0.003 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.003 |
|                 DSP1                                     |    <0.001 |
|                 DSP2                                     |     0.002 |
|             OP                                           |    <0.001 |
|             R_AND_R                                      |     0.001 |
|               LAT_OPT.FULL.R_AND_R                       |     0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |     0.001 |
|   convolve_mul_6ns_eOg_U3                                |    <0.001 |
|     convolve_mul_6ns_eOg_MulnS_0_U                       |    <0.001 |
|   convolve_sitofp_3dEe_U2                                |     0.003 |
|     convolve_ap_sitofp_4_no_dsp_32_u                     |     0.003 |
|       U0                                                 |     0.003 |
|         i_synth                                          |     0.003 |
|           FIX_TO_FLT_OP.SPD.OP                           |     0.003 |
|             EXP                                          |    <0.001 |
|               ZERO_DELAY                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               a_is_signed.IP_SIGN_DELAY                  |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             FIXED_DATA_SIGNED.M_ABS                      |    <0.001 |
|               Q_DEL                                      |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             LZE                                          |    <0.001 |
|               ENCODE[0].DIST_DEL                         |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               ENCODE[1].DIST_DEL                         |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               ENCODE[1].MUX_0                            |    <0.001 |
|                 OP_DEL                                   |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|               ZERO_DET_CC_1                              |    <0.001 |
|               ZERO_DET_CC_2.CC                           |    <0.001 |
|             NEED_Z_DET.Z_DET                             |    <0.001 |
|               ENCODE[1].Z_DET_DEL                        |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               Z_C_DEL                                    |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             NORM_SHIFT                                   |    <0.001 |
|               MUX_LOOP[1].DEL_SHIFT                      |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|             OP                                           |    <0.001 |
|             ROUND                                        |    <0.001 |
|               LOGIC.RND1                                 |    <0.001 |
|               LOGIC.RND2                                 |    <0.001 |
|               RND_BIT_GEN                                |     0.000 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1      |     0.000 |
|             Z_C_DEL                                      |    <0.001 |
|               i_pipe                                     |    <0.001 |
+----------------------------------------------------------+-----------+


