$date
	Sat Mar 02 15:38:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module risc_v_tb $end
$var wire 32 ! CPUOut [31:0] $end
$var reg 1 " CLK $end
$var reg 32 # CPUIn [31:0] $end
$var reg 1 $ Reset $end
$scope module dut $end
$var wire 1 " CLK $end
$var wire 32 % CPUIn [31:0] $end
$var wire 1 $ Reset $end
$var wire 32 & SrcA [31:0] $end
$var wire 32 ' WD [31:0] $end
$var wire 32 ( WD3 [31:0] $end
$var wire 1 ) Zero $end
$var wire 32 * SrcB [31:0] $end
$var wire 2 + ResultSrc [1:0] $end
$var wire 32 , Result [31:0] $end
$var wire 1 - RegWrite $end
$var wire 32 . RD2 [31:0] $end
$var wire 32 / RD1 [31:0] $end
$var wire 32 0 RD [31:0] $end
$var wire 32 1 PCTarget [31:0] $end
$var wire 2 2 PCSrc [1:0] $end
$var wire 32 3 PCPlus4 [31:0] $end
$var wire 32 4 PC [31:0] $end
$var wire 1 5 MemWrite $end
$var wire 32 6 Instr [31:0] $end
$var wire 3 7 ImmSrc [2:0] $end
$var wire 32 8 ImmExt [31:0] $end
$var wire 32 9 CPUOut [31:0] $end
$var wire 1 : ALUSrc $end
$var wire 32 ; ALUResult [31:0] $end
$var wire 3 < ALUControl [2:0] $end
$var wire 5 = A3 [4:0] $end
$var wire 5 > A2 [4:0] $end
$var wire 5 ? A1 [4:0] $end
$scope module Result_Mux $end
$var wire 2 @ ResultSrc [1:0] $end
$var wire 32 A RD [31:0] $end
$var wire 32 B PCPlus4 [31:0] $end
$var wire 32 C ALUResult [31:0] $end
$var reg 32 D Result [31:0] $end
$upscope $end
$scope module SrcB_MUX $end
$var wire 32 E RD2 [31:0] $end
$var wire 32 F ImmExt [31:0] $end
$var wire 1 : ALUSrc $end
$var reg 32 G SrcB [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 H SrcA [31:0] $end
$var wire 32 I SrcB [31:0] $end
$var wire 3 J ALUControl [2:0] $end
$var reg 32 K ALUResult [31:0] $end
$var reg 32 L MuxOut [31:0] $end
$var reg 1 ) Zero $end
$upscope $end
$scope module control_unit $end
$var wire 1 ) Zero $end
$var wire 7 M opcode [6:0] $end
$var wire 7 N funct7 [6:0] $end
$var wire 3 O funct3 [2:0] $end
$var wire 32 P Instr [31:0] $end
$var reg 3 Q ALUControl [2:0] $end
$var reg 1 : ALUSrc $end
$var reg 3 R ImmSrc [2:0] $end
$var reg 1 5 MemWrite $end
$var reg 2 S PCSrc [1:0] $end
$var reg 1 - RegWrite $end
$var reg 2 T ResultSrc [1:0] $end
$upscope $end
$scope module data_memory_and_io $end
$var wire 32 U A [31:0] $end
$var wire 1 " CLK $end
$var wire 32 V CPUIn [31:0] $end
$var wire 32 W WD [31:0] $end
$var wire 1 5 WE $end
$var wire 1 X RDsel $end
$var wire 32 Y RD [31:0] $end
$var reg 32 Z CPUOut [31:0] $end
$var reg 1 [ WEM $end
$var reg 1 \ WEOut $end
$upscope $end
$scope module extend $end
$var wire 3 ] ImmSrc [2:0] $end
$var wire 32 ^ Instr [31:0] $end
$var reg 32 _ ImmExt [31:0] $end
$upscope $end
$scope module instruction_memory $end
$var wire 32 ` Instr [31:0] $end
$var wire 32 a PC_divided_by_4 [31:0] $end
$var wire 32 b PC [31:0] $end
$upscope $end
$scope module program_counter $end
$var wire 32 c ALUResult [31:0] $end
$var wire 1 " CLK $end
$var wire 32 d PC [31:0] $end
$var wire 32 e PCPlus4 [31:0] $end
$var wire 2 f PCSrc [1:0] $end
$var wire 32 g PCTarget [31:0] $end
$var wire 1 $ Reset $end
$var wire 32 h PCPlus4Out [31:0] $end
$var wire 32 i PCOut [31:0] $end
$var wire 32 j PCNext [31:0] $end
$scope module adder_4 $end
$var wire 32 k PCPlus4 [31:0] $end
$var wire 32 l PC [31:0] $end
$upscope $end
$scope module mux_3_to_1 $end
$var wire 32 m a [31:0] $end
$var wire 32 n b [31:0] $end
$var wire 32 o c [31:0] $end
$var wire 2 p select [1:0] $end
$var reg 32 q mux_out [31:0] $end
$upscope $end
$scope module pc $end
$var wire 1 " clk $end
$var wire 32 r pc_in [31:0] $end
$var wire 1 $ reset $end
$var reg 32 s pc_out [31:0] $end
$upscope $end
$upscope $end
$scope module reg_file $end
$var wire 5 t A1 [4:0] $end
$var wire 5 u A2 [4:0] $end
$var wire 5 v A3 [4:0] $end
$var wire 1 " CLK $end
$var wire 32 w WD3 [31:0] $end
$var wire 1 - WE3 $end
$var wire 32 x RD2 [31:0] $end
$var wire 32 y RD1 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 y
bx x
b110010 w
b1 v
b10010 u
b0 t
b0 s
b100 r
b100 q
b0 p
b110010 o
b110010 n
b100 m
b0 l
b100 k
b100 j
b0 i
b100 h
b110010 g
b0 f
b100 e
b0 d
b110010 c
b0 b
b0 a
b11001000000000000010010011 `
b110010 _
b11001000000000000010010011 ^
b0 ]
0\
0[
bx Z
bx Y
0X
bx W
b1000 V
b110010 U
b0 T
b0 S
b0 R
b0 Q
b11001000000000000010010011 P
b0 O
b1 N
b10011 M
b110010 L
b110010 K
b0 J
b110010 I
b0 H
b110010 G
b110010 F
bx E
b110010 D
b110010 C
b100 B
bx A
b0 @
b0 ?
b10010 >
b1 =
b0 <
b110010 ;
1:
bx 9
b110010 8
b0 7
b11001000000000000010010011 6
05
b0 4
b100 3
b0 2
b110010 1
bx 0
b0 /
bx .
1-
b110010 ,
b0 +
b110010 *
0)
b110010 (
bx '
b0 &
b1000 %
1$
b1000 #
0"
bx !
$end
#10000
1"
#20000
0"
0$
#30000
b1000 0
b1000 A
b1000 Y
1X
b1000 (
b1000 w
b1000 ,
b1000 D
b11111111111111111111111111111100 ;
b11111111111111111111111111111100 C
b11111111111111111111111111111100 K
b11111111111111111111111111111100 U
b11111111111111111111111111111100 c
b11111111111111111111111111111100 o
b11111111111111111111111111111100 L
b1 +
b1 @
b1 T
1:
b11111111111111111111111111111100 *
b11111111111111111111111111111100 G
b11111111111111111111111111111100 I
b1111111 N
b10 O
b11 M
b10 =
b10 v
b11100 >
b11100 u
b11111111111111111111111111111100 8
b11111111111111111111111111111100 F
b11111111111111111111111111111100 _
b1000 j
b1000 q
b1000 r
b1000 3
b1000 B
b1000 e
b1000 h
b1000 k
b1000 m
b11111111110000000010000100000011 6
b11111111110000000010000100000011 P
b11111111110000000010000100000011 ^
b11111111110000000010000100000011 `
b1 a
b0 1
b0 g
b0 n
b100 4
b100 b
b100 d
b100 i
b100 l
b100 s
1"
#40000
0"
#50000
bx 0
bx A
bx Y
0X
b101010 (
b101010 w
b101010 ,
b101010 D
b1000 '
b1000 W
b1000 .
b1000 E
b1000 x
b110010 &
b110010 H
b110010 /
b110010 y
b101010 ;
b101010 C
b101010 K
b101010 U
b101010 c
b101010 o
b101010 L
b1 <
b1 J
b1 Q
b0 +
b0 @
b0 T
0:
b1000 *
b1000 G
b1000 I
b100000 N
b0 O
b110011 M
b11 =
b11 v
b10 >
b10 u
b1 ?
b1 t
b10000000010 8
b10000000010 F
b10000000010 _
b1100 j
b1100 q
b1100 r
b1100 3
b1100 B
b1100 e
b1100 h
b1100 k
b1100 m
b1000000001000001000000110110011 6
b1000000001000001000000110110011 P
b1000000001000001000000110110011 ^
b1000000001000001000000110110011 `
b10 a
b10000001010 1
b10000001010 g
b10000001010 n
b1000 4
b1000 b
b1000 d
b1000 i
b1000 l
b1000 s
1"
#60000
0"
#70000
b1000 0
b1000 A
b1000 Y
1X
1\
bx (
bx w
bx ,
bx D
b11111111111111111111111111111100 *
b11111111111111111111111111111100 G
b11111111111111111111111111111100 I
b101010 '
b101010 W
b101010 .
b101010 E
b101010 x
b0 &
b0 H
b0 /
b0 y
b11111111111111111111111111111100 ;
b11111111111111111111111111111100 C
b11111111111111111111111111111100 K
b11111111111111111111111111111100 U
b11111111111111111111111111111100 c
b11111111111111111111111111111100 o
b11111111111111111111111111111100 L
0[
bx +
bx @
bx T
15
1:
b1 7
b1 R
b1 ]
0-
b0 <
b0 J
b0 Q
b1111111 N
b10 O
b100011 M
b11100 =
b11100 v
b11 >
b11 u
b0 ?
b0 t
b11111111111111111111111111111100 8
b11111111111111111111111111111100 F
b11111111111111111111111111111100 _
b10000 j
b10000 q
b10000 r
b10000 3
b10000 B
b10000 e
b10000 h
b10000 k
b10000 m
b11111110001100000010111000100011 6
b11111110001100000010111000100011 P
b11111110001100000010111000100011 ^
b11111110001100000010111000100011 `
b11 a
b1000 1
b1000 g
b1000 n
b1100 4
b1100 b
b1100 d
b1100 i
b1100 l
b1100 s
1"
#80000
0"
#90000
bx 0
bx A
bx Y
0X
b1 2
b1 S
b1 f
b1 p
b0 (
b0 w
b0 ,
b0 D
b0 '
b0 W
b0 .
b0 E
b0 x
1)
b0 ;
b0 C
b0 K
b0 U
b0 c
b0 o
b0 L
0\
b1 <
b1 J
b1 Q
b0 +
b0 @
b0 T
05
0:
b10 7
b10 R
b10 ]
0-
b0 *
b0 G
b0 I
b0 N
b0 O
b1100011 M
b0 =
b0 v
b0 >
b0 u
b0 8
b0 F
b0 _
b10000 j
b10000 q
b10000 r
b101010 !
b101010 9
b101010 Z
b10100 3
b10100 B
b10100 e
b10100 h
b10100 k
b10100 m
b1100011 6
b1100011 P
b1100011 ^
b1100011 `
b100 a
b10000 1
b10000 g
b10000 n
b10000 4
b10000 b
b10000 d
b10000 i
b10000 l
b10000 s
1"
#100000
0"
#110000
1"
#120000
0"
