#ifndef __FMP_CMIF_H__
#define __FMP_CMIF_H__

#include "reg_access.h"
#include "c2k_base_addr_cmif.h"

#define CMIF_FMP_REG_BASE                                             (CMIF_RAKE_FMP_OFFSET)
#define CMIF_RFM_1XRTT_FNG_CTRL_0                                     (CMIF_FMP_REG_BASE + 0x0000)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0                                (CMIF_FMP_REG_BASE + 0x0004)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0                                  (CMIF_FMP_REG_BASE + 0x0008)
#define CMIF_RFM_1XRTT_FNG_CTRL_1                                     (CMIF_FMP_REG_BASE + 0x000c)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1                                (CMIF_FMP_REG_BASE + 0x0010)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1                                  (CMIF_FMP_REG_BASE + 0x0014)
#define CMIF_RFM_1XRTT_FNG_STS                                        (CMIF_FMP_REG_BASE + 0x0018)
#define CMIF_RFM_EVDO_PILOT_FNG_STS                                   (CMIF_FMP_REG_BASE + 0x001c)
#define CMIF_RFM_EVDO_MAC_FNG_STS                                     (CMIF_FMP_REG_BASE + 0x0020)
#define CMIF_RFM_1XRTT_FNG_REJECT                                     (CMIF_FMP_REG_BASE + 0x0024)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT                                  (CMIF_FMP_REG_BASE + 0x0028)
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT                                (CMIF_FMP_REG_BASE + 0x002c)
#define CMIF_RFM_1XRTT_FNG_STS_OUT                                    (CMIF_FMP_REG_BASE + 0x0030)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT                               (CMIF_FMP_REG_BASE + 0x0034)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT                                 (CMIF_FMP_REG_BASE + 0x0038)
#define CMIF_RFM_1XRTT_FNG_CFG                                        (CMIF_FMP_REG_BASE + 0x003c)
#define CMIF_RFM_EVDO_MAC_FNG_CFG(i)                                  (CMIF_FMP_REG_BASE + 0x0040 + ((i) * 0x4))
#define CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG(i)                            (CMIF_FMP_REG_BASE + 0x0048 + ((i) * 0x4))
#define CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG(i)                         (CMIF_FMP_REG_BASE + 0x0068 + ((i) * 0x4))
#define CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG(i)                       (CMIF_FMP_REG_BASE + 0x0098 + ((i) * 0x4))
#define CMIF_RFM_1XRTT_FNG_SYM_IDX(i)                                 (CMIF_FMP_REG_BASE + 0x00A4 + ((i) * 0x4))
#define CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR(i)                       (CMIF_FMP_REG_BASE + 0x00C4 + ((i) * 0x4))
#define CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX                               (CMIF_FMP_REG_BASE + 0x00DC)
#define CMIF_QLIC_FN_CTRL                                             (CMIF_FMP_REG_BASE + 0x00E0)
#define CMIF_QLIC_FN_POS_0                                            (CMIF_FMP_REG_BASE + 0x00E4)
#define CMIF_QLIC_FN_POS_1                                            (CMIF_FMP_REG_BASE + 0x00E8)
#define CMIF_QLIC_FN_POS_2                                            (CMIF_FMP_REG_BASE + 0x00EC)
#define CMIF_QLIC_FN_POS_3                                            (CMIF_FMP_REG_BASE + 0x00F0)
#define CMIF_QLIC_FN_POS_4                                            (CMIF_FMP_REG_BASE + 0x00F4)
#define CMIF_QLIC_FN_POS_5                                            (CMIF_FMP_REG_BASE + 0x00F8)
#define CMIF_QLIC_FN_POS_6                                            (CMIF_FMP_REG_BASE + 0x00FC)
#define CMIF_QLIC_FN_POS_7                                            (CMIF_FMP_REG_BASE + 0x0100)

#define M_CMIF_RFM_1XRTT_FNG_CTRL_0_RD()                              REG_READ(CMIF_RFM_1XRTT_FNG_CTRL_0)
#define M_CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_RD()                         REG_READ(CMIF_RFM_EVDO_PILOT_FNG_CTRL_0)
#define M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD()                           REG_READ(CMIF_RFM_EVDO_MAC_FNG_CTRL_0)
#define M_CMIF_RFM_1XRTT_FNG_CTRL_1_RD()                              REG_READ(CMIF_RFM_1XRTT_FNG_CTRL_1)
#define M_CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_RD()                         REG_READ(CMIF_RFM_EVDO_PILOT_FNG_CTRL_1)
#define M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD()                           REG_READ(CMIF_RFM_EVDO_MAC_FNG_CTRL_1)
#define M_CMIF_RFM_1XRTT_FNG_STS_RD()                                 REG_READ(CMIF_RFM_1XRTT_FNG_STS)
#define M_CMIF_RFM_EVDO_PILOT_FNG_STS_RD()                            REG_READ(CMIF_RFM_EVDO_PILOT_FNG_STS)
#define M_CMIF_RFM_EVDO_MAC_FNG_STS_RD()                              REG_READ(CMIF_RFM_EVDO_MAC_FNG_STS)
#define M_CMIF_RFM_1XRTT_FNG_REJECT_RD()                              REG_READ(CMIF_RFM_1XRTT_FNG_REJECT)
#define M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD()                           REG_READ(CMIF_RFM_EVDO_MAC_FNG_REJECT)
#define M_CMIF_RFM_EVDO_PILOT_FNG_REJECT_RD()                         REG_READ(CMIF_RFM_EVDO_PILOT_FNG_REJECT)
#define M_CMIF_RFM_1XRTT_FNG_STS_OUT_RD()                             REG_READ(CMIF_RFM_1XRTT_FNG_STS_OUT)
#define M_CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_RD()                        REG_READ(CMIF_RFM_EVDO_PILOT_FNG_STS_OUT)
#define M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD()                          REG_READ(CMIF_RFM_EVDO_MAC_FNG_STS_OUT)
#define M_CMIF_RFM_1XRTT_FNG_CFG_RD()                                 REG_READ(CMIF_RFM_1XRTT_FNG_CFG)
#define M_CMIF_RFM_EVDO_MAC_FNG_CFG_RD(i)                             REG_READ(CMIF_RFM_EVDO_MAC_FNG_CFG(i))
#define M_CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_RD(i)                       REG_READ(CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG(i))
#define M_CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_RD(i)                    REG_READ(CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG(i))
#define M_CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_RD(i)                  REG_READ(CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG(i))
#define M_CMIF_RFM_1XRTT_FNG_SYM_IDX_RD(i)                            REG_READ(CMIF_RFM_1XRTT_FNG_SYM_IDX(i))
#define M_CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_RD(i)                  REG_READ(CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR(i))
#define M_CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_RD()                        REG_READ(CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX)
#define M_CMIF_QLIC_FN_CTRL_RD()                                      REG_READ(CMIF_QLIC_FN_CTRL)
#define M_CMIF_QLIC_FN_POS_0_RD()                                     REG_READ(CMIF_QLIC_FN_POS_0)
#define M_CMIF_QLIC_FN_POS_1_RD()                                     REG_READ(CMIF_QLIC_FN_POS_1)
#define M_CMIF_QLIC_FN_POS_2_RD()                                     REG_READ(CMIF_QLIC_FN_POS_2)
#define M_CMIF_QLIC_FN_POS_3_RD()                                     REG_READ(CMIF_QLIC_FN_POS_3)
#define M_CMIF_QLIC_FN_POS_4_RD()                                     REG_READ(CMIF_QLIC_FN_POS_4)
#define M_CMIF_QLIC_FN_POS_5_RD()                                     REG_READ(CMIF_QLIC_FN_POS_5)
#define M_CMIF_QLIC_FN_POS_6_RD()                                     REG_READ(CMIF_QLIC_FN_POS_6)
#define M_CMIF_QLIC_FN_POS_7_RD()                                     REG_READ(CMIF_QLIC_FN_POS_7)

#define M_CMIF_RFM_1XRTT_FNG_CTRL_0_WR(reg)                           REG_WRITE(CMIF_RFM_1XRTT_FNG_CTRL_0, reg)
#define M_CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_WR(reg)                      REG_WRITE(CMIF_RFM_EVDO_PILOT_FNG_CTRL_0, reg)
#define M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_WR(reg)                        REG_WRITE(CMIF_RFM_EVDO_MAC_FNG_CTRL_0, reg)
#define M_CMIF_RFM_1XRTT_FNG_CTRL_1_WR(reg)                           REG_WRITE(CMIF_RFM_1XRTT_FNG_CTRL_1, reg)
#define M_CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_WR(reg)                      REG_WRITE(CMIF_RFM_EVDO_PILOT_FNG_CTRL_1, reg)
#define M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_WR(reg)                        REG_WRITE(CMIF_RFM_EVDO_MAC_FNG_CTRL_1, reg)
#define M_CMIF_RFM_1XRTT_FNG_STS_WR(reg)                              REG_WRITE(CMIF_RFM_1XRTT_FNG_STS, reg)
#define M_CMIF_RFM_EVDO_PILOT_FNG_STS_WR(reg)                         REG_WRITE(CMIF_RFM_EVDO_PILOT_FNG_STS, reg)
#define M_CMIF_RFM_EVDO_MAC_FNG_STS_WR(reg)                           REG_WRITE(CMIF_RFM_EVDO_MAC_FNG_STS, reg)
#define M_CMIF_RFM_1XRTT_FNG_REJECT_WR(reg)                           REG_WRITE(CMIF_RFM_1XRTT_FNG_REJECT, reg)
#define M_CMIF_RFM_EVDO_MAC_FNG_REJECT_WR(reg)                        REG_WRITE(CMIF_RFM_EVDO_MAC_FNG_REJECT, reg)
#define M_CMIF_RFM_EVDO_PILOT_FNG_REJECT_WR(reg)                      REG_WRITE(CMIF_RFM_EVDO_PILOT_FNG_REJECT, reg)
#define M_CMIF_RFM_1XRTT_FNG_STS_OUT_WR(reg)                          REG_WRITE(CMIF_RFM_1XRTT_FNG_STS_OUT, reg)
#define M_CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_WR(reg)                     REG_WRITE(CMIF_RFM_EVDO_PILOT_FNG_STS_OUT, reg)
#define M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_WR(reg)                       REG_WRITE(CMIF_RFM_EVDO_MAC_FNG_STS_OUT, reg)
#define M_CMIF_RFM_1XRTT_FNG_CFG_WR(reg)                              REG_WRITE(CMIF_RFM_1XRTT_FNG_CFG, reg)
#define M_CMIF_RFM_EVDO_MAC_FNG_CFG_WR(i, reg)                        REG_WRITE(CMIF_RFM_EVDO_MAC_FNG_CFG(i), reg)
#define M_CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_WR(i, reg)                  REG_WRITE(CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG(i), reg)
#define M_CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_WR(i, reg)               REG_WRITE(CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG(i), reg)
#define M_CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_WR(i, reg)             REG_WRITE(CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG(i), reg)
#define M_CMIF_RFM_1XRTT_FNG_SYM_IDX_WR(i, reg)                       REG_WRITE(CMIF_RFM_1XRTT_FNG_SYM_IDX(i), reg)
#define M_CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_WR(i, reg)             REG_WRITE(CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR(i), reg)
#define M_CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_WR(reg)                     REG_WRITE(CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX, reg)
#define M_CMIF_QLIC_FN_CTRL_WR(reg)                                   REG_WRITE(CMIF_QLIC_FN_CTRL, reg)
#define M_CMIF_QLIC_FN_POS_0_WR(reg)                                  REG_WRITE(CMIF_QLIC_FN_POS_0, reg)
#define M_CMIF_QLIC_FN_POS_1_WR(reg)                                  REG_WRITE(CMIF_QLIC_FN_POS_1, reg)
#define M_CMIF_QLIC_FN_POS_2_WR(reg)                                  REG_WRITE(CMIF_QLIC_FN_POS_2, reg)
#define M_CMIF_QLIC_FN_POS_3_WR(reg)                                  REG_WRITE(CMIF_QLIC_FN_POS_3, reg)
#define M_CMIF_QLIC_FN_POS_4_WR(reg)                                  REG_WRITE(CMIF_QLIC_FN_POS_4, reg)
#define M_CMIF_QLIC_FN_POS_5_WR(reg)                                  REG_WRITE(CMIF_QLIC_FN_POS_5, reg)
#define M_CMIF_QLIC_FN_POS_6_WR(reg)                                  REG_WRITE(CMIF_QLIC_FN_POS_6, reg)
#define M_CMIF_QLIC_FN_POS_7_WR(reg)                                  REG_WRITE(CMIF_QLIC_FN_POS_7, reg)

#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG7EN_BIT_LSB                       (7)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG7EN_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG7EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_0_FG7EN_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG7EN_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG7EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG7EN_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG7EN_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_0_RD() & CMIF_RFM_1XRTT_FNG_CTRL_0_FG7EN_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_0_FG7EN_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG6EN_BIT_LSB                       (6)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG6EN_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG6EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_0_FG6EN_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG6EN_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG6EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG6EN_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG6EN_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_0_RD() & CMIF_RFM_1XRTT_FNG_CTRL_0_FG6EN_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_0_FG6EN_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG5EN_BIT_LSB                       (5)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG5EN_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG5EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_0_FG5EN_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG5EN_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG5EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG5EN_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG5EN_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_0_RD() & CMIF_RFM_1XRTT_FNG_CTRL_0_FG5EN_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_0_FG5EN_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG4EN_BIT_LSB                       (4)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG4EN_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG4EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_0_FG4EN_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG4EN_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG4EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG4EN_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG4EN_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_0_RD() & CMIF_RFM_1XRTT_FNG_CTRL_0_FG4EN_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_0_FG4EN_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG3EN_BIT_LSB                       (3)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG3EN_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG3EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_0_FG3EN_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG3EN_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG3EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG3EN_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG3EN_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_0_RD() & CMIF_RFM_1XRTT_FNG_CTRL_0_FG3EN_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_0_FG3EN_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG2EN_BIT_LSB                       (2)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG2EN_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG2EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_0_FG2EN_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG2EN_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG2EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG2EN_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG2EN_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_0_RD() & CMIF_RFM_1XRTT_FNG_CTRL_0_FG2EN_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_0_FG2EN_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG1EN_BIT_LSB                       (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG1EN_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG1EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_0_FG1EN_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG1EN_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG1EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG1EN_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG1EN_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_0_RD() & CMIF_RFM_1XRTT_FNG_CTRL_0_FG1EN_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_0_FG1EN_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG0EN_BIT_LSB                       (0)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG0EN_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG0EN_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_0_FG0EN_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG0EN_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG0EN_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_0_FG0EN_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_0_FG0EN_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_0_RD() & CMIF_RFM_1XRTT_FNG_CTRL_0_FG0EN_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_0_FG0EN_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG2EN_BIT_LSB                  (2)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG2EN_BIT_WIDTH                (1)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG2EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG2EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG2EN_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG2EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG2EN_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG2EN_FLD_RD()                 ((M_CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG2EN_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG2EN_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG1EN_BIT_LSB                  (1)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG1EN_BIT_WIDTH                (1)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG1EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG1EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG1EN_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG1EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG1EN_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG1EN_FLD_RD()                 ((M_CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG1EN_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG1EN_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG0EN_BIT_LSB                  (0)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG0EN_BIT_WIDTH                (1)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG0EN_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG0EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG0EN_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG0EN_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG0EN_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG0EN_FLD_RD()                 ((M_CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG0EN_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_CTRL_0_FG0EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG11EN_BIT_LSB                   (11)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG11EN_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG11EN_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG11EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG11EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG11EN_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG11EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG11EN_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG11EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG11EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG10EN_BIT_LSB                   (10)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG10EN_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG10EN_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG10EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG10EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG10EN_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG10EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG10EN_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG10EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG10EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG9EN_BIT_LSB                    (9)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG9EN_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG9EN_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG9EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG9EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG9EN_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG9EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG9EN_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG9EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG9EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG8EN_BIT_LSB                    (8)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG8EN_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG8EN_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG8EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG8EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG8EN_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG8EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG8EN_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG8EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG8EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG7EN_BIT_LSB                    (7)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG7EN_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG7EN_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG7EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG7EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG7EN_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG7EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG7EN_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG7EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG7EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG6EN_BIT_LSB                    (6)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG6EN_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG6EN_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG6EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG6EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG6EN_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG6EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG6EN_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG6EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG6EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG5EN_BIT_LSB                    (5)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG5EN_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG5EN_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG5EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG5EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG5EN_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG5EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG5EN_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG5EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG5EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG4EN_BIT_LSB                    (4)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG4EN_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG4EN_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG4EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG4EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG4EN_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG4EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG4EN_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG4EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG4EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG3EN_BIT_LSB                    (3)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG3EN_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG3EN_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG3EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG3EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG3EN_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG3EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG3EN_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG3EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG3EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG2EN_BIT_LSB                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG2EN_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG2EN_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG2EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG2EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG2EN_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG2EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG2EN_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG2EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG2EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG1EN_BIT_LSB                    (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG1EN_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG1EN_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG1EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG1EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG1EN_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG1EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG1EN_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG1EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG1EN_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG0EN_BIT_LSB                    (0)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG0EN_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG0EN_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG0EN_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG0EN_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG0EN_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG0EN_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG0EN_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_0_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG0EN_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_0_FG0EN_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG7AR_BIT_LSB                       (7)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG7AR_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG7AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_1_FG7AR_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG7AR_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG7AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG7AR_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG7AR_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_1_RD() & CMIF_RFM_1XRTT_FNG_CTRL_1_FG7AR_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_1_FG7AR_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG6AR_BIT_LSB                       (6)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG6AR_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG6AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_1_FG6AR_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG6AR_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG6AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG6AR_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG6AR_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_1_RD() & CMIF_RFM_1XRTT_FNG_CTRL_1_FG6AR_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_1_FG6AR_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG5AR_BIT_LSB                       (5)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG5AR_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG5AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_1_FG5AR_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG5AR_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG5AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG5AR_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG5AR_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_1_RD() & CMIF_RFM_1XRTT_FNG_CTRL_1_FG5AR_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_1_FG5AR_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG4AR_BIT_LSB                       (4)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG4AR_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG4AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_1_FG4AR_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG4AR_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG4AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG4AR_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG4AR_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_1_RD() & CMIF_RFM_1XRTT_FNG_CTRL_1_FG4AR_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_1_FG4AR_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG3AR_BIT_LSB                       (3)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG3AR_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG3AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_1_FG3AR_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG3AR_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG3AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG3AR_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG3AR_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_1_RD() & CMIF_RFM_1XRTT_FNG_CTRL_1_FG3AR_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_1_FG3AR_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG2AR_BIT_LSB                       (2)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG2AR_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG2AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_1_FG2AR_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG2AR_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG2AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG2AR_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG2AR_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_1_RD() & CMIF_RFM_1XRTT_FNG_CTRL_1_FG2AR_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_1_FG2AR_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG1AR_BIT_LSB                       (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG1AR_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG1AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_1_FG1AR_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG1AR_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG1AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG1AR_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG1AR_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_1_RD() & CMIF_RFM_1XRTT_FNG_CTRL_1_FG1AR_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_1_FG1AR_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG0AR_BIT_LSB                       (0)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG0AR_BIT_WIDTH                     (1)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG0AR_BIT_MASK                      ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CTRL_1_FG0AR_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG0AR_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG0AR_FLD_WR(reg, val)              (reg |= (val) << CMIF_RFM_1XRTT_FNG_CTRL_1_FG0AR_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CTRL_1_FG0AR_FLD_RD()                      ((M_CMIF_RFM_1XRTT_FNG_CTRL_1_RD() & CMIF_RFM_1XRTT_FNG_CTRL_1_FG0AR_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CTRL_1_FG0AR_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG2AR_BIT_LSB                  (2)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG2AR_BIT_WIDTH                (1)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG2AR_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG2AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG2AR_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG2AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG2AR_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG2AR_FLD_RD()                 ((M_CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG2AR_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG2AR_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG1AR_BIT_LSB                  (1)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG1AR_BIT_WIDTH                (1)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG1AR_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG1AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG1AR_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG1AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG1AR_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG1AR_FLD_RD()                 ((M_CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG1AR_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG1AR_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG0AR_BIT_LSB                  (0)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG0AR_BIT_WIDTH                (1)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG0AR_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG0AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG0AR_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG0AR_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG0AR_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG0AR_FLD_RD()                 ((M_CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG0AR_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_CTRL_1_FG0AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG11AR_BIT_LSB                   (11)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG11AR_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG11AR_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG11AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG11AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG11AR_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG11AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG11AR_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG11AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG11AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG10AR_BIT_LSB                   (10)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG10AR_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG10AR_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG10AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG10AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG10AR_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG10AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG10AR_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG10AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG10AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG9AR_BIT_LSB                    (9)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG9AR_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG9AR_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG9AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG9AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG9AR_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG9AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG9AR_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG9AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG9AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG8AR_BIT_LSB                    (8)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG8AR_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG8AR_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG8AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG8AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG8AR_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG8AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG8AR_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG8AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG8AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG7AR_BIT_LSB                    (7)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG7AR_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG7AR_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG7AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG7AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG7AR_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG7AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG7AR_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG7AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG7AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG6AR_BIT_LSB                    (6)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG6AR_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG6AR_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG6AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG6AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG6AR_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG6AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG6AR_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG6AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG6AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG5AR_BIT_LSB                    (5)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG5AR_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG5AR_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG5AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG5AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG5AR_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG5AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG5AR_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG5AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG5AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG4AR_BIT_LSB                    (4)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG4AR_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG4AR_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG4AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG4AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG4AR_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG4AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG4AR_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG4AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG4AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG3AR_BIT_LSB                    (3)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG3AR_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG3AR_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG3AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG3AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG3AR_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG3AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG3AR_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG3AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG3AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG2AR_BIT_LSB                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG2AR_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG2AR_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG2AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG2AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG2AR_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG2AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG2AR_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG2AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG2AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG1AR_BIT_LSB                    (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG1AR_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG1AR_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG1AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG1AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG1AR_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG1AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG1AR_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG1AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG1AR_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG0AR_BIT_LSB                    (0)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG0AR_BIT_WIDTH                  (1)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG0AR_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG0AR_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG0AR_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG0AR_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG0AR_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG0AR_FLD_RD()                   ((M_CMIF_RFM_EVDO_MAC_FNG_CTRL_1_RD() & CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG0AR_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CTRL_1_FG0AR_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_FG7STA_BIT_LSB                         (14)
#define CMIF_RFM_1XRTT_FNG_STS_FG7STA_BIT_WIDTH                       (2)
#define CMIF_RFM_1XRTT_FNG_STS_FG7STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_FG7STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_FG7STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_FG7STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_FG7STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_FG7STA_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_STS_RD() & CMIF_RFM_1XRTT_FNG_STS_FG7STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_FG7STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_FG6STA_BIT_LSB                         (12)
#define CMIF_RFM_1XRTT_FNG_STS_FG6STA_BIT_WIDTH                       (2)
#define CMIF_RFM_1XRTT_FNG_STS_FG6STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_FG6STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_FG6STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_FG6STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_FG6STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_FG6STA_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_STS_RD() & CMIF_RFM_1XRTT_FNG_STS_FG6STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_FG6STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_FG5STA_BIT_LSB                         (10)
#define CMIF_RFM_1XRTT_FNG_STS_FG5STA_BIT_WIDTH                       (2)
#define CMIF_RFM_1XRTT_FNG_STS_FG5STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_FG5STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_FG5STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_FG5STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_FG5STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_FG5STA_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_STS_RD() & CMIF_RFM_1XRTT_FNG_STS_FG5STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_FG5STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_FG4STA_BIT_LSB                         (8)
#define CMIF_RFM_1XRTT_FNG_STS_FG4STA_BIT_WIDTH                       (2)
#define CMIF_RFM_1XRTT_FNG_STS_FG4STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_FG4STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_FG4STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_FG4STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_FG4STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_FG4STA_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_STS_RD() & CMIF_RFM_1XRTT_FNG_STS_FG4STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_FG4STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_FG3STA_BIT_LSB                         (6)
#define CMIF_RFM_1XRTT_FNG_STS_FG3STA_BIT_WIDTH                       (2)
#define CMIF_RFM_1XRTT_FNG_STS_FG3STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_FG3STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_FG3STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_FG3STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_FG3STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_FG3STA_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_STS_RD() & CMIF_RFM_1XRTT_FNG_STS_FG3STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_FG3STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_FG2STA_BIT_LSB                         (4)
#define CMIF_RFM_1XRTT_FNG_STS_FG2STA_BIT_WIDTH                       (2)
#define CMIF_RFM_1XRTT_FNG_STS_FG2STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_FG2STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_FG2STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_FG2STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_FG2STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_FG2STA_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_STS_RD() & CMIF_RFM_1XRTT_FNG_STS_FG2STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_FG2STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_FG1STA_BIT_LSB                         (2)
#define CMIF_RFM_1XRTT_FNG_STS_FG1STA_BIT_WIDTH                       (2)
#define CMIF_RFM_1XRTT_FNG_STS_FG1STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_FG1STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_FG1STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_FG1STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_FG1STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_FG1STA_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_STS_RD() & CMIF_RFM_1XRTT_FNG_STS_FG1STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_FG1STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_FG0STA_BIT_LSB                         (0)
#define CMIF_RFM_1XRTT_FNG_STS_FG0STA_BIT_WIDTH                       (2)
#define CMIF_RFM_1XRTT_FNG_STS_FG0STA_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_FG0STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_FG0STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_FG0STA_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_FG0STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_FG0STA_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_STS_RD() & CMIF_RFM_1XRTT_FNG_STS_FG0STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_FG0STA_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG2STA_BIT_LSB                    (4)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG2STA_BIT_WIDTH                  (2)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG2STA_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_STS_FG2STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_STS_FG2STA_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG2STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_STS_FG2STA_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG2STA_FLD_RD()                   ((M_CMIF_RFM_EVDO_PILOT_FNG_STS_RD() & CMIF_RFM_EVDO_PILOT_FNG_STS_FG2STA_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_STS_FG2STA_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG1STA_BIT_LSB                    (2)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG1STA_BIT_WIDTH                  (2)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG1STA_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_STS_FG1STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_STS_FG1STA_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG1STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_STS_FG1STA_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG1STA_FLD_RD()                   ((M_CMIF_RFM_EVDO_PILOT_FNG_STS_RD() & CMIF_RFM_EVDO_PILOT_FNG_STS_FG1STA_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_STS_FG1STA_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG0STA_BIT_LSB                    (0)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG0STA_BIT_WIDTH                  (2)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG0STA_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_STS_FG0STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_STS_FG0STA_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG0STA_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_STS_FG0STA_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_FG0STA_FLD_RD()                   ((M_CMIF_RFM_EVDO_PILOT_FNG_STS_RD() & CMIF_RFM_EVDO_PILOT_FNG_STS_FG0STA_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_STS_FG0STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG11STA_BIT_LSB                     (22)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG11STA_BIT_WIDTH                   (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG11STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG11STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG11STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG11STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG11STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG11STA_FLD_RD()                    ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG11STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG11STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG10STA_BIT_LSB                     (20)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG10STA_BIT_WIDTH                   (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG10STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG10STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG10STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG10STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG10STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG10STA_FLD_RD()                    ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG10STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG10STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG9STA_BIT_LSB                      (18)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG9STA_BIT_WIDTH                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG9STA_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG9STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG9STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG9STA_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG9STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG9STA_FLD_RD()                     ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG9STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG9STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG8STA_BIT_LSB                      (16)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG8STA_BIT_WIDTH                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG8STA_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG8STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG8STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG8STA_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG8STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG8STA_FLD_RD()                     ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG8STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG8STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG7STA_BIT_LSB                      (14)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG7STA_BIT_WIDTH                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG7STA_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG7STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG7STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG7STA_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG7STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG7STA_FLD_RD()                     ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG7STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG7STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG6STA_BIT_LSB                      (12)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG6STA_BIT_WIDTH                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG6STA_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG6STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG6STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG6STA_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG6STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG6STA_FLD_RD()                     ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG6STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG6STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG5STA_BIT_LSB                      (10)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG5STA_BIT_WIDTH                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG5STA_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG5STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG5STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG5STA_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG5STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG5STA_FLD_RD()                     ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG5STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG5STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG4STA_BIT_LSB                      (8)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG4STA_BIT_WIDTH                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG4STA_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG4STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG4STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG4STA_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG4STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG4STA_FLD_RD()                     ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG4STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG4STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG3STA_BIT_LSB                      (6)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG3STA_BIT_WIDTH                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG3STA_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG3STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG3STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG3STA_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG3STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG3STA_FLD_RD()                     ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG3STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG3STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG2STA_BIT_LSB                      (4)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG2STA_BIT_WIDTH                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG2STA_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG2STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG2STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG2STA_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG2STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG2STA_FLD_RD()                     ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG2STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG2STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG1STA_BIT_LSB                      (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG1STA_BIT_WIDTH                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG1STA_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG1STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG1STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG1STA_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG1STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG1STA_FLD_RD()                     ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG1STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG1STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_FG0STA_BIT_LSB                      (0)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG0STA_BIT_WIDTH                    (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG0STA_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_FG0STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_FG0STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG0STA_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_FG0STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_FG0STA_FLD_RD()                     ((M_CMIF_RFM_EVDO_MAC_FNG_STS_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_FG0STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_FG0STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_REJECT_FG7RJT_BIT_LSB                      (7)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG7RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG7RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_REJECT_FG7RJT_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_REJECT_FG7RJT_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_REJECT_FG7RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_1XRTT_FNG_REJECT_FG7RJT_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG7RJT_FLD_RD()                     ((M_CMIF_RFM_1XRTT_FNG_REJECT_RD() & CMIF_RFM_1XRTT_FNG_REJECT_FG7RJT_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_REJECT_FG7RJT_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_REJECT_FG6RJT_BIT_LSB                      (6)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG6RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG6RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_REJECT_FG6RJT_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_REJECT_FG6RJT_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_REJECT_FG6RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_1XRTT_FNG_REJECT_FG6RJT_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG6RJT_FLD_RD()                     ((M_CMIF_RFM_1XRTT_FNG_REJECT_RD() & CMIF_RFM_1XRTT_FNG_REJECT_FG6RJT_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_REJECT_FG6RJT_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_REJECT_FG5RJT_BIT_LSB                      (5)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG5RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG5RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_REJECT_FG5RJT_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_REJECT_FG5RJT_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_REJECT_FG5RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_1XRTT_FNG_REJECT_FG5RJT_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG5RJT_FLD_RD()                     ((M_CMIF_RFM_1XRTT_FNG_REJECT_RD() & CMIF_RFM_1XRTT_FNG_REJECT_FG5RJT_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_REJECT_FG5RJT_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_REJECT_FG4RJT_BIT_LSB                      (4)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG4RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG4RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_REJECT_FG4RJT_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_REJECT_FG4RJT_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_REJECT_FG4RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_1XRTT_FNG_REJECT_FG4RJT_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG4RJT_FLD_RD()                     ((M_CMIF_RFM_1XRTT_FNG_REJECT_RD() & CMIF_RFM_1XRTT_FNG_REJECT_FG4RJT_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_REJECT_FG4RJT_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_REJECT_FG3RJT_BIT_LSB                      (3)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG3RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG3RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_REJECT_FG3RJT_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_REJECT_FG3RJT_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_REJECT_FG3RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_1XRTT_FNG_REJECT_FG3RJT_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG3RJT_FLD_RD()                     ((M_CMIF_RFM_1XRTT_FNG_REJECT_RD() & CMIF_RFM_1XRTT_FNG_REJECT_FG3RJT_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_REJECT_FG3RJT_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_REJECT_FG2RJT_BIT_LSB                      (2)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG2RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG2RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_REJECT_FG2RJT_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_REJECT_FG2RJT_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_REJECT_FG2RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_1XRTT_FNG_REJECT_FG2RJT_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG2RJT_FLD_RD()                     ((M_CMIF_RFM_1XRTT_FNG_REJECT_RD() & CMIF_RFM_1XRTT_FNG_REJECT_FG2RJT_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_REJECT_FG2RJT_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_REJECT_FG1RJT_BIT_LSB                      (1)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG1RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG1RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_REJECT_FG1RJT_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_REJECT_FG1RJT_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_REJECT_FG1RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_1XRTT_FNG_REJECT_FG1RJT_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG1RJT_FLD_RD()                     ((M_CMIF_RFM_1XRTT_FNG_REJECT_RD() & CMIF_RFM_1XRTT_FNG_REJECT_FG1RJT_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_REJECT_FG1RJT_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_REJECT_FG0RJT_BIT_LSB                      (0)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG0RJT_BIT_WIDTH                    (1)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG0RJT_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_REJECT_FG0RJT_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_REJECT_FG0RJT_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_REJECT_FG0RJT_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_1XRTT_FNG_REJECT_FG0RJT_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_REJECT_FG0RJT_FLD_RD()                     ((M_CMIF_RFM_1XRTT_FNG_REJECT_RD() & CMIF_RFM_1XRTT_FNG_REJECT_FG0RJT_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_REJECT_FG0RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG11RJT_BIT_LSB                  (11)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG11RJT_BIT_WIDTH                (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG11RJT_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG11RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG11RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG11RJT_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG11RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG11RJT_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG11RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG11RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG10RJT_BIT_LSB                  (10)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG10RJT_BIT_WIDTH                (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG10RJT_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG10RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG10RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG10RJT_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG10RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG10RJT_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG10RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG10RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG9RJT_BIT_LSB                   (9)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG9RJT_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG9RJT_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG9RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG9RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG9RJT_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG9RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG9RJT_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG9RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG9RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG8RJT_BIT_LSB                   (8)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG8RJT_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG8RJT_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG8RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG8RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG8RJT_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG8RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG8RJT_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG8RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG8RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG7RJT_BIT_LSB                   (7)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG7RJT_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG7RJT_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG7RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG7RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG7RJT_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG7RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG7RJT_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG7RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG7RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG6RJT_BIT_LSB                   (6)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG6RJT_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG6RJT_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG6RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG6RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG6RJT_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG6RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG6RJT_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG6RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG6RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG5RJT_BIT_LSB                   (5)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG5RJT_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG5RJT_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG5RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG5RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG5RJT_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG5RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG5RJT_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG5RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG5RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG4RJT_BIT_LSB                   (4)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG4RJT_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG4RJT_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG4RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG4RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG4RJT_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG4RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG4RJT_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG4RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG4RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG3RJT_BIT_LSB                   (3)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG3RJT_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG3RJT_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG3RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG3RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG3RJT_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG3RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG3RJT_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG3RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG3RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG2RJT_BIT_LSB                   (2)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG2RJT_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG2RJT_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG2RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG2RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG2RJT_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG2RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG2RJT_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG2RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG2RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG1RJT_BIT_LSB                   (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG1RJT_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG1RJT_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG1RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG1RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG1RJT_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG1RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG1RJT_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG1RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG1RJT_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG0RJT_BIT_LSB                   (0)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG0RJT_BIT_WIDTH                 (1)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG0RJT_BIT_MASK                  ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_REJECT_FG0RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG0RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG0RJT_FLD_WR(reg, val)          (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_REJECT_FG0RJT_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_REJECT_FG0RJT_FLD_RD()                  ((M_CMIF_RFM_EVDO_MAC_FNG_REJECT_RD() & CMIF_RFM_EVDO_MAC_FNG_REJECT_FG0RJT_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_REJECT_FG0RJT_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG2RJT_BIT_LSB                 (2)
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG2RJT_BIT_WIDTH               (1)
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG2RJT_BIT_MASK                ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG2RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG2RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG2RJT_FLD_WR(reg, val)        (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG2RJT_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG2RJT_FLD_RD()                ((M_CMIF_RFM_EVDO_PILOT_FNG_REJECT_RD() & CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG2RJT_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG2RJT_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG1RJT_BIT_LSB                 (1)
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG1RJT_BIT_WIDTH               (1)
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG1RJT_BIT_MASK                ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG1RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG1RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG1RJT_FLD_WR(reg, val)        (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG1RJT_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG1RJT_FLD_RD()                ((M_CMIF_RFM_EVDO_PILOT_FNG_REJECT_RD() & CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG1RJT_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG1RJT_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG0RJT_BIT_LSB                 (0)
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG0RJT_BIT_WIDTH               (1)
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG0RJT_BIT_MASK                ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG0RJT_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG0RJT_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG0RJT_FLD_WR(reg, val)        (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG0RJT_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG0RJT_FLD_RD()                ((M_CMIF_RFM_EVDO_PILOT_FNG_REJECT_RD() & CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG0RJT_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_REJECT_FG0RJT_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG7STA_BIT_LSB                     (14)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG7STA_BIT_WIDTH                   (2)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG7STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_OUT_FG7STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG7STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG7STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG7STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG7STA_FLD_RD()                    ((M_CMIF_RFM_1XRTT_FNG_STS_OUT_RD() & CMIF_RFM_1XRTT_FNG_STS_OUT_FG7STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_OUT_FG7STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG6STA_BIT_LSB                     (12)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG6STA_BIT_WIDTH                   (2)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG6STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_OUT_FG6STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG6STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG6STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG6STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG6STA_FLD_RD()                    ((M_CMIF_RFM_1XRTT_FNG_STS_OUT_RD() & CMIF_RFM_1XRTT_FNG_STS_OUT_FG6STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_OUT_FG6STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG5STA_BIT_LSB                     (10)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG5STA_BIT_WIDTH                   (2)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG5STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_OUT_FG5STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG5STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG5STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG5STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG5STA_FLD_RD()                    ((M_CMIF_RFM_1XRTT_FNG_STS_OUT_RD() & CMIF_RFM_1XRTT_FNG_STS_OUT_FG5STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_OUT_FG5STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG4STA_BIT_LSB                     (8)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG4STA_BIT_WIDTH                   (2)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG4STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_OUT_FG4STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG4STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG4STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG4STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG4STA_FLD_RD()                    ((M_CMIF_RFM_1XRTT_FNG_STS_OUT_RD() & CMIF_RFM_1XRTT_FNG_STS_OUT_FG4STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_OUT_FG4STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG3STA_BIT_LSB                     (6)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG3STA_BIT_WIDTH                   (2)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG3STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_OUT_FG3STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG3STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG3STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG3STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG3STA_FLD_RD()                    ((M_CMIF_RFM_1XRTT_FNG_STS_OUT_RD() & CMIF_RFM_1XRTT_FNG_STS_OUT_FG3STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_OUT_FG3STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG2STA_BIT_LSB                     (4)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG2STA_BIT_WIDTH                   (2)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG2STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_OUT_FG2STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG2STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG2STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG2STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG2STA_FLD_RD()                    ((M_CMIF_RFM_1XRTT_FNG_STS_OUT_RD() & CMIF_RFM_1XRTT_FNG_STS_OUT_FG2STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_OUT_FG2STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG1STA_BIT_LSB                     (2)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG1STA_BIT_WIDTH                   (2)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG1STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_OUT_FG1STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG1STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG1STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG1STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG1STA_FLD_RD()                    ((M_CMIF_RFM_1XRTT_FNG_STS_OUT_RD() & CMIF_RFM_1XRTT_FNG_STS_OUT_FG1STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_OUT_FG1STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG0STA_BIT_LSB                     (0)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG0STA_BIT_WIDTH                   (2)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG0STA_BIT_MASK                    ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_STS_OUT_FG0STA_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG0STA_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG0STA_FLD_WR(reg, val)            (reg |= (val) << CMIF_RFM_1XRTT_FNG_STS_OUT_FG0STA_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_STS_OUT_FG0STA_FLD_RD()                    ((M_CMIF_RFM_1XRTT_FNG_STS_OUT_RD() & CMIF_RFM_1XRTT_FNG_STS_OUT_FG0STA_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_STS_OUT_FG0STA_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG2STA_BIT_LSB                (4)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG2STA_BIT_WIDTH              (2)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG2STA_BIT_MASK               ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG2STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG2STA_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG2STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG2STA_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG2STA_FLD_RD()               ((M_CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG2STA_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG2STA_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG1STA_BIT_LSB                (2)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG1STA_BIT_WIDTH              (2)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG1STA_BIT_MASK               ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG1STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG1STA_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG1STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG1STA_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG1STA_FLD_RD()               ((M_CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG1STA_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG1STA_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG0STA_BIT_LSB                (0)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG0STA_BIT_WIDTH              (2)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG0STA_BIT_MASK               ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG0STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG0STA_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG0STA_FLD_WR(reg, val)       (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG0STA_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG0STA_FLD_RD()               ((M_CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG0STA_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_STS_OUT_FG0STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG11STA_BIT_LSB                 (22)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG11STA_BIT_WIDTH               (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG11STA_BIT_MASK                ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG11STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG11STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG11STA_FLD_WR(reg, val)        (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG11STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG11STA_FLD_RD()                ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG11STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG11STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG10STA_BIT_LSB                 (20)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG10STA_BIT_WIDTH               (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG10STA_BIT_MASK                ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG10STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG10STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG10STA_FLD_WR(reg, val)        (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG10STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG10STA_FLD_RD()                ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG10STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG10STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG9STA_BIT_LSB                  (18)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG9STA_BIT_WIDTH                (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG9STA_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG9STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG9STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG9STA_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG9STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG9STA_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG9STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG9STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG8STA_BIT_LSB                  (16)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG8STA_BIT_WIDTH                (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG8STA_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG8STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG8STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG8STA_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG8STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG8STA_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG8STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG8STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG7STA_BIT_LSB                  (14)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG7STA_BIT_WIDTH                (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG7STA_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG7STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG7STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG7STA_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG7STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG7STA_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG7STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG7STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG6STA_BIT_LSB                  (12)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG6STA_BIT_WIDTH                (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG6STA_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG6STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG6STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG6STA_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG6STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG6STA_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG6STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG6STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG5STA_BIT_LSB                  (10)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG5STA_BIT_WIDTH                (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG5STA_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG5STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG5STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG5STA_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG5STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG5STA_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG5STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG5STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG4STA_BIT_LSB                  (8)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG4STA_BIT_WIDTH                (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG4STA_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG4STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG4STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG4STA_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG4STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG4STA_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG4STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG4STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG3STA_BIT_LSB                  (6)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG3STA_BIT_WIDTH                (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG3STA_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG3STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG3STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG3STA_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG3STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG3STA_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG3STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG3STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG2STA_BIT_LSB                  (4)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG2STA_BIT_WIDTH                (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG2STA_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG2STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG2STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG2STA_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG2STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG2STA_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG2STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG2STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG1STA_BIT_LSB                  (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG1STA_BIT_WIDTH                (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG1STA_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG1STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG1STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG1STA_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG1STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG1STA_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG1STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG1STA_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG0STA_BIT_LSB                  (0)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG0STA_BIT_WIDTH                (2)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG0STA_BIT_MASK                 ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG0STA_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG0STA_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG0STA_FLD_WR(reg, val)         (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG0STA_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG0STA_FLD_RD()                 ((M_CMIF_RFM_EVDO_MAC_FNG_STS_OUT_RD() & CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG0STA_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_STS_OUT_FG0STA_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CFG_FG7SEC_BIT_LSB                         (28)
#define CMIF_RFM_1XRTT_FNG_CFG_FG7SEC_BIT_WIDTH                       (3)
#define CMIF_RFM_1XRTT_FNG_CFG_FG7SEC_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CFG_FG7SEC_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CFG_FG7SEC_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CFG_FG7SEC_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_CFG_FG7SEC_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CFG_FG7SEC_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_CFG_RD() & CMIF_RFM_1XRTT_FNG_CFG_FG7SEC_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CFG_FG7SEC_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CFG_FG6SEC_BIT_LSB                         (24)
#define CMIF_RFM_1XRTT_FNG_CFG_FG6SEC_BIT_WIDTH                       (3)
#define CMIF_RFM_1XRTT_FNG_CFG_FG6SEC_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CFG_FG6SEC_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CFG_FG6SEC_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CFG_FG6SEC_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_CFG_FG6SEC_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CFG_FG6SEC_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_CFG_RD() & CMIF_RFM_1XRTT_FNG_CFG_FG6SEC_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CFG_FG6SEC_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CFG_FG5SEC_BIT_LSB                         (20)
#define CMIF_RFM_1XRTT_FNG_CFG_FG5SEC_BIT_WIDTH                       (3)
#define CMIF_RFM_1XRTT_FNG_CFG_FG5SEC_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CFG_FG5SEC_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CFG_FG5SEC_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CFG_FG5SEC_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_CFG_FG5SEC_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CFG_FG5SEC_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_CFG_RD() & CMIF_RFM_1XRTT_FNG_CFG_FG5SEC_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CFG_FG5SEC_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CFG_FG4SEC_BIT_LSB                         (16)
#define CMIF_RFM_1XRTT_FNG_CFG_FG4SEC_BIT_WIDTH                       (3)
#define CMIF_RFM_1XRTT_FNG_CFG_FG4SEC_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CFG_FG4SEC_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CFG_FG4SEC_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CFG_FG4SEC_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_CFG_FG4SEC_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CFG_FG4SEC_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_CFG_RD() & CMIF_RFM_1XRTT_FNG_CFG_FG4SEC_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CFG_FG4SEC_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CFG_FG3SEC_BIT_LSB                         (12)
#define CMIF_RFM_1XRTT_FNG_CFG_FG3SEC_BIT_WIDTH                       (3)
#define CMIF_RFM_1XRTT_FNG_CFG_FG3SEC_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CFG_FG3SEC_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CFG_FG3SEC_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CFG_FG3SEC_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_CFG_FG3SEC_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CFG_FG3SEC_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_CFG_RD() & CMIF_RFM_1XRTT_FNG_CFG_FG3SEC_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CFG_FG3SEC_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CFG_FG2SEC_BIT_LSB                         (8)
#define CMIF_RFM_1XRTT_FNG_CFG_FG2SEC_BIT_WIDTH                       (3)
#define CMIF_RFM_1XRTT_FNG_CFG_FG2SEC_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CFG_FG2SEC_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CFG_FG2SEC_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CFG_FG2SEC_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_CFG_FG2SEC_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CFG_FG2SEC_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_CFG_RD() & CMIF_RFM_1XRTT_FNG_CFG_FG2SEC_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CFG_FG2SEC_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CFG_FG1SEC_BIT_LSB                         (4)
#define CMIF_RFM_1XRTT_FNG_CFG_FG1SEC_BIT_WIDTH                       (3)
#define CMIF_RFM_1XRTT_FNG_CFG_FG1SEC_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CFG_FG1SEC_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CFG_FG1SEC_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CFG_FG1SEC_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_CFG_FG1SEC_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CFG_FG1SEC_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_CFG_RD() & CMIF_RFM_1XRTT_FNG_CFG_FG1SEC_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CFG_FG1SEC_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_CFG_FG0SEC_BIT_LSB                         (0)
#define CMIF_RFM_1XRTT_FNG_CFG_FG0SEC_BIT_WIDTH                       (3)
#define CMIF_RFM_1XRTT_FNG_CFG_FG0SEC_BIT_MASK                        ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_CFG_FG0SEC_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_CFG_FG0SEC_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_CFG_FG0SEC_FLD_WR(reg, val)                (reg |= (val) << CMIF_RFM_1XRTT_FNG_CFG_FG0SEC_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_CFG_FG0SEC_FLD_RD()                        ((M_CMIF_RFM_1XRTT_FNG_CFG_RD() & CMIF_RFM_1XRTT_FNG_CFG_FG0SEC_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_CFG_FG0SEC_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG7SEC_BIT_LSB                      (28)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG7SEC_BIT_WIDTH                    (3)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG7SEC_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CFG_FG7SEC_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG7SEC_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG7SEC_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG7SEC_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG7SEC_FLD_RD(i)                    ((M_CMIF_RFM_EVDO_MAC_FNG_CFG_RD(i) & CMIF_RFM_EVDO_MAC_FNG_CFG_FG7SEC_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CFG_FG7SEC_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG6SEC_BIT_LSB                      (24)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG6SEC_BIT_WIDTH                    (3)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG6SEC_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CFG_FG6SEC_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG6SEC_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG6SEC_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG6SEC_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG6SEC_FLD_RD(i)                    ((M_CMIF_RFM_EVDO_MAC_FNG_CFG_RD(i) & CMIF_RFM_EVDO_MAC_FNG_CFG_FG6SEC_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CFG_FG6SEC_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG5SEC_BIT_LSB                      (20)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG5SEC_BIT_WIDTH                    (3)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG5SEC_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CFG_FG5SEC_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG5SEC_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG5SEC_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG5SEC_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG5SEC_FLD_RD(i)                    ((M_CMIF_RFM_EVDO_MAC_FNG_CFG_RD(i) & CMIF_RFM_EVDO_MAC_FNG_CFG_FG5SEC_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CFG_FG5SEC_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG4SEC_BIT_LSB                      (16)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG4SEC_BIT_WIDTH                    (3)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG4SEC_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CFG_FG4SEC_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG4SEC_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG4SEC_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG4SEC_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG4SEC_FLD_RD(i)                    ((M_CMIF_RFM_EVDO_MAC_FNG_CFG_RD(i) & CMIF_RFM_EVDO_MAC_FNG_CFG_FG4SEC_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CFG_FG4SEC_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG3SEC_BIT_LSB                      (12)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG3SEC_BIT_WIDTH                    (3)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG3SEC_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CFG_FG3SEC_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG3SEC_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG3SEC_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG3SEC_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG3SEC_FLD_RD(i)                    ((M_CMIF_RFM_EVDO_MAC_FNG_CFG_RD(i) & CMIF_RFM_EVDO_MAC_FNG_CFG_FG3SEC_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CFG_FG3SEC_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG2SEC_BIT_LSB                      (8)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG2SEC_BIT_WIDTH                    (3)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG2SEC_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CFG_FG2SEC_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG2SEC_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG2SEC_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG2SEC_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG2SEC_FLD_RD(i)                    ((M_CMIF_RFM_EVDO_MAC_FNG_CFG_RD(i) & CMIF_RFM_EVDO_MAC_FNG_CFG_FG2SEC_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CFG_FG2SEC_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG1SEC_BIT_LSB                      (4)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG1SEC_BIT_WIDTH                    (3)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG1SEC_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CFG_FG1SEC_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG1SEC_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG1SEC_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG1SEC_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG1SEC_FLD_RD(i)                    ((M_CMIF_RFM_EVDO_MAC_FNG_CFG_RD(i) & CMIF_RFM_EVDO_MAC_FNG_CFG_FG1SEC_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CFG_FG1SEC_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG0SEC_BIT_LSB                      (0)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG0SEC_BIT_WIDTH                    (3)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG0SEC_BIT_MASK                     ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_CFG_FG0SEC_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG0SEC_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG0SEC_FLD_WR(reg, val)             (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_CFG_FG0SEC_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_CFG_FG0SEC_FLD_RD(i)                    ((M_CMIF_RFM_EVDO_MAC_FNG_CFG_RD(i) & CMIF_RFM_EVDO_MAC_FNG_CFG_FG0SEC_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_CFG_FG0SEC_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB          (0)
#define CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_WIDTH        (16)
#define CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_MASK         ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_FLD_WR(reg, val) (reg |= (val) << CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_FLD_RD(i)        ((M_CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_RD(i) & CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB       (0)
#define CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_WIDTH     (16)
#define CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_MASK      ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_FLD_WR(reg, val) (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_FLD_RD(i)     ((M_CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_RD(i) & CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB     (0)
#define CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_WIDTH   (16)
#define CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_MASK    ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_FLD_WR(reg, val) (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_FLD_RD(i)   ((M_CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_RD(i) & CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_GSR_ADDR_FNG_OFFSET_ECHIP_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_SYM_IDX_CHNL_SYM_IDX_BIT_LSB               (16)
#define CMIF_RFM_1XRTT_FNG_SYM_IDX_CHNL_SYM_IDX_BIT_WIDTH             (11)
#define CMIF_RFM_1XRTT_FNG_SYM_IDX_CHNL_SYM_IDX_BIT_MASK              ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_SYM_IDX_CHNL_SYM_IDX_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_SYM_IDX_CHNL_SYM_IDX_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_SYM_IDX_CHNL_SYM_IDX_FLD_WR(reg, val)      (reg |= (val) << CMIF_RFM_1XRTT_FNG_SYM_IDX_CHNL_SYM_IDX_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_SYM_IDX_CHNL_SYM_IDX_FLD_RD(i)             ((M_CMIF_RFM_1XRTT_FNG_SYM_IDX_RD(i) & CMIF_RFM_1XRTT_FNG_SYM_IDX_CHNL_SYM_IDX_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_SYM_IDX_CHNL_SYM_IDX_BIT_LSB)

#define CMIF_RFM_1XRTT_FNG_SYM_IDX_SYM_IDX_BIT_LSB                    (0)
#define CMIF_RFM_1XRTT_FNG_SYM_IDX_SYM_IDX_BIT_WIDTH                  (11)
#define CMIF_RFM_1XRTT_FNG_SYM_IDX_SYM_IDX_BIT_MASK                   ((UINT32) (((1<<CMIF_RFM_1XRTT_FNG_SYM_IDX_SYM_IDX_BIT_WIDTH)-1) << CMIF_RFM_1XRTT_FNG_SYM_IDX_SYM_IDX_BIT_LSB) )
#define CMIF_RFM_1XRTT_FNG_SYM_IDX_SYM_IDX_FLD_WR(reg, val)           (reg |= (val) << CMIF_RFM_1XRTT_FNG_SYM_IDX_SYM_IDX_BIT_LSB)
#define CMIF_RFM_1XRTT_FNG_SYM_IDX_SYM_IDX_FLD_RD(i)                  ((M_CMIF_RFM_1XRTT_FNG_SYM_IDX_RD(i) & CMIF_RFM_1XRTT_FNG_SYM_IDX_SYM_IDX_BIT_MASK) >> CMIF_RFM_1XRTT_FNG_SYM_IDX_SYM_IDX_BIT_LSB)

#define CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_SYM_IDX_BIT_LSB          (0)
#define CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_SYM_IDX_BIT_WIDTH        (11)
#define CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_SYM_IDX_BIT_MASK         ((UINT32) (((1<<CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_SYM_IDX_BIT_WIDTH)-1) << CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_SYM_IDX_BIT_LSB) )
#define CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_SYM_IDX_FLD_WR(reg, val) (reg |= (val) << CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_SYM_IDX_BIT_LSB)
#define CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_SYM_IDX_FLD_RD(i)        ((M_CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_RD(i) & CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_SYM_IDX_BIT_MASK) >> CMIF_RFM_EVDO_MAC_FNG_SYM_IDX_SECTOR_SYM_IDX_BIT_LSB)

#define CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_SYM_IDX_BIT_LSB               (0)
#define CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_SYM_IDX_BIT_WIDTH             (11)
#define CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_SYM_IDX_BIT_MASK              ((UINT32) (((1<<CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_SYM_IDX_BIT_WIDTH)-1) << CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_SYM_IDX_BIT_LSB) )
#define CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_SYM_IDX_FLD_WR(reg, val)      (reg |= (val) << CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_SYM_IDX_BIT_LSB)
#define CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_SYM_IDX_FLD_RD()              ((M_CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_RD() & CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_SYM_IDX_BIT_MASK) >> CMIF_RFM_EVDO_PILOT_FNG_SYM_IDX_SYM_IDX_BIT_LSB)

#define CMIF_QLIC_FN_CTRL_FN_EN_7_BIT_LSB                             (7)
#define CMIF_QLIC_FN_CTRL_FN_EN_7_BIT_WIDTH                           (1)
#define CMIF_QLIC_FN_CTRL_FN_EN_7_BIT_MASK                            ((UINT32) (((1<<CMIF_QLIC_FN_CTRL_FN_EN_7_BIT_WIDTH)-1) << CMIF_QLIC_FN_CTRL_FN_EN_7_BIT_LSB) )
#define CMIF_QLIC_FN_CTRL_FN_EN_7_FLD_WR(reg, val)                    (reg |= (val) << CMIF_QLIC_FN_CTRL_FN_EN_7_BIT_LSB)
#define CMIF_QLIC_FN_CTRL_FN_EN_7_FLD_RD()                            ((M_CMIF_QLIC_FN_CTRL_RD() & CMIF_QLIC_FN_CTRL_FN_EN_7_BIT_MASK) >> CMIF_QLIC_FN_CTRL_FN_EN_7_BIT_LSB)

#define CMIF_QLIC_FN_CTRL_FN_EN_6_BIT_LSB                             (6)
#define CMIF_QLIC_FN_CTRL_FN_EN_6_BIT_WIDTH                           (1)
#define CMIF_QLIC_FN_CTRL_FN_EN_6_BIT_MASK                            ((UINT32) (((1<<CMIF_QLIC_FN_CTRL_FN_EN_6_BIT_WIDTH)-1) << CMIF_QLIC_FN_CTRL_FN_EN_6_BIT_LSB) )
#define CMIF_QLIC_FN_CTRL_FN_EN_6_FLD_WR(reg, val)                    (reg |= (val) << CMIF_QLIC_FN_CTRL_FN_EN_6_BIT_LSB)
#define CMIF_QLIC_FN_CTRL_FN_EN_6_FLD_RD()                            ((M_CMIF_QLIC_FN_CTRL_RD() & CMIF_QLIC_FN_CTRL_FN_EN_6_BIT_MASK) >> CMIF_QLIC_FN_CTRL_FN_EN_6_BIT_LSB)

#define CMIF_QLIC_FN_CTRL_FN_EN_5_BIT_LSB                             (5)
#define CMIF_QLIC_FN_CTRL_FN_EN_5_BIT_WIDTH                           (1)
#define CMIF_QLIC_FN_CTRL_FN_EN_5_BIT_MASK                            ((UINT32) (((1<<CMIF_QLIC_FN_CTRL_FN_EN_5_BIT_WIDTH)-1) << CMIF_QLIC_FN_CTRL_FN_EN_5_BIT_LSB) )
#define CMIF_QLIC_FN_CTRL_FN_EN_5_FLD_WR(reg, val)                    (reg |= (val) << CMIF_QLIC_FN_CTRL_FN_EN_5_BIT_LSB)
#define CMIF_QLIC_FN_CTRL_FN_EN_5_FLD_RD()                            ((M_CMIF_QLIC_FN_CTRL_RD() & CMIF_QLIC_FN_CTRL_FN_EN_5_BIT_MASK) >> CMIF_QLIC_FN_CTRL_FN_EN_5_BIT_LSB)

#define CMIF_QLIC_FN_CTRL_FN_EN_4_BIT_LSB                             (4)
#define CMIF_QLIC_FN_CTRL_FN_EN_4_BIT_WIDTH                           (1)
#define CMIF_QLIC_FN_CTRL_FN_EN_4_BIT_MASK                            ((UINT32) (((1<<CMIF_QLIC_FN_CTRL_FN_EN_4_BIT_WIDTH)-1) << CMIF_QLIC_FN_CTRL_FN_EN_4_BIT_LSB) )
#define CMIF_QLIC_FN_CTRL_FN_EN_4_FLD_WR(reg, val)                    (reg |= (val) << CMIF_QLIC_FN_CTRL_FN_EN_4_BIT_LSB)
#define CMIF_QLIC_FN_CTRL_FN_EN_4_FLD_RD()                            ((M_CMIF_QLIC_FN_CTRL_RD() & CMIF_QLIC_FN_CTRL_FN_EN_4_BIT_MASK) >> CMIF_QLIC_FN_CTRL_FN_EN_4_BIT_LSB)

#define CMIF_QLIC_FN_CTRL_FN_EN_3_BIT_LSB                             (3)
#define CMIF_QLIC_FN_CTRL_FN_EN_3_BIT_WIDTH                           (1)
#define CMIF_QLIC_FN_CTRL_FN_EN_3_BIT_MASK                            ((UINT32) (((1<<CMIF_QLIC_FN_CTRL_FN_EN_3_BIT_WIDTH)-1) << CMIF_QLIC_FN_CTRL_FN_EN_3_BIT_LSB) )
#define CMIF_QLIC_FN_CTRL_FN_EN_3_FLD_WR(reg, val)                    (reg |= (val) << CMIF_QLIC_FN_CTRL_FN_EN_3_BIT_LSB)
#define CMIF_QLIC_FN_CTRL_FN_EN_3_FLD_RD()                            ((M_CMIF_QLIC_FN_CTRL_RD() & CMIF_QLIC_FN_CTRL_FN_EN_3_BIT_MASK) >> CMIF_QLIC_FN_CTRL_FN_EN_3_BIT_LSB)

#define CMIF_QLIC_FN_CTRL_FN_EN_2_BIT_LSB                             (2)
#define CMIF_QLIC_FN_CTRL_FN_EN_2_BIT_WIDTH                           (1)
#define CMIF_QLIC_FN_CTRL_FN_EN_2_BIT_MASK                            ((UINT32) (((1<<CMIF_QLIC_FN_CTRL_FN_EN_2_BIT_WIDTH)-1) << CMIF_QLIC_FN_CTRL_FN_EN_2_BIT_LSB) )
#define CMIF_QLIC_FN_CTRL_FN_EN_2_FLD_WR(reg, val)                    (reg |= (val) << CMIF_QLIC_FN_CTRL_FN_EN_2_BIT_LSB)
#define CMIF_QLIC_FN_CTRL_FN_EN_2_FLD_RD()                            ((M_CMIF_QLIC_FN_CTRL_RD() & CMIF_QLIC_FN_CTRL_FN_EN_2_BIT_MASK) >> CMIF_QLIC_FN_CTRL_FN_EN_2_BIT_LSB)

#define CMIF_QLIC_FN_CTRL_FN_EN_1_BIT_LSB                             (1)
#define CMIF_QLIC_FN_CTRL_FN_EN_1_BIT_WIDTH                           (1)
#define CMIF_QLIC_FN_CTRL_FN_EN_1_BIT_MASK                            ((UINT32) (((1<<CMIF_QLIC_FN_CTRL_FN_EN_1_BIT_WIDTH)-1) << CMIF_QLIC_FN_CTRL_FN_EN_1_BIT_LSB) )
#define CMIF_QLIC_FN_CTRL_FN_EN_1_FLD_WR(reg, val)                    (reg |= (val) << CMIF_QLIC_FN_CTRL_FN_EN_1_BIT_LSB)
#define CMIF_QLIC_FN_CTRL_FN_EN_1_FLD_RD()                            ((M_CMIF_QLIC_FN_CTRL_RD() & CMIF_QLIC_FN_CTRL_FN_EN_1_BIT_MASK) >> CMIF_QLIC_FN_CTRL_FN_EN_1_BIT_LSB)

#define CMIF_QLIC_FN_CTRL_FN_EN_0_BIT_LSB                             (0)
#define CMIF_QLIC_FN_CTRL_FN_EN_0_BIT_WIDTH                           (1)
#define CMIF_QLIC_FN_CTRL_FN_EN_0_BIT_MASK                            ((UINT32) (((1<<CMIF_QLIC_FN_CTRL_FN_EN_0_BIT_WIDTH)-1) << CMIF_QLIC_FN_CTRL_FN_EN_0_BIT_LSB) )
#define CMIF_QLIC_FN_CTRL_FN_EN_0_FLD_WR(reg, val)                    (reg |= (val) << CMIF_QLIC_FN_CTRL_FN_EN_0_BIT_LSB)
#define CMIF_QLIC_FN_CTRL_FN_EN_0_FLD_RD()                            ((M_CMIF_QLIC_FN_CTRL_RD() & CMIF_QLIC_FN_CTRL_FN_EN_0_BIT_MASK) >> CMIF_QLIC_FN_CTRL_FN_EN_0_BIT_LSB)

#define CMIF_QLIC_FN_POS_0_FN_POS_0_BIT_LSB                           (0)
#define CMIF_QLIC_FN_POS_0_FN_POS_0_BIT_WIDTH                         (20)
#define CMIF_QLIC_FN_POS_0_FN_POS_0_BIT_MASK                          ((UINT32) (((1<<CMIF_QLIC_FN_POS_0_FN_POS_0_BIT_WIDTH)-1) << CMIF_QLIC_FN_POS_0_FN_POS_0_BIT_LSB) )
#define CMIF_QLIC_FN_POS_0_FN_POS_0_FLD_WR(reg, val)                  (reg |= (val) << CMIF_QLIC_FN_POS_0_FN_POS_0_BIT_LSB)
#define CMIF_QLIC_FN_POS_0_FN_POS_0_FLD_RD()                          ((M_CMIF_QLIC_FN_POS_0_RD() & CMIF_QLIC_FN_POS_0_FN_POS_0_BIT_MASK) >> CMIF_QLIC_FN_POS_0_FN_POS_0_BIT_LSB)

#define CMIF_QLIC_FN_POS_1_FN_POS_1_BIT_LSB                           (0)
#define CMIF_QLIC_FN_POS_1_FN_POS_1_BIT_WIDTH                         (20)
#define CMIF_QLIC_FN_POS_1_FN_POS_1_BIT_MASK                          ((UINT32) (((1<<CMIF_QLIC_FN_POS_1_FN_POS_1_BIT_WIDTH)-1) << CMIF_QLIC_FN_POS_1_FN_POS_1_BIT_LSB) )
#define CMIF_QLIC_FN_POS_1_FN_POS_1_FLD_WR(reg, val)                  (reg |= (val) << CMIF_QLIC_FN_POS_1_FN_POS_1_BIT_LSB)
#define CMIF_QLIC_FN_POS_1_FN_POS_1_FLD_RD()                          ((M_CMIF_QLIC_FN_POS_1_RD() & CMIF_QLIC_FN_POS_1_FN_POS_1_BIT_MASK) >> CMIF_QLIC_FN_POS_1_FN_POS_1_BIT_LSB)

#define CMIF_QLIC_FN_POS_2_FN_POS_2_BIT_LSB                           (0)
#define CMIF_QLIC_FN_POS_2_FN_POS_2_BIT_WIDTH                         (20)
#define CMIF_QLIC_FN_POS_2_FN_POS_2_BIT_MASK                          ((UINT32) (((1<<CMIF_QLIC_FN_POS_2_FN_POS_2_BIT_WIDTH)-1) << CMIF_QLIC_FN_POS_2_FN_POS_2_BIT_LSB) )
#define CMIF_QLIC_FN_POS_2_FN_POS_2_FLD_WR(reg, val)                  (reg |= (val) << CMIF_QLIC_FN_POS_2_FN_POS_2_BIT_LSB)
#define CMIF_QLIC_FN_POS_2_FN_POS_2_FLD_RD()                          ((M_CMIF_QLIC_FN_POS_2_RD() & CMIF_QLIC_FN_POS_2_FN_POS_2_BIT_MASK) >> CMIF_QLIC_FN_POS_2_FN_POS_2_BIT_LSB)

#define CMIF_QLIC_FN_POS_3_FN_POS_3_BIT_LSB                           (0)
#define CMIF_QLIC_FN_POS_3_FN_POS_3_BIT_WIDTH                         (20)
#define CMIF_QLIC_FN_POS_3_FN_POS_3_BIT_MASK                          ((UINT32) (((1<<CMIF_QLIC_FN_POS_3_FN_POS_3_BIT_WIDTH)-1) << CMIF_QLIC_FN_POS_3_FN_POS_3_BIT_LSB) )
#define CMIF_QLIC_FN_POS_3_FN_POS_3_FLD_WR(reg, val)                  (reg |= (val) << CMIF_QLIC_FN_POS_3_FN_POS_3_BIT_LSB)
#define CMIF_QLIC_FN_POS_3_FN_POS_3_FLD_RD()                          ((M_CMIF_QLIC_FN_POS_3_RD() & CMIF_QLIC_FN_POS_3_FN_POS_3_BIT_MASK) >> CMIF_QLIC_FN_POS_3_FN_POS_3_BIT_LSB)

#define CMIF_QLIC_FN_POS_4_FN_POS_4_BIT_LSB                           (0)
#define CMIF_QLIC_FN_POS_4_FN_POS_4_BIT_WIDTH                         (20)
#define CMIF_QLIC_FN_POS_4_FN_POS_4_BIT_MASK                          ((UINT32) (((1<<CMIF_QLIC_FN_POS_4_FN_POS_4_BIT_WIDTH)-1) << CMIF_QLIC_FN_POS_4_FN_POS_4_BIT_LSB) )
#define CMIF_QLIC_FN_POS_4_FN_POS_4_FLD_WR(reg, val)                  (reg |= (val) << CMIF_QLIC_FN_POS_4_FN_POS_4_BIT_LSB)
#define CMIF_QLIC_FN_POS_4_FN_POS_4_FLD_RD()                          ((M_CMIF_QLIC_FN_POS_4_RD() & CMIF_QLIC_FN_POS_4_FN_POS_4_BIT_MASK) >> CMIF_QLIC_FN_POS_4_FN_POS_4_BIT_LSB)

#define CMIF_QLIC_FN_POS_5_FN_POS_5_BIT_LSB                           (0)
#define CMIF_QLIC_FN_POS_5_FN_POS_5_BIT_WIDTH                         (20)
#define CMIF_QLIC_FN_POS_5_FN_POS_5_BIT_MASK                          ((UINT32) (((1<<CMIF_QLIC_FN_POS_5_FN_POS_5_BIT_WIDTH)-1) << CMIF_QLIC_FN_POS_5_FN_POS_5_BIT_LSB) )
#define CMIF_QLIC_FN_POS_5_FN_POS_5_FLD_WR(reg, val)                  (reg |= (val) << CMIF_QLIC_FN_POS_5_FN_POS_5_BIT_LSB)
#define CMIF_QLIC_FN_POS_5_FN_POS_5_FLD_RD()                          ((M_CMIF_QLIC_FN_POS_5_RD() & CMIF_QLIC_FN_POS_5_FN_POS_5_BIT_MASK) >> CMIF_QLIC_FN_POS_5_FN_POS_5_BIT_LSB)

#define CMIF_QLIC_FN_POS_6_FN_POS_6_BIT_LSB                           (0)
#define CMIF_QLIC_FN_POS_6_FN_POS_6_BIT_WIDTH                         (20)
#define CMIF_QLIC_FN_POS_6_FN_POS_6_BIT_MASK                          ((UINT32) (((1<<CMIF_QLIC_FN_POS_6_FN_POS_6_BIT_WIDTH)-1) << CMIF_QLIC_FN_POS_6_FN_POS_6_BIT_LSB) )
#define CMIF_QLIC_FN_POS_6_FN_POS_6_FLD_WR(reg, val)                  (reg |= (val) << CMIF_QLIC_FN_POS_6_FN_POS_6_BIT_LSB)
#define CMIF_QLIC_FN_POS_6_FN_POS_6_FLD_RD()                          ((M_CMIF_QLIC_FN_POS_6_RD() & CMIF_QLIC_FN_POS_6_FN_POS_6_BIT_MASK) >> CMIF_QLIC_FN_POS_6_FN_POS_6_BIT_LSB)

#define CMIF_QLIC_FN_POS_7_FN_POS_7_BIT_LSB                           (0)
#define CMIF_QLIC_FN_POS_7_FN_POS_7_BIT_WIDTH                         (20)
#define CMIF_QLIC_FN_POS_7_FN_POS_7_BIT_MASK                          ((UINT32) (((1<<CMIF_QLIC_FN_POS_7_FN_POS_7_BIT_WIDTH)-1) << CMIF_QLIC_FN_POS_7_FN_POS_7_BIT_LSB) )
#define CMIF_QLIC_FN_POS_7_FN_POS_7_FLD_WR(reg, val)                  (reg |= (val) << CMIF_QLIC_FN_POS_7_FN_POS_7_BIT_LSB)
#define CMIF_QLIC_FN_POS_7_FN_POS_7_FLD_RD()                          ((M_CMIF_QLIC_FN_POS_7_RD() & CMIF_QLIC_FN_POS_7_FN_POS_7_BIT_MASK) >> CMIF_QLIC_FN_POS_7_FN_POS_7_BIT_LSB)

#endif /* __FMP_CMIF_H__ */
