//==========================================================
//  Control_v2  â€“  ì •í™•í•œ LOAD í„ìŠ¤ & ì¹´ìš´í„° ë™ì‘ ê°œì„ ç‰ˆ
//==========================================================
module Control_v2 (
    input               CLK, RSTN, Start,
    input               Tile_Done,          // 1-pulse
    input       [11:0]  MNT,                // {M,N,T} 1~8

    output              LOAD_I,             // ì •í™•íˆ rem_t  ì‚¬ì´í´
    output              LOAD_W,             // ì •í™•íˆ rem_m ì‚¬ì´í´
    output reg          START_CALC,         // RUN ìƒíƒœì—ì„œë§Œ 1
    output              ACC,                // n==1 ì¼ ë•Œ 1

    output      [1:0]   ICOL, WROW,
    output      [3:0]   ODST, ADDR_I, ADDR_W,
    output      [4:0]   shamt,

    output reg          CLR_DP,
    output reg          CLR_W
);

    //------------------------------------------------------
    // 1) ëŸ°íƒ€ì„ íŒŒë¼ë¯¸í„° & íƒ€ì¼ í¬ì¸í„°
    //------------------------------------------------------
    reg [3:0] M,N,T;
    always @(posedge CLK or negedge RSTN)
        if(!RSTN)       {M,N,T} <= 0;
        else if(Start)  {M,N,T} <= MNT;

    wire [1:0] total_t = (T > 4) ? 2'd2 : 2'd1;
    wire [1:0] total_m = (M > 4) ? 2'd2 : 2'd1;
    wire [1:0] total_n = (N > 4) ? 2'd2 : 2'd1;

    reg [1:0] t,m,n;
    always @(posedge CLK or negedge RSTN) begin
        if(!RSTN) {t,m,n} <= 0;
        else if(Tile_Done) begin
            if(t < total_t-1)            t <= t + 1'b1;
            else begin
                t <= 0;
                if(m < total_m-1)        m <= m + 1'b1;
                else begin
                    m <= 0;
                    n <= (n < total_n-1) ? n + 1'b1 : 0;
                end
            end
        end
    end

    //------------------------------------------------------
    // 2) ì„œë¸Œ-ì¹´ìš´í„° ë²”ìœ„ (rem_t, rem_m, rem_n)
    //------------------------------------------------------
    wire [2:0] rem_t = (T > ( (t<<2)+4 )) ? 3'd4 : T - (t<<2);
    wire [2:0] rem_m = (M > ( (m<<2)+4 )) ? 3'd4 : M - (m<<2);
    wire [2:0] rem_n = (N > ( (n<<2)+4 )) ? 3'd4 : N - (n<<2);

    //------------------------------------------------------
    // 3) LOADINGìš© ì¹´ìš´í„°  (3-bit 0â€¥4) ğŸ’¡
    //------------------------------------------------------
    reg [2:0] ICnt, WCnt;

    //------------------------------------------------------
    // 4) ê¸°ì¡´ FSM ìƒíƒœë¶€
    //------------------------------------------------------
    localparam IDLE       = 3'd0,
               CLR_OMEM   = 3'd1,
               LOAD_BOTH  = 3'd2,
               RUN        = 3'd3,
               WAIT       = 3'd4,
               BRANCH     = 3'd5,
               LOAD_INPUT = 3'd6;

    reg [2:0] state, next;
    always @(posedge CLK or negedge RSTN)
        if(!RSTN) state <= IDLE;
        else      state <= next;

    //------------------------------------------------------
    // 5) LOAD í„ìŠ¤ ìƒì„± (ì¡°í•©)  ğŸ’¡
    //------------------------------------------------------
    wire load_i_en = ( (state==LOAD_BOTH  || state==LOAD_INPUT) &&
                       (ICnt < rem_t) );
    wire load_w_en = ( (state==LOAD_BOTH) &&
                       (WCnt < rem_m) );

    assign LOAD_I = load_i_en;
    assign LOAD_W = load_w_en;

    //------------------------------------------------------
    // 6) ì¹´ìš´í„° ì¦ë¶„: ìê¸° LOADê°€ 1ì¼ ë•Œë§Œ +1  ğŸ’¡
    //------------------------------------------------------
    always @(posedge CLK or negedge RSTN) begin
        if(!RSTN) ICnt <= 0;
        else if(load_i_en) ICnt <= ICnt + 1'b1;
        else if(state!=LOAD_BOTH && state!=LOAD_INPUT) ICnt <= 0;
    end

    always @(posedge CLK or negedge RSTN) begin
        if(!RSTN) WCnt <= 0;
        else if(load_w_en) WCnt <= WCnt + 1'b1;
        else if(state!=LOAD_BOTH) WCnt <= 0;
    end

    //------------------------------------------------------
    // 7) ì£¼ì†Œ/ë³´ì¡° ì‹ í˜¸
    //------------------------------------------------------
    assign ADDR_I = {n[0], t[0], ICnt[1:0]};
    assign ADDR_W = {n[0], m[0], WCnt[1:0]};
    assign ODST   = {m[0], t[0], ICnt[1:0]};
    assign ICOL   = ICnt[1:0];
    assign WROW   = WCnt[1:0];
    assign ACC    = (n == 1);

    assign shamt  = {2'b00,(3'd4-rem_n)} << 3;

    //------------------------------------------------------
    // 8) 4-cycle RUN íƒ€ì´ë¨¸
    //------------------------------------------------------
    reg [1:0] run_cnt;
    always @(posedge CLK or negedge RSTN)
        if(!RSTN || state!=RUN) run_cnt <= 0;
        else                    run_cnt <= run_cnt + 1'b1;

    //------------------------------------------------------
    // 9) Next-state & ì¶œë ¥ ì œì–´
    //------------------------------------------------------
    always @(*) begin
        next      = state;
        START_CALC= (state==RUN);
        {CLR_DP, CLR_W} = 2'b00;

        case(state)
        //â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
        IDLE:     if(Start)                next = CLR_OMEM;

        CLR_OMEM:                          next = LOAD_BOTH;

        LOAD_BOTH: begin
            if(~load_i_en && ~load_w_en)   next = RUN;
        end

        LOAD_INPUT: begin
            if(~load_i_en)                 next = RUN;
        end

        RUN:      if(run_cnt==2'd3)        next = WAIT;   // 4-cycle calc

        WAIT:     if(Tile_Done)            next = BRANCH;

        BRANCH: begin
            if( (t==total_t-1) && (m==total_m-1) && (n==total_n-1) ) begin
                next    = IDLE;
                {CLR_DP, CLR_W} = 2'b11;                 // ëª¨ë“  ë ˆì§€ìŠ¤í„° flush
            end
            else if(t) begin
                next    = LOAD_INPUT;                     // ê°™ì€ W, ìƒˆ I
                CLR_DP  = 1'b1;
            end
            else begin
                next    = LOAD_BOTH;                      // ìƒˆ W + I
                {CLR_DP, CLR_W} = 2'b11;
            end
        end
        //â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
        default:  next = IDLE;
        endcase
    end

endmodule


